{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706040408283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040408283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:47 2024 " "Processing started: Wed Jan 24 01:36:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040408283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706040408283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706040408283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706040408598 ""}
{ "Info" "0" "" "Project  = IITB_CPU" {  } {  } 0 0 "Project  = IITB_CPU" 0 0 "Fitter" 0 0 1706040408598 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1706040408598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706040523251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:43 2024 " "Processing started: Wed Jan 24 01:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1706040523599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1706040524106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Memory:MyMemory\|memory_storage\[46\]\[0\] Clk " "Register Memory:MyMemory\|memory_storage\[46\]\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S17 " "Node: state_present.S17 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DataB_T2\[1\] state_present.S17 " "Latch DataB_T2\[1\] is being clocked by state_present.S17" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S17"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S1 " "Node: state_present.S1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mem_data_IR\[14\] state_present.S1 " "Latch Mem_data_IR\[14\] is being clocked by state_present.S1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Node: Reg_16BIT:Instruction_Register\|reg_store\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch state_next.S6_3435 Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Latch state_next.S6_3435 is being clocked by Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Reg_16BIT:Instruction_Register|reg_store[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BM8 " "Node: BM8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M8\[5\] BM8 " "Latch M8\[5\] is being clocked by BM8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|BM8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S3 " "Node: state_present.S3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M7\[5\] state_present.S3 " "Latch M7\[5\] is being clocked by state_present.S3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S13 " "Node: state_present.S13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BM8 state_present.S13 " "Latch BM8 is being clocked by state_present.S13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S13"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1706040524136 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524325 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1706040524478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1706040524556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1706040526067 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040526931 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.87 mW " "Total thermal power estimate for the design is 229.87 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040527106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:47 2024 " "Processing ended: Wed Jan 24 01:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1706040527323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040523251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:43 2024 " "Processing started: Wed Jan 24 01:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1706040523599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1706040524106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Memory:MyMemory\|memory_storage\[46\]\[0\] Clk " "Register Memory:MyMemory\|memory_storage\[46\]\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S17 " "Node: state_present.S17 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DataB_T2\[1\] state_present.S17 " "Latch DataB_T2\[1\] is being clocked by state_present.S17" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S17"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S1 " "Node: state_present.S1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mem_data_IR\[14\] state_present.S1 " "Latch Mem_data_IR\[14\] is being clocked by state_present.S1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Node: Reg_16BIT:Instruction_Register\|reg_store\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch state_next.S6_3435 Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Latch state_next.S6_3435 is being clocked by Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Reg_16BIT:Instruction_Register|reg_store[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BM8 " "Node: BM8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M8\[5\] BM8 " "Latch M8\[5\] is being clocked by BM8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|BM8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S3 " "Node: state_present.S3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M7\[5\] state_present.S3 " "Latch M7\[5\] is being clocked by state_present.S3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S13 " "Node: state_present.S13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BM8 state_present.S13 " "Latch BM8 is being clocked by state_present.S13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S13"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1706040524136 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524325 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1706040524478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1706040524556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1706040526067 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040526931 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.87 mW " "Total thermal power estimate for the design is 229.87 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040527106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:47 2024 " "Processing ended: Wed Jan 24 01:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1706040527323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1706040528849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:48 2024 " "Processing started: Wed Jan 24 01:38:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c CPU " "Command: quartus_sta IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706040528991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706040529638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S17 state_present.S17 " "create_clock -period 1.000 -name state_present.S17 state_present.S17" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S1 state_present.S1 " "create_clock -period 1.000 -name state_present.S1 state_present.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\] " "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BM8 BM8 " "create_clock -period 1.000 -name BM8 BM8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S3 state_present.S3 " "create_clock -period 1.000 -name state_present.S3 state_present.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S13 state_present.S13 " "create_clock -period 1.000 -name state_present.S13 state_present.S13" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529748 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706040529842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.721 " "Worst-case setup slack is -16.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.721            -234.506 BM8  " "  -16.721            -234.506 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.320            -568.886 state_present.S3  " "  -16.320            -568.886 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.228            -767.460 state_present.S13  " "  -16.228            -767.460 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.886            -258.848 state_present.S17  " "   -9.886            -258.848 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.849            -322.072 state_present.S1  " "   -9.849            -322.072 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.146          -23888.747 Clk  " "   -7.146          -23888.747 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.080 " "Worst-case hold slack is -2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -1.745 state_present.S13  " "   -0.907              -1.745 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 state_present.S3  " "   -0.175              -0.175 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 state_present.S1  " "    0.088               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 Clk  " "    0.175               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 state_present.S17  " "    0.752               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 BM8  " "    1.460               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.314 " "Worst-case recovery slack is -9.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.314            -146.857 state_present.S3  " "   -9.314            -146.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.854            -154.933 state_present.S13  " "   -8.854            -154.933 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.805 " "Worst-case removal slack is 1.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 state_present.S3  " "    1.805               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 state_present.S13  " "    1.809               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -42.909 state_present.S13  " "   -0.902             -42.909 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 state_present.S3  " "    0.205               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 state_present.S1  " "    0.287               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 state_present.S17  " "    0.390               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 BM8  " "    0.408               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040530082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706040530111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706040531712 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.988 " "Worst-case setup slack is -15.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.988            -223.757 BM8  " "  -15.988            -223.757 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.674            -551.336 state_present.S3  " "  -15.674            -551.336 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.558            -739.651 state_present.S13  " "  -15.558            -739.651 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.642            -251.496 state_present.S17  " "   -9.642            -251.496 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.463            -308.632 state_present.S1  " "   -9.463            -308.632 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.719          -22178.321 Clk  " "   -6.719          -22178.321 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.944 " "Worst-case hold slack is -1.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -1.528 state_present.S13  " "   -0.790              -1.528 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.101 state_present.S3  " "   -0.101              -0.101 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 state_present.S1  " "    0.003               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Clk  " "    0.151               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 state_present.S17  " "    0.621               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 BM8  " "    1.275               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.061 " "Worst-case recovery slack is -9.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.061            -139.919 state_present.S3  " "   -9.061            -139.919 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.612            -147.004 state_present.S13  " "   -8.612            -147.004 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.572 " "Worst-case removal slack is 1.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.572               0.000 state_present.S13  " "    1.572               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.810               0.000 state_present.S3  " "    1.810               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -38.256 state_present.S13  " "   -1.106             -38.256 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 state_present.S3  " "    0.032               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 state_present.S1  " "    0.113               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 state_present.S17  " "    0.161               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 BM8  " "    0.353               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040532193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040532417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040532419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.055 " "Worst-case setup slack is -6.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055             -86.043 BM8  " "   -6.055             -86.043 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909            -280.463 state_present.S13  " "   -5.909            -280.463 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863            -211.829 state_present.S3  " "   -5.863            -211.829 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.853             -90.922 state_present.S17  " "   -3.853             -90.922 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372            -106.273 state_present.S1  " "   -3.372            -106.273 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777           -8930.858 Clk  " "   -2.777           -8930.858 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.945 state_present.S13  " "   -0.614              -0.945 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -0.164 state_present.S3  " "   -0.164              -0.164 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 Clk  " "    0.059               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 state_present.S1  " "    0.062               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 state_present.S17  " "    0.081               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 BM8  " "    0.250               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.546 " "Worst-case recovery slack is -3.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546             -53.857 state_present.S3  " "   -3.546             -53.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402             -57.249 state_present.S13  " "   -3.402             -57.249 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 state_present.S3  " "    0.590               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 state_present.S13  " "    0.708               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4572.978 Clk  " "   -3.000           -4572.978 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.794 state_present.S13  " "   -0.142              -3.794 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 state_present.S3  " "    0.207               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 state_present.S17  " "    0.285               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 state_present.S1  " "    0.312               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 BM8  " "    0.384               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:53 2024 " "Processing ended: Wed Jan 24 01:38:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706040533373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040523251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:43 2024 " "Processing started: Wed Jan 24 01:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1706040523599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1706040524106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Memory:MyMemory\|memory_storage\[46\]\[0\] Clk " "Register Memory:MyMemory\|memory_storage\[46\]\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S17 " "Node: state_present.S17 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DataB_T2\[1\] state_present.S17 " "Latch DataB_T2\[1\] is being clocked by state_present.S17" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S17"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S1 " "Node: state_present.S1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mem_data_IR\[14\] state_present.S1 " "Latch Mem_data_IR\[14\] is being clocked by state_present.S1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Node: Reg_16BIT:Instruction_Register\|reg_store\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch state_next.S6_3435 Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Latch state_next.S6_3435 is being clocked by Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Reg_16BIT:Instruction_Register|reg_store[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BM8 " "Node: BM8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M8\[5\] BM8 " "Latch M8\[5\] is being clocked by BM8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|BM8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S3 " "Node: state_present.S3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M7\[5\] state_present.S3 " "Latch M7\[5\] is being clocked by state_present.S3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S13 " "Node: state_present.S13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BM8 state_present.S13 " "Latch BM8 is being clocked by state_present.S13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S13"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1706040524136 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524325 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1706040524478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1706040524556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1706040526067 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040526931 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.87 mW " "Total thermal power estimate for the design is 229.87 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040527106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:47 2024 " "Processing ended: Wed Jan 24 01:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1706040527323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040528849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:48 2024 " "Processing started: Wed Jan 24 01:38:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c CPU " "Command: quartus_sta IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706040528991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706040529638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S17 state_present.S17 " "create_clock -period 1.000 -name state_present.S17 state_present.S17" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S1 state_present.S1 " "create_clock -period 1.000 -name state_present.S1 state_present.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\] " "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BM8 BM8 " "create_clock -period 1.000 -name BM8 BM8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S3 state_present.S3 " "create_clock -period 1.000 -name state_present.S3 state_present.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S13 state_present.S13 " "create_clock -period 1.000 -name state_present.S13 state_present.S13" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529748 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706040529842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.721 " "Worst-case setup slack is -16.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.721            -234.506 BM8  " "  -16.721            -234.506 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.320            -568.886 state_present.S3  " "  -16.320            -568.886 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.228            -767.460 state_present.S13  " "  -16.228            -767.460 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.886            -258.848 state_present.S17  " "   -9.886            -258.848 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.849            -322.072 state_present.S1  " "   -9.849            -322.072 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.146          -23888.747 Clk  " "   -7.146          -23888.747 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.080 " "Worst-case hold slack is -2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -1.745 state_present.S13  " "   -0.907              -1.745 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 state_present.S3  " "   -0.175              -0.175 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 state_present.S1  " "    0.088               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 Clk  " "    0.175               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 state_present.S17  " "    0.752               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 BM8  " "    1.460               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.314 " "Worst-case recovery slack is -9.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.314            -146.857 state_present.S3  " "   -9.314            -146.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.854            -154.933 state_present.S13  " "   -8.854            -154.933 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.805 " "Worst-case removal slack is 1.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 state_present.S3  " "    1.805               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 state_present.S13  " "    1.809               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -42.909 state_present.S13  " "   -0.902             -42.909 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 state_present.S3  " "    0.205               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 state_present.S1  " "    0.287               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 state_present.S17  " "    0.390               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 BM8  " "    0.408               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040530082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706040530111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706040531712 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.988 " "Worst-case setup slack is -15.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.988            -223.757 BM8  " "  -15.988            -223.757 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.674            -551.336 state_present.S3  " "  -15.674            -551.336 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.558            -739.651 state_present.S13  " "  -15.558            -739.651 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.642            -251.496 state_present.S17  " "   -9.642            -251.496 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.463            -308.632 state_present.S1  " "   -9.463            -308.632 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.719          -22178.321 Clk  " "   -6.719          -22178.321 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.944 " "Worst-case hold slack is -1.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -1.528 state_present.S13  " "   -0.790              -1.528 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.101 state_present.S3  " "   -0.101              -0.101 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 state_present.S1  " "    0.003               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Clk  " "    0.151               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 state_present.S17  " "    0.621               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 BM8  " "    1.275               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.061 " "Worst-case recovery slack is -9.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.061            -139.919 state_present.S3  " "   -9.061            -139.919 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.612            -147.004 state_present.S13  " "   -8.612            -147.004 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.572 " "Worst-case removal slack is 1.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.572               0.000 state_present.S13  " "    1.572               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.810               0.000 state_present.S3  " "    1.810               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -38.256 state_present.S13  " "   -1.106             -38.256 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 state_present.S3  " "    0.032               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 state_present.S1  " "    0.113               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 state_present.S17  " "    0.161               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 BM8  " "    0.353               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040532193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040532417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040532419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.055 " "Worst-case setup slack is -6.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055             -86.043 BM8  " "   -6.055             -86.043 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909            -280.463 state_present.S13  " "   -5.909            -280.463 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863            -211.829 state_present.S3  " "   -5.863            -211.829 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.853             -90.922 state_present.S17  " "   -3.853             -90.922 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372            -106.273 state_present.S1  " "   -3.372            -106.273 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777           -8930.858 Clk  " "   -2.777           -8930.858 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.945 state_present.S13  " "   -0.614              -0.945 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -0.164 state_present.S3  " "   -0.164              -0.164 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 Clk  " "    0.059               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 state_present.S1  " "    0.062               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 state_present.S17  " "    0.081               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 BM8  " "    0.250               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.546 " "Worst-case recovery slack is -3.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546             -53.857 state_present.S3  " "   -3.546             -53.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402             -57.249 state_present.S13  " "   -3.402             -57.249 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 state_present.S3  " "    0.590               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 state_present.S13  " "    0.708               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4572.978 Clk  " "   -3.000           -4572.978 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.794 state_present.S13  " "   -0.142              -3.794 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 state_present.S3  " "    0.207               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 state_present.S17  " "    0.285               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 state_present.S1  " "    0.312               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 BM8  " "    0.384               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:53 2024 " "Processing ended: Wed Jan 24 01:38:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706040533373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706040534468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040534468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:54 2024 " "Processing started: Wed Jan 24 01:38:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040534468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040534468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040534468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040523251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:43 2024 " "Processing started: Wed Jan 24 01:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1706040523599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1706040524106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Memory:MyMemory\|memory_storage\[46\]\[0\] Clk " "Register Memory:MyMemory\|memory_storage\[46\]\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S17 " "Node: state_present.S17 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DataB_T2\[1\] state_present.S17 " "Latch DataB_T2\[1\] is being clocked by state_present.S17" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S17"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S1 " "Node: state_present.S1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mem_data_IR\[14\] state_present.S1 " "Latch Mem_data_IR\[14\] is being clocked by state_present.S1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Node: Reg_16BIT:Instruction_Register\|reg_store\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch state_next.S6_3435 Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Latch state_next.S6_3435 is being clocked by Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Reg_16BIT:Instruction_Register|reg_store[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BM8 " "Node: BM8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M8\[5\] BM8 " "Latch M8\[5\] is being clocked by BM8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|BM8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S3 " "Node: state_present.S3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M7\[5\] state_present.S3 " "Latch M7\[5\] is being clocked by state_present.S3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S13 " "Node: state_present.S13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BM8 state_present.S13 " "Latch BM8 is being clocked by state_present.S13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S13"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1706040524136 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524325 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1706040524478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1706040524556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1706040526067 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040526931 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.87 mW " "Total thermal power estimate for the design is 229.87 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040527106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:47 2024 " "Processing ended: Wed Jan 24 01:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1706040527323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040528849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:48 2024 " "Processing started: Wed Jan 24 01:38:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c CPU " "Command: quartus_sta IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706040528991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706040529638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S17 state_present.S17 " "create_clock -period 1.000 -name state_present.S17 state_present.S17" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S1 state_present.S1 " "create_clock -period 1.000 -name state_present.S1 state_present.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\] " "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BM8 BM8 " "create_clock -period 1.000 -name BM8 BM8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S3 state_present.S3 " "create_clock -period 1.000 -name state_present.S3 state_present.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S13 state_present.S13 " "create_clock -period 1.000 -name state_present.S13 state_present.S13" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529748 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706040529842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.721 " "Worst-case setup slack is -16.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.721            -234.506 BM8  " "  -16.721            -234.506 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.320            -568.886 state_present.S3  " "  -16.320            -568.886 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.228            -767.460 state_present.S13  " "  -16.228            -767.460 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.886            -258.848 state_present.S17  " "   -9.886            -258.848 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.849            -322.072 state_present.S1  " "   -9.849            -322.072 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.146          -23888.747 Clk  " "   -7.146          -23888.747 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.080 " "Worst-case hold slack is -2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -1.745 state_present.S13  " "   -0.907              -1.745 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 state_present.S3  " "   -0.175              -0.175 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 state_present.S1  " "    0.088               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 Clk  " "    0.175               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 state_present.S17  " "    0.752               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 BM8  " "    1.460               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.314 " "Worst-case recovery slack is -9.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.314            -146.857 state_present.S3  " "   -9.314            -146.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.854            -154.933 state_present.S13  " "   -8.854            -154.933 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.805 " "Worst-case removal slack is 1.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 state_present.S3  " "    1.805               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 state_present.S13  " "    1.809               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -42.909 state_present.S13  " "   -0.902             -42.909 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 state_present.S3  " "    0.205               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 state_present.S1  " "    0.287               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 state_present.S17  " "    0.390               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 BM8  " "    0.408               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040530082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706040530111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706040531712 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.988 " "Worst-case setup slack is -15.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.988            -223.757 BM8  " "  -15.988            -223.757 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.674            -551.336 state_present.S3  " "  -15.674            -551.336 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.558            -739.651 state_present.S13  " "  -15.558            -739.651 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.642            -251.496 state_present.S17  " "   -9.642            -251.496 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.463            -308.632 state_present.S1  " "   -9.463            -308.632 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.719          -22178.321 Clk  " "   -6.719          -22178.321 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.944 " "Worst-case hold slack is -1.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -1.528 state_present.S13  " "   -0.790              -1.528 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.101 state_present.S3  " "   -0.101              -0.101 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 state_present.S1  " "    0.003               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Clk  " "    0.151               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 state_present.S17  " "    0.621               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 BM8  " "    1.275               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.061 " "Worst-case recovery slack is -9.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.061            -139.919 state_present.S3  " "   -9.061            -139.919 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.612            -147.004 state_present.S13  " "   -8.612            -147.004 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.572 " "Worst-case removal slack is 1.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.572               0.000 state_present.S13  " "    1.572               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.810               0.000 state_present.S3  " "    1.810               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -38.256 state_present.S13  " "   -1.106             -38.256 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 state_present.S3  " "    0.032               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 state_present.S1  " "    0.113               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 state_present.S17  " "    0.161               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 BM8  " "    0.353               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040532193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040532417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040532419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.055 " "Worst-case setup slack is -6.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055             -86.043 BM8  " "   -6.055             -86.043 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909            -280.463 state_present.S13  " "   -5.909            -280.463 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863            -211.829 state_present.S3  " "   -5.863            -211.829 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.853             -90.922 state_present.S17  " "   -3.853             -90.922 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372            -106.273 state_present.S1  " "   -3.372            -106.273 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777           -8930.858 Clk  " "   -2.777           -8930.858 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.945 state_present.S13  " "   -0.614              -0.945 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -0.164 state_present.S3  " "   -0.164              -0.164 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 Clk  " "    0.059               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 state_present.S1  " "    0.062               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 state_present.S17  " "    0.081               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 BM8  " "    0.250               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.546 " "Worst-case recovery slack is -3.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546             -53.857 state_present.S3  " "   -3.546             -53.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402             -57.249 state_present.S13  " "   -3.402             -57.249 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 state_present.S3  " "    0.590               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 state_present.S13  " "    0.708               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4572.978 Clk  " "   -3.000           -4572.978 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.794 state_present.S13  " "   -0.142              -3.794 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 state_present.S3  " "    0.207               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 state_present.S17  " "    0.285               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 state_present.S1  " "    0.312               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 BM8  " "    0.384               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:53 2024 " "Processing ended: Wed Jan 24 01:38:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706040533373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706040535050 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1706040535113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho C:/Users/ASUS/Downloads/Codes/Codes_new/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"C:/Users/ASUS/Downloads/Codes/Codes_new/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706040535882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040535961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:55 2024 " "Processing ended: Wed Jan 24 01:38:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040535961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040535961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040535961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040535961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040388446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:36:28 2024 " "Processing started: Wed Jan 24 01:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040388453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040388453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040397609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397639 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397654 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040397701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400782 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040400793 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040400793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040401728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040406331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040406331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040406855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040406855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040406855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:36:46 2024 " "Processing ended: Wed Jan 24 01:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040406884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040406884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706040408741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706040408779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706040408806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706040408997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706040409011 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1706040409286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706040409313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706040409313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706040409339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706040409339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706040409343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706040409702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706040410272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datac " "Node \"M1\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040410303 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datad  to: combout " "Cell: M3\[0\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datac  to: combout " "Cell: M5\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datab  to: combout " "Cell: M6\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: dataa  to: combout " "Cell: M8\[4\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: dataa  to: combout " "Cell: MUX7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040410303 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706040410303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706040410335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706040410350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S11 " "Destination node state_present.S11" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S1delay " "Destination node state_present.S1delay" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S6 " "Destination node state_present.S6" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S2 " "Destination node state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S5 " "Destination node state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S8 " "Destination node state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[14\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[14\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Destination node Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present.S14 " "Destination node state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410785 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "B\[12\]~0  " "Automatically promoted node B\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 6067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T2_W  " "Automatically promoted node T2_W " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M3\[0\]~9  " "Automatically promoted node M3\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M4\[0\]~4  " "Automatically promoted node M4\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M5\[1\]~7  " "Automatically promoted node M5\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M6\[0\]~1  " "Automatically promoted node M6\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M7\[0\]~1  " "Automatically promoted node M7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M8\[4\]~36  " "Automatically promoted node M8\[4\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26  " "Automatically promoted node WideOr26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~2  " "Automatically promoted node Selector11~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~1  " "Automatically promoted node Selector32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10\[2\]~1  " "Automatically promoted node M10\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M2\[0\]~3  " "Automatically promoted node M2\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R20n, DIFFOUT_R20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~23 " "Destination node state_present~23" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~24 " "Destination node state_present~24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~25 " "Destination node state_present~25" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~26 " "Destination node state_present~26" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~27 " "Destination node state_present~27" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~28 " "Destination node state_present~28" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~29 " "Destination node state_present~29" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~30 " "Destination node state_present~30" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~31 " "Destination node state_present~31" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_present~32 " "Destination node state_present~32" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 5251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706040410786 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706040410786 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706040410786 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 0 { 0 ""} 0 8750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706040410786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706040411402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706040411410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706040411442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706040411457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706040411474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706040411485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706040411485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706040411489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706040411489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040411665 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706040411679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706040412616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040413642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706040413688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040425152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706040425986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.0% " "1e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1706040431882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X36_Y12 X47_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23" {  } { { "loc" "" { Generic "C:/Users/ASUS/Downloads/Codes/Codes_new/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X36_Y12 to location X47_Y23"} { { 12 { 0 ""} 36 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706040433967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706040433967 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706040470065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706040513323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040513323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.60 " "Total time spent on timing analysis during the Fitter is 9.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706040513591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040513639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706040514775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706040516288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706040517466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Downloads/Codes/Codes_new/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706040518129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:38 2024 " "Processing ended: Wed Jan 24 01:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040518986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706040518986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040520324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:40 2024 " "Processing started: Wed Jan 24 01:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040520329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706040520329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706040520644 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706040521692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706040521762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:42 2024 " "Processing ended: Wed Jan 24 01:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040522173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706040522173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040523251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:43 2024 " "Processing started: Wed Jan 24 01:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040523256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1706040523256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1706040523599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1706040523601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1706040524106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040524121 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1706040524121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Memory:MyMemory\|memory_storage\[46\]\[0\] Clk " "Register Memory:MyMemory\|memory_storage\[46\]\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S17 " "Node: state_present.S17 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DataB_T2\[1\] state_present.S17 " "Latch DataB_T2\[1\] is being clocked by state_present.S17" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S17"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S1 " "Node: state_present.S1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mem_data_IR\[14\] state_present.S1 " "Latch Mem_data_IR\[14\] is being clocked by state_present.S1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Node: Reg_16BIT:Instruction_Register\|reg_store\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch state_next.S6_3435 Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Latch state_next.S6_3435 is being clocked by Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|Reg_16BIT:Instruction_Register|reg_store[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BM8 " "Node: BM8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M8\[5\] BM8 " "Latch M8\[5\] is being clocked by BM8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|BM8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S3 " "Node: state_present.S3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch M7\[5\] state_present.S3 " "Latch M7\[5\] is being clocked by state_present.S3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state_present.S13 " "Node: state_present.S13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BM8 state_present.S13 " "Latch BM8 is being clocked by state_present.S13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706040524136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1706040524136 "|CPU|state_present.S13"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1706040524136 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1706040524246 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1706040524325 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1706040524478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1706040524556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1706040526067 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040526931 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.87 mW " "Total thermal power estimate for the design is 229.87 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1706040527106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:47 2024 " "Processing ended: Wed Jan 24 01:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040527323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1706040527323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040528849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:48 2024 " "Processing started: Wed Jan 24 01:38:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040528863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c CPU " "Command: quartus_sta IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040528863 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706040528991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706040529355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "207 " "The Timing Analyzer is analyzing 207 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706040529638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S17 state_present.S17 " "create_clock -period 1.000 -name state_present.S17 state_present.S17" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S1 state_present.S1 " "create_clock -period 1.000 -name state_present.S1 state_present.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\] " "create_clock -period 1.000 -name Reg_16BIT:Instruction_Register\|reg_store\[12\] Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BM8 BM8 " "create_clock -period 1.000 -name BM8 BM8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S3 state_present.S3 " "create_clock -period 1.000 -name state_present.S3 state_present.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_present.S13 state_present.S13 " "create_clock -period 1.000 -name state_present.S13 state_present.S13" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706040529748 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529748 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|combout " "Node \"M1\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|datab " "Node \"M1\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~1\|combout " "Node \"M1\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]\|datab " "Node \"M1\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706040529765 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040529765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040529765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040529780 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706040529795 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706040529842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.721 " "Worst-case setup slack is -16.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.721            -234.506 BM8  " "  -16.721            -234.506 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.320            -568.886 state_present.S3  " "  -16.320            -568.886 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.228            -767.460 state_present.S13  " "  -16.228            -767.460 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.886            -258.848 state_present.S17  " "   -9.886            -258.848 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.849            -322.072 state_present.S1  " "   -9.849            -322.072 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.816            -113.100 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.146          -23888.747 Clk  " "   -7.146          -23888.747 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.080 " "Worst-case hold slack is -2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -2.080              -2.080 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -1.745 state_present.S13  " "   -0.907              -1.745 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 state_present.S3  " "   -0.175              -0.175 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 state_present.S1  " "    0.088               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 Clk  " "    0.175               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 state_present.S17  " "    0.752               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 BM8  " "    1.460               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.314 " "Worst-case recovery slack is -9.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.314            -146.857 state_present.S3  " "   -9.314            -146.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.854            -154.933 state_present.S13  " "   -8.854            -154.933 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.805 " "Worst-case removal slack is 1.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 state_present.S3  " "    1.805               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809               0.000 state_present.S13  " "    1.809               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.984             -61.639 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -42.909 state_present.S13  " "   -0.902             -42.909 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 state_present.S3  " "    0.205               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 state_present.S1  " "    0.287               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 state_present.S17  " "    0.390               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 BM8  " "    0.408               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040529969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040529969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040530082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706040530111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706040531712 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040531928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040531928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.988 " "Worst-case setup slack is -15.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.988            -223.757 BM8  " "  -15.988            -223.757 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.674            -551.336 state_present.S3  " "  -15.674            -551.336 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.558            -739.651 state_present.S13  " "  -15.558            -739.651 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.642            -251.496 state_present.S17  " "   -9.642            -251.496 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -9.592            -110.925 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.463            -308.632 state_present.S1  " "   -9.463            -308.632 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.719          -22178.321 Clk  " "   -6.719          -22178.321 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.944 " "Worst-case hold slack is -1.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.944              -1.944 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -1.528 state_present.S13  " "   -0.790              -1.528 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.101 state_present.S3  " "   -0.101              -0.101 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 state_present.S1  " "    0.003               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Clk  " "    0.151               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 state_present.S17  " "    0.621               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 BM8  " "    1.275               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.061 " "Worst-case recovery slack is -9.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.061            -139.919 state_present.S3  " "   -9.061            -139.919 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.612            -147.004 state_present.S13  " "   -8.612            -147.004 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.572 " "Worst-case removal slack is 1.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.572               0.000 state_present.S13  " "    1.572               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.810               0.000 state_present.S3  " "    1.810               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6458.067 Clk  " "   -3.000           -6458.067 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -1.177             -57.897 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -38.256 state_present.S13  " "   -1.106             -38.256 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 state_present.S3  " "    0.032               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 state_present.S1  " "    0.113               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 state_present.S17  " "    0.161               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 BM8  " "    0.353               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706040532193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: dataa  to: combout " "Cell: M3\[0\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M3\[0\]~9  from: datac  to: combout " "Cell: M3\[0\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M4\[0\]~4  from: datad  to: combout " "Cell: M4\[0\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: dataa  to: combout " "Cell: M5\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M5\[1\]~7  from: datad  to: combout " "Cell: M5\[1\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M6\[0\]~1  from: datad  to: combout " "Cell: M6\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\[4\]~36  from: datad  to: combout " "Cell: M8\[4\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUX7~0  from: datab  to: combout " "Cell: MUX7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706040532417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706040532417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706040532419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706040532467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.055 " "Worst-case setup slack is -6.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055             -86.043 BM8  " "   -6.055             -86.043 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909            -280.463 state_present.S13  " "   -5.909            -280.463 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863            -211.829 state_present.S3  " "   -5.863            -211.829 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.853             -90.922 state_present.S17  " "   -3.853             -90.922 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -3.533             -38.269 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372            -106.273 state_present.S1  " "   -3.372            -106.273 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777           -8930.858 Clk  " "   -2.777           -8930.858 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.895              -0.895 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.945 state_present.S13  " "   -0.614              -0.945 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -0.164 state_present.S3  " "   -0.164              -0.164 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 Clk  " "    0.059               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 state_present.S1  " "    0.062               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 state_present.S17  " "    0.081               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 BM8  " "    0.250               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.546 " "Worst-case recovery slack is -3.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546             -53.857 state_present.S3  " "   -3.546             -53.857 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402             -57.249 state_present.S13  " "   -3.402             -57.249 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 state_present.S3  " "    0.590               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 state_present.S13  " "    0.708               0.000 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4572.978 Clk  " "   -3.000           -4572.978 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\]  " "   -0.257              -8.330 Reg_16BIT:Instruction_Register\|reg_store\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.794 state_present.S13  " "   -0.142              -3.794 state_present.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 state_present.S3  " "    0.207               0.000 state_present.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 state_present.S17  " "    0.285               0.000 state_present.S17 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 state_present.S1  " "    0.312               0.000 state_present.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 BM8  " "    0.384               0.000 BM8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706040532540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706040532540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706040533256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:53 2024 " "Processing ended: Wed Jan 24 01:38:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040533373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706040533373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040534468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040534468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:38:54 2024 " "Processing started: Wed Jan 24 01:38:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040534468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040534468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040534468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706040535050 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1706040535113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho C:/Users/ASUS/Downloads/Codes/Codes_new/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"C:/Users/ASUS/Downloads/Codes/Codes_new/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706040535882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040535961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:38:55 2024 " "Processing ended: Wed Jan 24 01:38:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040535961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040535961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040535961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040535961 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 369 s " "Quartus Prime Full Compilation was successful. 0 errors, 369 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706040536810 ""}
