// Seed: 793638187
module module_0 (
    input wand module_0,
    input wire id_1,
    input uwire id_2,
    output wire id_3
    , id_30,
    input tri1 id_4,
    output wor id_5,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input wire id_13,
    output supply1 id_14,
    input wor id_15,
    output wor id_16,
    input wand id_17,
    output wire id_18,
    output supply1 id_19,
    input wor id_20,
    input tri0 id_21
    , id_31,
    input tri1 id_22,
    output tri id_23,
    inout supply1 id_24,
    input tri0 id_25,
    input supply0 id_26,
    input tri id_27,
    output wor id_28
);
  assign module_1.type_17 = 0;
  wire id_32;
  assign id_23 = id_32 - id_26;
  assign id_30 = id_6 - 1;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output logic id_6,
    input supply1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13
);
  uwire id_15;
  initial begin : LABEL_0
    disable id_16;
    if (id_16 && 1 + 1'b0) begin : LABEL_0
      id_6 <= id_0;
      id_15 = id_7;
    end else begin : LABEL_0$display
      ;
    end
  end
  module_0 modCall_1 (
      id_9,
      id_5,
      id_15,
      id_10,
      id_5,
      id_1,
      id_11,
      id_2,
      id_15,
      id_15,
      id_12,
      id_3,
      id_9,
      id_11,
      id_1,
      id_11,
      id_8,
      id_3,
      id_8,
      id_1,
      id_3,
      id_13,
      id_9,
      id_8,
      id_15,
      id_13,
      id_15,
      id_5,
      id_8
  );
endmodule
