<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5046" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5046{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5046{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5046{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5046{left:69px;bottom:1089px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t5_5046{left:390px;bottom:1089px;}
#t6_5046{left:124px;bottom:1076px;letter-spacing:0.1px;}
#t7_5046{left:69px;bottom:1062px;letter-spacing:0.1px;}
#t8_5046{left:163px;bottom:1062px;letter-spacing:0.1px;}
#t9_5046{left:69px;bottom:1048px;letter-spacing:0.09px;word-spacing:-0.73px;}
#ta_5046{left:380px;bottom:1048px;letter-spacing:0.1px;word-spacing:-0.82px;}
#tb_5046{left:69px;bottom:1034px;letter-spacing:0.09px;}
#tc_5046{left:190px;bottom:1034px;letter-spacing:0.1px;}
#td_5046{left:69px;bottom:1021px;letter-spacing:0.09px;}
#te_5046{left:181px;bottom:1021px;letter-spacing:0.1px;}
#tf_5046{left:87px;bottom:1007px;letter-spacing:0.1px;}
#tg_5046{left:69px;bottom:993px;letter-spacing:0.1px;}
#th_5046{left:87px;bottom:979px;letter-spacing:0.08px;word-spacing:0.01px;}
#ti_5046{left:144px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_5046{left:87px;bottom:966px;letter-spacing:0.1px;}
#tk_5046{left:243px;bottom:966px;letter-spacing:0.1px;}
#tl_5046{left:87px;bottom:952px;letter-spacing:0.08px;}
#tm_5046{left:106px;bottom:938px;letter-spacing:0.1px;}
#tn_5046{left:167px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#to_5046{left:106px;bottom:924px;letter-spacing:0.1px;}
#tp_5046{left:158px;bottom:924px;letter-spacing:0.1px;}
#tq_5046{left:87px;bottom:911px;letter-spacing:0.09px;}
#tr_5046{left:137px;bottom:911px;letter-spacing:0.1px;}
#ts_5046{left:87px;bottom:897px;letter-spacing:0.1px;}
#tt_5046{left:176px;bottom:897px;letter-spacing:0.1px;}
#tu_5046{left:87px;bottom:883px;letter-spacing:0.1px;}
#tv_5046{left:149px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#tw_5046{left:87px;bottom:869px;letter-spacing:0.1px;}
#tx_5046{left:150px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_5046{left:87px;bottom:856px;letter-spacing:0.1px;}
#tz_5046{left:190px;bottom:856px;letter-spacing:0.1px;}
#t10_5046{left:69px;bottom:842px;letter-spacing:0.09px;}
#t11_5046{left:87px;bottom:828px;letter-spacing:0.09px;}
#t12_5046{left:268px;bottom:828px;letter-spacing:0.1px;}
#t13_5046{left:87px;bottom:814px;letter-spacing:0.09px;}
#t14_5046{left:258px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t15_5046{left:69px;bottom:801px;letter-spacing:0.1px;}
#t16_5046{left:173px;bottom:801px;letter-spacing:0.1px;word-spacing:0.09px;}
#t17_5046{left:69px;bottom:787px;letter-spacing:0.09px;}
#t18_5046{left:87px;bottom:773px;letter-spacing:0.08px;}
#t19_5046{left:168px;bottom:773px;letter-spacing:0.1px;}
#t1a_5046{left:87px;bottom:759px;letter-spacing:0.09px;}
#t1b_5046{left:208px;bottom:759px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1c_5046{left:87px;bottom:746px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1d_5046{left:151px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1e_5046{left:87px;bottom:732px;letter-spacing:0.09px;}
#t1f_5046{left:221px;bottom:732px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1g_5046{left:87px;bottom:718px;letter-spacing:0.1px;}
#t1h_5046{left:136px;bottom:718px;letter-spacing:0.09px;}
#t1i_5046{left:87px;bottom:704px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t1j_5046{left:163px;bottom:704px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1k_5046{left:87px;bottom:691px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1l_5046{left:218px;bottom:691px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1m_5046{left:69px;bottom:677px;letter-spacing:0.09px;}
#t1n_5046{left:200px;bottom:677px;letter-spacing:0.1px;}
#t1o_5046{left:69px;bottom:663px;letter-spacing:0.1px;}
#t1p_5046{left:87px;bottom:649px;letter-spacing:0.09px;}
#t1q_5046{left:225px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1r_5046{left:87px;bottom:636px;letter-spacing:0.09px;}
#t1s_5046{left:186px;bottom:636px;letter-spacing:0.1px;}
#t1t_5046{left:87px;bottom:622px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1u_5046{left:244px;bottom:622px;letter-spacing:0.1px;}
#t1v_5046{left:87px;bottom:608px;letter-spacing:0.1px;}
#t1w_5046{left:185px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1x_5046{left:87px;bottom:594px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t1y_5046{left:185px;bottom:594px;letter-spacing:0.09px;}
#t1z_5046{left:87px;bottom:581px;letter-spacing:0.1px;}
#t20_5046{left:261px;bottom:581px;letter-spacing:0.1px;}
#t21_5046{left:87px;bottom:567px;letter-spacing:0.1px;}
#t22_5046{left:234px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t23_5046{left:87px;bottom:553px;letter-spacing:0.1px;}
#t24_5046{left:69px;bottom:539px;letter-spacing:0.09px;}
#t25_5046{left:326px;bottom:539px;letter-spacing:0.1px;word-spacing:0.1px;}
#t26_5046{left:69px;bottom:526px;letter-spacing:0.16px;}
#t27_5046{left:103px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t28_5046{left:69px;bottom:512px;letter-spacing:0.1px;}
#t29_5046{left:164px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2a_5046{left:87px;bottom:498px;letter-spacing:0.09px;}
#t2b_5046{left:141px;bottom:498px;letter-spacing:0.1px;}
#t2c_5046{left:87px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5046{left:152px;bottom:484px;letter-spacing:0.1px;}
#t2e_5046{left:87px;bottom:471px;letter-spacing:0.11px;}
#t2f_5046{left:251px;bottom:471px;letter-spacing:0.1px;}
#t2g_5046{left:69px;bottom:457px;letter-spacing:0.1px;}
#t2h_5046{left:150px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2i_5046{left:87px;bottom:443px;letter-spacing:0.1px;}
#t2j_5046{left:243px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5046{left:87px;bottom:429px;letter-spacing:0.09px;}
#t2l_5046{left:144px;bottom:429px;letter-spacing:0.1px;}
#t2m_5046{left:87px;bottom:416px;letter-spacing:0.09px;}
#t2n_5046{left:208px;bottom:416px;letter-spacing:0.1px;}
#t2o_5046{left:87px;bottom:402px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t2p_5046{left:269px;bottom:402px;letter-spacing:0.1px;}
#t2q_5046{left:87px;bottom:388px;letter-spacing:0.1px;}
#t2r_5046{left:196px;bottom:388px;letter-spacing:0.1px;}
#t2s_5046{left:87px;bottom:374px;letter-spacing:0.09px;}
#t2t_5046{left:225px;bottom:374px;letter-spacing:0.1px;}
#t2u_5046{left:87px;bottom:361px;letter-spacing:0.09px;}
#t2v_5046{left:127px;bottom:361px;letter-spacing:0.1px;}
#t2w_5046{left:87px;bottom:347px;letter-spacing:0.09px;}
#t2x_5046{left:281px;bottom:347px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2y_5046{left:87px;bottom:333px;letter-spacing:0.09px;}
#t2z_5046{left:282px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t30_5046{left:87px;bottom:319px;letter-spacing:0.09px;}
#t31_5046{left:299px;bottom:319px;letter-spacing:0.1px;}
#t32_5046{left:87px;bottom:306px;letter-spacing:0.1px;}
#t33_5046{left:249px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t34_5046{left:87px;bottom:292px;letter-spacing:0.11px;}
#t35_5046{left:196px;bottom:292px;letter-spacing:0.1px;}
#t36_5046{left:87px;bottom:278px;letter-spacing:0.09px;}
#t37_5046{left:419px;bottom:278px;}
#t38_5046{left:106px;bottom:264px;letter-spacing:0.1px;}
#t39_5046{left:69px;bottom:227px;}
#t3a_5046{left:69px;bottom:212px;letter-spacing:0.11px;}
#t3b_5046{left:87px;bottom:199px;letter-spacing:0.09px;}
#t3c_5046{left:158px;bottom:199px;letter-spacing:0.09px;}
#t3d_5046{left:87px;bottom:185px;letter-spacing:0.1px;}
#t3e_5046{left:148px;bottom:185px;letter-spacing:0.09px;}
#t3f_5046{left:87px;bottom:171px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t3g_5046{left:177px;bottom:171px;letter-spacing:0.1px;}
#t3h_5046{left:69px;bottom:157px;letter-spacing:0.09px;}
#t3i_5046{left:255px;bottom:157px;letter-spacing:0.1px;word-spacing:0.09px;}
#t3j_5046{left:69px;bottom:144px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t3k_5046{left:151px;bottom:144px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3l_5046{left:69px;bottom:130px;letter-spacing:0.09px;}
#t3m_5046{left:490px;bottom:1089px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t3n_5046{left:594px;bottom:1089px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t3o_5046{left:508px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3p_5046{left:472px;bottom:1062px;letter-spacing:0.09px;}
#t3q_5046{left:490px;bottom:1048px;letter-spacing:0.09px;}
#t3r_5046{left:608px;bottom:1048px;letter-spacing:0.1px;}
#t3s_5046{left:472px;bottom:1034px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3t_5046{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t3u_5046{left:561px;bottom:1021px;letter-spacing:0.1px;}
#t3v_5046{left:490px;bottom:1007px;letter-spacing:0.09px;}
#t3w_5046{left:540px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3x_5046{left:472px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3y_5046{left:490px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3z_5046{left:553px;bottom:979px;letter-spacing:0.1px;}
#t40_5046{left:490px;bottom:966px;letter-spacing:0.1px;}
#t41_5046{left:560px;bottom:966px;letter-spacing:0.1px;word-spacing:0.09px;}
#t42_5046{left:472px;bottom:952px;letter-spacing:0.09px;}
#t43_5046{left:585px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t44_5046{left:472px;bottom:938px;letter-spacing:0.09px;}
#t45_5046{left:552px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t46_5046{left:472px;bottom:924px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t47_5046{left:472px;bottom:911px;letter-spacing:0.1px;}
#t48_5046{left:541px;bottom:911px;letter-spacing:0.09px;word-spacing:0.06px;}
#t49_5046{left:490px;bottom:897px;letter-spacing:0.09px;}
#t4a_5046{left:561px;bottom:897px;letter-spacing:0.1px;}
#t4b_5046{left:490px;bottom:883px;letter-spacing:0.08px;}
#t4c_5046{left:634px;bottom:883px;letter-spacing:0.1px;}
#t4d_5046{left:490px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4e_5046{left:573px;bottom:869px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4f_5046{left:490px;bottom:856px;letter-spacing:0.09px;}
#t4g_5046{left:606px;bottom:856px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4h_5046{left:490px;bottom:842px;letter-spacing:0.1px;}
#t4i_5046{left:532px;bottom:842px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4j_5046{left:490px;bottom:828px;letter-spacing:0.1px;}
#t4k_5046{left:688px;bottom:828px;letter-spacing:0.1px;}
#t4l_5046{left:490px;bottom:814px;letter-spacing:0.1px;}
#t4m_5046{left:604px;bottom:814px;letter-spacing:0.1px;}
#t4n_5046{left:490px;bottom:801px;letter-spacing:0.09px;}
#t4o_5046{left:523px;bottom:801px;letter-spacing:0.1px;}
#t4p_5046{left:472px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4q_5046{left:518px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4r_5046{left:472px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4s_5046{left:539px;bottom:773px;letter-spacing:0.1px;}
#t4t_5046{left:472px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4u_5046{left:733px;bottom:759px;letter-spacing:0.1px;}
#t4v_5046{left:472px;bottom:746px;letter-spacing:0.1px;}
#t4w_5046{left:575px;bottom:746px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4x_5046{left:472px;bottom:732px;letter-spacing:0.09px;}
#t4y_5046{left:663px;bottom:732px;letter-spacing:0.1px;word-spacing:0.1px;}
#t4z_5046{left:472px;bottom:718px;letter-spacing:0.1px;}
#t50_5046{left:490px;bottom:704px;letter-spacing:0.09px;}
#t51_5046{left:539px;bottom:704px;letter-spacing:0.1px;}
#t52_5046{left:490px;bottom:691px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t53_5046{left:587px;bottom:691px;letter-spacing:0.1px;}
#t54_5046{left:490px;bottom:677px;letter-spacing:0.09px;}
#t55_5046{left:561px;bottom:677px;letter-spacing:0.1px;}
#t56_5046{left:472px;bottom:663px;letter-spacing:0.09px;}
#t57_5046{left:581px;bottom:663px;letter-spacing:0.1px;word-spacing:0.1px;}
#t58_5046{left:490px;bottom:649px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t59_5046{left:591px;bottom:649px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5a_5046{left:472px;bottom:636px;letter-spacing:0.1px;}
#t5b_5046{left:592px;bottom:636px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5c_5046{left:472px;bottom:622px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t5d_5046{left:472px;bottom:608px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t5e_5046{left:705px;bottom:608px;letter-spacing:0.1px;}
#t5f_5046{left:472px;bottom:594px;letter-spacing:0.1px;}
#t5g_5046{left:490px;bottom:581px;letter-spacing:0.09px;}
#t5h_5046{left:529px;bottom:581px;letter-spacing:0.09px;word-spacing:0.11px;}
#t5i_5046{left:490px;bottom:567px;letter-spacing:0.09px;}
#t5j_5046{left:654px;bottom:567px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5k_5046{left:490px;bottom:553px;letter-spacing:0.09px;}
#t5l_5046{left:690px;bottom:553px;letter-spacing:0.09px;word-spacing:0.11px;}
#t5m_5046{left:472px;bottom:539px;letter-spacing:0.1px;}
#t5n_5046{left:591px;bottom:539px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5o_5046{left:472px;bottom:526px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t5p_5046{left:576px;bottom:526px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5q_5046{left:472px;bottom:512px;letter-spacing:0.1px;}
#t5r_5046{left:490px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5s_5046{left:543px;bottom:498px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5t_5046{left:490px;bottom:484px;letter-spacing:0.09px;}
#t5u_5046{left:547px;bottom:484px;letter-spacing:0.1px;}
#t5v_5046{left:490px;bottom:471px;letter-spacing:0.09px;}
#t5w_5046{left:652px;bottom:471px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5x_5046{left:472px;bottom:457px;letter-spacing:0.09px;}
#t5y_5046{left:649px;bottom:457px;letter-spacing:0.09px;}
#t5z_5046{left:472px;bottom:443px;letter-spacing:0.1px;}
#t60_5046{left:553px;bottom:443px;letter-spacing:0.09px;word-spacing:0.06px;}
#t61_5046{left:472px;bottom:429px;letter-spacing:0.1px;}
#t62_5046{left:603px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t63_5046{left:472px;bottom:416px;letter-spacing:0.09px;}
#t64_5046{left:553px;bottom:416px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t65_5046{left:472px;bottom:402px;letter-spacing:0.09px;}
#t66_5046{left:490px;bottom:388px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t67_5046{left:583px;bottom:388px;letter-spacing:0.09px;}
#t68_5046{left:490px;bottom:374px;letter-spacing:0.1px;}
#t69_5046{left:553px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6a_5046{left:490px;bottom:361px;letter-spacing:0.1px;}
#t6b_5046{left:547px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6c_5046{left:490px;bottom:347px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t6d_5046{left:660px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6e_5046{left:508px;bottom:333px;letter-spacing:0.09px;}
#t6f_5046{left:490px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6g_5046{left:596px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6h_5046{left:490px;bottom:306px;letter-spacing:0.08px;}
#t6i_5046{left:508px;bottom:292px;letter-spacing:0.1px;}
#t6j_5046{left:556px;bottom:292px;letter-spacing:0.09px;}
#t6k_5046{left:490px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6l_5046{left:608px;bottom:278px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6m_5046{left:490px;bottom:264px;letter-spacing:0.09px;}
#t6n_5046{left:558px;bottom:264px;letter-spacing:0.09px;}
#t6o_5046{left:490px;bottom:251px;letter-spacing:0.1px;}
#t6p_5046{left:607px;bottom:251px;letter-spacing:0.09px;}
#t6q_5046{left:472px;bottom:237px;letter-spacing:0.09px;}
#t6r_5046{left:592px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5046{left:472px;bottom:223px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t6t_5046{left:490px;bottom:209px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t6u_5046{left:574px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6v_5046{left:472px;bottom:196px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t6w_5046{left:669px;bottom:196px;letter-spacing:0.09px;}
#t6x_5046{left:527px;bottom:182px;letter-spacing:0.09px;}
#t6y_5046{left:472px;bottom:168px;letter-spacing:0.09px;}
#t6z_5046{left:653px;bottom:168px;letter-spacing:0.09px;word-spacing:0.1px;}
#t70_5046{left:472px;bottom:154px;letter-spacing:0.1px;}
#t71_5046{left:644px;bottom:154px;letter-spacing:0.09px;word-spacing:0.11px;}
#t72_5046{left:490px;bottom:141px;letter-spacing:0.1px;}
#t73_5046{left:538px;bottom:141px;letter-spacing:0.1px;}
#t74_5046{left:490px;bottom:127px;letter-spacing:0.1px;}
#t75_5046{left:621px;bottom:127px;letter-spacing:0.1px;}
#t76_5046{left:490px;bottom:113px;letter-spacing:0.1px;word-spacing:0.01px;}
#t77_5046{left:535px;bottom:113px;letter-spacing:0.09px;}

.s1_5046{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5046{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5046{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5046{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5046" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5046Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5046" style="-webkit-user-select: none;"><object width="935" height="1210" data="5046/5046.svg" type="image/svg+xml" id="pdf5046" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5046" class="t s1_5046">INDEX </span>
<span id="t2_5046" class="t s2_5046">Index-22 </span><span id="t3_5046" class="t s2_5046">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5046" class="t s2_5046">MULSD- Multiply Scalar Double-Precision Floating-Point Values</span><span id="t5_5046" class="t s3_5046">, </span>
<span id="t6_5046" class="t s3_5046">Vol.2-4-154 </span>
<span id="t7_5046" class="t s2_5046">MULSS instruction</span><span id="t8_5046" class="t s3_5046">, Vol.1-10-8 </span>
<span id="t9_5046" class="t s2_5046">MULSS- Multiply Scalar Single-Precision Floating-Point Values</span><span id="ta_5046" class="t s3_5046">, Vol.2-4-156 </span>
<span id="tb_5046" class="t s2_5046">Multi-byte no operation</span><span id="tc_5046" class="t s3_5046">, Vol.2-4-163, Vol.2-4-165, Vol.1-B-13 </span>
<span id="td_5046" class="t s2_5046">Multi-core technology</span><span id="te_5046" class="t s3_5046">, Vol.1-2-18 </span>
<span id="tf_5046" class="t s2_5046">See multi-threading support </span>
<span id="tg_5046" class="t s2_5046">Multiple-processor management </span>
<span id="th_5046" class="t s2_5046">bus locking</span><span id="ti_5046" class="t s3_5046">, Vol.3-9-3 </span>
<span id="tj_5046" class="t s2_5046">guaranteed atomic operations</span><span id="tk_5046" class="t s3_5046">, Vol.3-9-2 </span>
<span id="tl_5046" class="t s2_5046">initialization </span>
<span id="tm_5046" class="t s2_5046">MP protocol</span><span id="tn_5046" class="t s3_5046">, Vol.3-9-19 </span>
<span id="to_5046" class="t s2_5046">procedure</span><span id="tp_5046" class="t s3_5046">, Vol.3-9-56 </span>
<span id="tq_5046" class="t s2_5046">local APIC</span><span id="tr_5046" class="t s3_5046">, Vol.3-11-1 </span>
<span id="ts_5046" class="t s2_5046">memory ordering</span><span id="tt_5046" class="t s3_5046">, Vol.3-9-6 </span>
<span id="tu_5046" class="t s2_5046">MP protocol</span><span id="tv_5046" class="t s3_5046">, Vol.3-9-19 </span>
<span id="tw_5046" class="t s2_5046">overview of</span><span id="tx_5046" class="t s3_5046">, Vol.3-9-1 </span>
<span id="ty_5046" class="t s2_5046">SMM considerations</span><span id="tz_5046" class="t s3_5046">, Vol.4-32-16 </span>
<span id="t10_5046" class="t s2_5046">Multiple-processor system </span>
<span id="t11_5046" class="t s2_5046">local APIC and I/O APICs, Pentium 4</span><span id="t12_5046" class="t s3_5046">, Vol.3-11-3 </span>
<span id="t13_5046" class="t s2_5046">local APIC and I/O APIC, P6 family</span><span id="t14_5046" class="t s3_5046">, Vol.3-11-3 </span>
<span id="t15_5046" class="t s2_5046">Multisegment model</span><span id="t16_5046" class="t s3_5046">, Vol.3-3-4 </span>
<span id="t17_5046" class="t s2_5046">Multitasking </span>
<span id="t18_5046" class="t s2_5046">initialization for</span><span id="t19_5046" class="t s3_5046">, Vol.3-10-10, Vol.3-10-11 </span>
<span id="t1a_5046" class="t s2_5046">initializing IA-32e mode</span><span id="t1b_5046" class="t s3_5046">, Vol.3-10-11 </span>
<span id="t1c_5046" class="t s2_5046">linking tasks</span><span id="t1d_5046" class="t s3_5046">, Vol.3-8-15 </span>
<span id="t1e_5046" class="t s2_5046">mechanism, description of</span><span id="t1f_5046" class="t s3_5046">, Vol.3-8-2 </span>
<span id="t1g_5046" class="t s2_5046">overview</span><span id="t1h_5046" class="t s3_5046">, Vol.3-8-1 </span>
<span id="t1i_5046" class="t s2_5046">setting up TSS</span><span id="t1j_5046" class="t s3_5046">, Vol.3-10-10 </span>
<span id="t1k_5046" class="t s2_5046">setting up TSS descriptor</span><span id="t1l_5046" class="t s3_5046">, Vol.3-10-10 </span>
<span id="t1m_5046" class="t s2_5046">Multi-threading capability</span><span id="t1n_5046" class="t s3_5046">, Vol.1-2-18 </span>
<span id="t1o_5046" class="t s2_5046">Multi-threading support </span>
<span id="t1p_5046" class="t s2_5046">executing multiple threads</span><span id="t1q_5046" class="t s3_5046">, Vol.3-9-27 </span>
<span id="t1r_5046" class="t s2_5046">handling interrupts</span><span id="t1s_5046" class="t s3_5046">, Vol.3-9-27 </span>
<span id="t1t_5046" class="t s2_5046">logical processors per package</span><span id="t1u_5046" class="t s3_5046">, Vol.3-9-25 </span>
<span id="t1v_5046" class="t s2_5046">mapping resources</span><span id="t1w_5046" class="t s3_5046">, Vol.3-9-34 </span>
<span id="t1x_5046" class="t s2_5046">microcode updates</span><span id="t1y_5046" class="t s3_5046">, Vol.3-9-33 </span>
<span id="t1z_5046" class="t s2_5046">performance monitoring counters</span><span id="t20_5046" class="t s3_5046">, Vol.3-9-33 </span>
<span id="t21_5046" class="t s2_5046">programming considerations</span><span id="t22_5046" class="t s3_5046">, Vol.3-9-34 </span>
<span id="t23_5046" class="t s2_5046">See also: Hyper-Threading Technology and dual-core technology </span>
<span id="t24_5046" class="t s2_5046">MULX - Unsigned Multiply Without Affecting Flags</span><span id="t25_5046" class="t s3_5046">, Vol.2-4-158 </span>
<span id="t26_5046" class="t s2_5046">MVMM</span><span id="t27_5046" class="t s3_5046">, Vol.1-6-1, Vol.1-6-5, Vol.1-6-37 </span>
<span id="t28_5046" class="t s2_5046">MWAIT instruction</span><span id="t29_5046" class="t s3_5046">, Vol.1-5-24, Vol.1-12-5, Vol.2-4-160, Vol.3-26-3 </span>
<span id="t2a_5046" class="t s2_5046">CPUID flag</span><span id="t2b_5046" class="t s3_5046">, Vol.2-3-242 </span>
<span id="t2c_5046" class="t s2_5046">feature data</span><span id="t2d_5046" class="t s3_5046">, Vol.2-3-250 </span>
<span id="t2e_5046" class="t s2_5046">power management extensions</span><span id="t2f_5046" class="t s3_5046">, Vol.3-15-35 </span>
<span id="t2g_5046" class="t s2_5046">MXCSR register</span><span id="t2h_5046" class="t s3_5046">, Vol.1-11-16, Vol.3-6-53, Vol.3-10-8, Vol.1-14-6 </span>
<span id="t2i_5046" class="t s2_5046">denormals-are-zero (DAZ) flag</span><span id="t2j_5046" class="t s3_5046">, Vol.1-10-5, Vol.1-11-2, Vol.1-11-3 </span>
<span id="t2k_5046" class="t s2_5046">description</span><span id="t2l_5046" class="t s3_5046">, Vol.1-10-3 </span>
<span id="t2m_5046" class="t s2_5046">flush-to-zero flag (FTZ)</span><span id="t2n_5046" class="t s3_5046">, Vol.1-10-4 </span>
<span id="t2o_5046" class="t s2_5046">FXSAVE and FXRSTOR instructions</span><span id="t2p_5046" class="t s3_5046">, Vol.1-11-23 </span>
<span id="t2q_5046" class="t s2_5046">LDMXCSR instruction</span><span id="t2r_5046" class="t s3_5046">, Vol.1-11-24 </span>
<span id="t2s_5046" class="t s2_5046">load and store instructions</span><span id="t2t_5046" class="t s3_5046">, Vol.1-10-12 </span>
<span id="t2u_5046" class="t s2_5046">RC field</span><span id="t2v_5046" class="t s3_5046">, Vol.1-4-18 </span>
<span id="t2w_5046" class="t s2_5046">saving on a procedure or function call</span><span id="t2x_5046" class="t s3_5046">, Vol.1-11-23 </span>
<span id="t2y_5046" class="t s2_5046">SIMD floating-point mask and flag bits</span><span id="t2z_5046" class="t s3_5046">, Vol.1-10-4 </span>
<span id="t30_5046" class="t s2_5046">SIMD floating-point rounding control field</span><span id="t31_5046" class="t s3_5046">, Vol.1-10-4 </span>
<span id="t32_5046" class="t s2_5046">state management instructions</span><span id="t33_5046" class="t s3_5046">, Vol.1-5-19, Vol.1-10-12 </span>
<span id="t34_5046" class="t s2_5046">STMXCSR instruction</span><span id="t35_5046" class="t s3_5046">, Vol.1-11-24 </span>
<span id="t36_5046" class="t s2_5046">writing to while preventing general-protection exceptions (#GP)</span><span id="t37_5046" class="t s3_5046">, </span>
<span id="t38_5046" class="t s3_5046">Vol.1-11-21 </span>
<span id="t39_5046" class="t s4_5046">N </span>
<span id="t3a_5046" class="t s2_5046">NaNs </span>
<span id="t3b_5046" class="t s2_5046">description of</span><span id="t3c_5046" class="t s3_5046">, Vol.1-4-13, Vol.1-4-15 </span>
<span id="t3d_5046" class="t s2_5046">encoding of</span><span id="t3e_5046" class="t s3_5046">, Vol.1-4-5, Vol.1-4-14 </span>
<span id="t3f_5046" class="t s2_5046">SNaNs vs. QNaNs</span><span id="t3g_5046" class="t s3_5046">, Vol.1-4-15 </span>
<span id="t3h_5046" class="t s2_5046">NaN, compatibility, IA-32 processors</span><span id="t3i_5046" class="t s3_5046">, Vol.1-23-9 </span>
<span id="t3j_5046" class="t s2_5046">NaN. testing for</span><span id="t3k_5046" class="t s3_5046">, Vol.2-3-450 </span>
<span id="t3l_5046" class="t s2_5046">NE (numeric error) flag </span>
<span id="t3m_5046" class="t s2_5046">CR0 control register</span><span id="t3n_5046" class="t s3_5046">, Vol.3-2-15, Vol.3-6-48, Vol.3-10-6, Vol.3-10-7, </span>
<span id="t3o_5046" class="t s3_5046">Vol.1-23-8, Vol.1-23-18 </span>
<span id="t3p_5046" class="t s2_5046">Near </span>
<span id="t3q_5046" class="t s2_5046">return, RET instruction</span><span id="t3r_5046" class="t s3_5046">, Vol.2-4-558 </span>
<span id="t3s_5046" class="t s2_5046">Near call </span>
<span id="t3t_5046" class="t s2_5046">description of</span><span id="t3u_5046" class="t s3_5046">, Vol.1-6-4 </span>
<span id="t3v_5046" class="t s2_5046">operation</span><span id="t3w_5046" class="t s3_5046">, Vol.1-6-4 </span>
<span id="t3x_5046" class="t s2_5046">Near pointer </span>
<span id="t3y_5046" class="t s2_5046">64-bit mode</span><span id="t3z_5046" class="t s3_5046">, Vol.1-4-7 </span>
<span id="t40_5046" class="t s2_5046">legacy modes</span><span id="t41_5046" class="t s3_5046">, Vol.1-4-6 </span>
<span id="t42_5046" class="t s2_5046">Near return operation</span><span id="t43_5046" class="t s3_5046">, Vol.1-6-4 </span>
<span id="t44_5046" class="t s2_5046">NEG instruction</span><span id="t45_5046" class="t s3_5046">, Vol.1-7-8, Vol.2-3-609, Vol.2-4-163, Vol.3-9-4 </span>
<span id="t46_5046" class="t s2_5046">NetBurst microarchitecture (see Intel NetBurst microarchitecture) </span>
<span id="t47_5046" class="t s2_5046">NMI interrupt</span><span id="t48_5046" class="t s3_5046">, Vol.3-2-26, Vol.3-11-3 </span>
<span id="t49_5046" class="t s2_5046">description of</span><span id="t4a_5046" class="t s3_5046">, Vol.3-6-2 </span>
<span id="t4b_5046" class="t s2_5046">handling during initialization</span><span id="t4c_5046" class="t s3_5046">, Vol.3-10-9 </span>
<span id="t4d_5046" class="t s2_5046">handling in SMM</span><span id="t4e_5046" class="t s3_5046">, Vol.4-32-11 </span>
<span id="t4f_5046" class="t s2_5046">handling multiple NMIs</span><span id="t4g_5046" class="t s3_5046">, Vol.3-6-6 </span>
<span id="t4h_5046" class="t s2_5046">masking</span><span id="t4i_5046" class="t s3_5046">, Vol.1-23-27 </span>
<span id="t4j_5046" class="t s2_5046">receiving when processor is shutdown</span><span id="t4k_5046" class="t s3_5046">, Vol.3-6-34 </span>
<span id="t4l_5046" class="t s2_5046">reference information</span><span id="t4m_5046" class="t s3_5046">, Vol.3-6-27 </span>
<span id="t4n_5046" class="t s2_5046">vector</span><span id="t4o_5046" class="t s3_5046">, Vol.3-6-2 </span>
<span id="t4p_5046" class="t s2_5046">NMI# pin</span><span id="t4q_5046" class="t s3_5046">, Vol.3-6-2, Vol.3-6-27 </span>
<span id="t4r_5046" class="t s2_5046">No operation</span><span id="t4s_5046" class="t s3_5046">, Vol.2-4-163, Vol.2-4-165, Vol.1-B-12 </span>
<span id="t4t_5046" class="t s2_5046">Nomenclature, used in instruction reference pages</span><span id="t4u_5046" class="t s3_5046">, Vol.2-3-1 </span>
<span id="t4v_5046" class="t s2_5046">Nominal CPI method</span><span id="t4w_5046" class="t s3_5046">, Vol.3-20-139 </span>
<span id="t4x_5046" class="t s2_5046">Non-arithmetic instructions, x87 FPU</span><span id="t4y_5046" class="t s3_5046">, Vol.1-8-25 </span>
<span id="t4z_5046" class="t s2_5046">Nonconforming code segments </span>
<span id="t50_5046" class="t s2_5046">accessing</span><span id="t51_5046" class="t s3_5046">, Vol.3-5-11 </span>
<span id="t52_5046" class="t s2_5046">C (conforming) flag</span><span id="t53_5046" class="t s3_5046">, Vol.3-5-11 </span>
<span id="t54_5046" class="t s2_5046">description of</span><span id="t55_5046" class="t s3_5046">, Vol.3-3-13 </span>
<span id="t56_5046" class="t s2_5046">Non-halted clockticks</span><span id="t57_5046" class="t s3_5046">, Vol.3-20-139 </span>
<span id="t58_5046" class="t s2_5046">setting up counters</span><span id="t59_5046" class="t s3_5046">, Vol.3-20-139 </span>
<span id="t5a_5046" class="t s2_5046">Non-Halted CPI method</span><span id="t5b_5046" class="t s3_5046">, Vol.3-20-139 </span>
<span id="t5c_5046" class="t s2_5046">Nonmaskable interrupt (see NMI) </span>
<span id="t5d_5046" class="t s2_5046">Non-number encodings, floating-point format</span><span id="t5e_5046" class="t s3_5046">, Vol.1-4-13 </span>
<span id="t5f_5046" class="t s2_5046">Non-precise event-based sampling </span>
<span id="t5g_5046" class="t s2_5046">defined</span><span id="t5h_5046" class="t s3_5046">, Vol.3-20-107 </span>
<span id="t5i_5046" class="t s2_5046">used for at-retirement counting</span><span id="t5j_5046" class="t s3_5046">, Vol.3-20-117 </span>
<span id="t5k_5046" class="t s2_5046">writing an interrupt service routine for</span><span id="t5l_5046" class="t s3_5046">, Vol.3-18-26 </span>
<span id="t5m_5046" class="t s2_5046">Non-retirement events</span><span id="t5n_5046" class="t s3_5046">, Vol.3-20-106 </span>
<span id="t5o_5046" class="t s2_5046">Non-sleep clockticks</span><span id="t5p_5046" class="t s3_5046">, Vol.3-20-139 </span>
<span id="t5q_5046" class="t s2_5046">Non-temporal data </span>
<span id="t5r_5046" class="t s2_5046">caching of</span><span id="t5s_5046" class="t s3_5046">, Vol.1-10-12 </span>
<span id="t5t_5046" class="t s2_5046">description</span><span id="t5u_5046" class="t s3_5046">, Vol.1-10-12 </span>
<span id="t5v_5046" class="t s2_5046">temporal vs. non-temporal data</span><span id="t5w_5046" class="t s3_5046">, Vol.1-10-12 </span>
<span id="t5x_5046" class="t s2_5046">Non-waiting instructions, x87 FPU</span><span id="t5y_5046" class="t s3_5046">, Vol.1-8-24, Vol.1-8-32 </span>
<span id="t5z_5046" class="t s2_5046">NOP instruction</span><span id="t60_5046" class="t s3_5046">, Vol.1-7-23, Vol.2-4-165 </span>
<span id="t61_5046" class="t s2_5046">Normalized finite number</span><span id="t62_5046" class="t s3_5046">, Vol.1-4-5, Vol.1-4-13, Vol.1-4-14 </span>
<span id="t63_5046" class="t s2_5046">NOT instruction</span><span id="t64_5046" class="t s3_5046">, Vol.1-7-10, Vol.2-3-609, Vol.2-4-166, Vol.3-9-4 </span>
<span id="t65_5046" class="t s2_5046">Notation </span>
<span id="t66_5046" class="t s2_5046">bit and byte order</span><span id="t67_5046" class="t s3_5046">, Vol.1-1-6, Vol.2-1-5, Vol.3-1-7, Vol.4-1-5 </span>
<span id="t68_5046" class="t s2_5046">conventions</span><span id="t69_5046" class="t s3_5046">, Vol.3-1-7, Vol.4-1-5 </span>
<span id="t6a_5046" class="t s2_5046">exceptions</span><span id="t6b_5046" class="t s3_5046">, Vol.1-1-8, Vol.2-1-7, Vol.3-1-9, Vol.4-1-7 </span>
<span id="t6c_5046" class="t s2_5046">hexadecimal and binary numbers</span><span id="t6d_5046" class="t s3_5046">, Vol.1-1-7, Vol.2-1-6, Vol.3-1-8, </span>
<span id="t6e_5046" class="t s3_5046">Vol.4-1-6 </span>
<span id="t6f_5046" class="t s2_5046">instruction operands</span><span id="t6g_5046" class="t s3_5046">, Vol.1-1-7, Vol.2-1-6 </span>
<span id="t6h_5046" class="t s2_5046">Instructions </span>
<span id="t6i_5046" class="t s2_5046">operands</span><span id="t6j_5046" class="t s3_5046">, Vol.3-1-8, Vol.4-1-6 </span>
<span id="t6k_5046" class="t s2_5046">notational conventions</span><span id="t6l_5046" class="t s3_5046">, Vol.1-1-6 </span>
<span id="t6m_5046" class="t s2_5046">reserved bits</span><span id="t6n_5046" class="t s3_5046">, Vol.1-1-6, Vol.2-1-6, Vol.3-1-7, Vol.4-1-5 </span>
<span id="t6o_5046" class="t s2_5046">segmented addressing</span><span id="t6p_5046" class="t s3_5046">, Vol.1-1-7, Vol.2-1-7, Vol.3-1-8, Vol.4-1-6 </span>
<span id="t6q_5046" class="t s2_5046">Notational conventions</span><span id="t6r_5046" class="t s3_5046">, Vol.2-1-5 </span>
<span id="t6s_5046" class="t s2_5046">NT (nested task) flag </span>
<span id="t6t_5046" class="t s2_5046">EFLAGS register</span><span id="t6u_5046" class="t s3_5046">, Vol.3-2-10, Vol.3-8-10, Vol.3-8-11, Vol.3-8-15 </span>
<span id="t6v_5046" class="t s2_5046">NT (nested task) flag, EFLAGS register</span><span id="t6w_5046" class="t s3_5046">, Vol.1-3-17, Vol.1-A-1, </span>
<span id="t6x_5046" class="t s3_5046">Vol.2-3-538 </span>
<span id="t6y_5046" class="t s2_5046">Null segment selector, checking for</span><span id="t6z_5046" class="t s3_5046">, Vol.3-5-6 </span>
<span id="t70_5046" class="t s2_5046">Numeric overflow exception (#O)</span><span id="t71_5046" class="t s3_5046">, Vol.1-23-10 </span>
<span id="t72_5046" class="t s2_5046">overview</span><span id="t73_5046" class="t s3_5046">, Vol.1-4-21 </span>
<span id="t74_5046" class="t s2_5046">SSE and SSE2 extensions</span><span id="t75_5046" class="t s3_5046">, Vol.1-11-15 </span>
<span id="t76_5046" class="t s2_5046">x87 FPU</span><span id="t77_5046" class="t s3_5046">, Vol.1-8-4, Vol.1-8-28 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
