ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 23, 1
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB216:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 2


  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  28              		.loc 1 34 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  32              		.loc 1 40 3 view .LVU1
  34:Core/Src/tim.c **** 
  33              		.loc 1 34 1 is_stmt 0 view .LVU2
  34 0000 00B5     		push	{lr}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  37              		.loc 1 46 18 view .LVU3
  38 0002 1B48     		ldr	r0, .L19
  39 0004 1B4A     		ldr	r2, .L19+4
  40 0006 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 100;
  41              		.loc 1 47 24 view .LVU4
  42 0008 6422     		movs	r2, #100
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 40 26 view .LVU5
  44 000a 0023     		movs	r3, #0
  34:Core/Src/tim.c **** 
  45              		.loc 1 34 1 view .LVU6
  46 000c 87B0     		sub	sp, sp, #28
  47              		.cfi_def_cfa_offset 32
  48              		.loc 1 47 24 view .LVU7
  49 000e 4260     		str	r2, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  50              		.loc 1 49 21 view .LVU8
  51 0010 4FF6FF72 		movw	r2, #65535
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  52              		.loc 1 40 26 view .LVU9
  53 0014 CDE90233 		strd	r3, r3, [sp, #8]
  54 0018 CDE90433 		strd	r3, r3, [sp, #16]
  41:Core/Src/tim.c **** 
  55              		.loc 1 41 3 is_stmt 1 view .LVU10
  41:Core/Src/tim.c **** 
  56              		.loc 1 41 27 is_stmt 0 view .LVU11
  57 001c CDE90033 		strd	r3, r3, [sp]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 100;
  58              		.loc 1 46 3 is_stmt 1 view .LVU12
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 3


  59              		.loc 1 47 3 view .LVU13
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  60              		.loc 1 48 3 view .LVU14
  61              		.loc 1 49 21 is_stmt 0 view .LVU15
  62 0020 C0E90232 		strd	r3, r2, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 50 3 is_stmt 1 view .LVU16
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  64              		.loc 1 51 32 is_stmt 0 view .LVU17
  65 0024 C0E90433 		strd	r3, r3, [r0, #16]
  66 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  67              		.loc 1 53 3 is_stmt 1 view .LVU18
  68              		.loc 1 53 7 is_stmt 0 view .LVU19
  69 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  70              	.LVL0:
  71              		.loc 1 53 6 discriminator 1 view .LVU20
  72 002e 98B9     		cbnz	r0, .L16
  73              	.L2:
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  74              		.loc 1 57 3 is_stmt 1 view .LVU21
  75              		.loc 1 57 34 is_stmt 0 view .LVU22
  76 0030 4FF48053 		mov	r3, #4096
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  77              		.loc 1 58 7 view .LVU23
  78 0034 0E48     		ldr	r0, .L19
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  79              		.loc 1 57 34 view .LVU24
  80 0036 0293     		str	r3, [sp, #8]
  81              		.loc 1 58 3 is_stmt 1 view .LVU25
  82              		.loc 1 58 7 is_stmt 0 view .LVU26
  83 0038 02A9     		add	r1, sp, #8
  84 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  85              	.LVL1:
  86              		.loc 1 58 6 discriminator 1 view .LVU27
  87 003e 98B9     		cbnz	r0, .L17
  88              	.L3:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  89              		.loc 1 62 3 is_stmt 1 view .LVU28
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  90              		.loc 1 63 3 view .LVU29
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  91              		.loc 1 62 37 is_stmt 0 view .LVU30
  92 0040 0022     		movs	r2, #0
  93 0042 0023     		movs	r3, #0
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  94              		.loc 1 64 7 view .LVU31
  95 0044 0A48     		ldr	r0, .L19
  96 0046 6946     		mov	r1, sp
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 4


  97              		.loc 1 62 37 view .LVU32
  98 0048 CDE90023 		strd	r2, [sp]
  99              		.loc 1 64 3 is_stmt 1 view .LVU33
 100              		.loc 1 64 7 is_stmt 0 view .LVU34
 101 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 102              	.LVL2:
 103              		.loc 1 64 6 discriminator 1 view .LVU35
 104 0050 28B9     		cbnz	r0, .L18
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 105              		.loc 1 72 1 view .LVU36
 106 0052 07B0     		add	sp, sp, #28
 107              		.cfi_remember_state
 108              		.cfi_def_cfa_offset 4
 109              		@ sp needed
 110 0054 5DF804FB 		ldr	pc, [sp], #4
 111              	.L16:
 112              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 113              		.loc 1 55 5 is_stmt 1 view .LVU37
 114 0058 FFF7FEFF 		bl	Error_Handler
 115              	.LVL3:
 116 005c E8E7     		b	.L2
 117              	.L18:
  66:Core/Src/tim.c ****   }
 118              		.loc 1 66 5 view .LVU38
 119 005e FFF7FEFF 		bl	Error_Handler
 120              	.LVL4:
 121              		.loc 1 72 1 is_stmt 0 view .LVU39
 122 0062 07B0     		add	sp, sp, #28
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0064 5DF804FB 		ldr	pc, [sp], #4
 127              	.L17:
 128              		.cfi_restore_state
  60:Core/Src/tim.c ****   }
 129              		.loc 1 60 5 is_stmt 1 view .LVU40
 130 0068 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132 006c E8E7     		b	.L3
 133              	.L20:
 134 006e 00BF     		.align	2
 135              	.L19:
 136 0070 00000000 		.word	htim1
 137 0074 00000140 		.word	1073807360
 138              		.cfi_endproc
 139              	.LFE216:
 141              		.section	.text.MX_TIM2_Init,"ax",%progbits
 142              		.align	1
 143              		.p2align 2,,3
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 5


 144              		.global	MX_TIM2_Init
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	MX_TIM2_Init:
 150              	.LFB217:
  73:Core/Src/tim.c **** /* TIM2 init function */
  74:Core/Src/tim.c **** void MX_TIM2_Init(void)
  75:Core/Src/tim.c **** {
 151              		.loc 1 75 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 48
 154              		@ frame_needed = 0, uses_anonymous_args = 0
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 155              		.loc 1 81 3 view .LVU42
  75:Core/Src/tim.c **** 
 156              		.loc 1 75 1 is_stmt 0 view .LVU43
 157 0000 00B5     		push	{lr}
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
  82:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  87:Core/Src/tim.c ****   htim2.Instance = TIM2;
 160              		.loc 1 87 18 view .LVU44
 161 0002 1948     		ldr	r0, .L33
  75:Core/Src/tim.c **** 
 162              		.loc 1 75 1 view .LVU45
 163 0004 8DB0     		sub	sp, sp, #52
 164              		.cfi_def_cfa_offset 56
  88:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  89:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  90:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 165              		.loc 1 90 21 view .LVU46
 166 0006 4FF6FF71 		movw	r1, #65535
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167              		.loc 1 81 27 view .LVU47
 168 000a 0023     		movs	r3, #0
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 169              		.loc 1 87 18 view .LVU48
 170 000c 4FF08042 		mov	r2, #1073741824
 171              		.loc 1 90 21 view .LVU49
 172 0010 C160     		str	r1, [r0, #12]
  91:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  92:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  93:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 173              		.loc 1 93 23 view .LVU50
 174 0012 0321     		movs	r1, #3
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 175              		.loc 1 81 27 view .LVU51
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 6


 176 0014 CDE90633 		strd	r3, r3, [sp, #24]
  82:Core/Src/tim.c **** 
 177              		.loc 1 82 27 view .LVU52
 178 0018 CDE90033 		strd	r3, r3, [sp]
  89:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 179              		.loc 1 89 26 view .LVU53
 180 001c C0E90133 		strd	r3, r3, [r0, #4]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 181              		.loc 1 81 27 view .LVU54
 182 0020 0493     		str	r3, [sp, #16]
 183 0022 0893     		str	r3, [sp, #32]
 184 0024 0A93     		str	r3, [sp, #40]
  82:Core/Src/tim.c **** 
 185              		.loc 1 82 3 is_stmt 1 view .LVU55
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 186              		.loc 1 87 3 view .LVU56
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 187              		.loc 1 87 18 is_stmt 0 view .LVU57
 188 0026 0260     		str	r2, [r0]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 189              		.loc 1 88 3 is_stmt 1 view .LVU58
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190              		.loc 1 90 3 view .LVU59
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 191              		.loc 1 91 3 view .LVU60
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 192              		.loc 1 91 28 is_stmt 0 view .LVU61
 193 0028 0361     		str	r3, [r0, #16]
  92:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 194              		.loc 1 92 3 is_stmt 1 view .LVU62
  94:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  95:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 195              		.loc 1 95 24 is_stmt 0 view .LVU63
 196 002a 0122     		movs	r2, #1
  92:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 197              		.loc 1 92 32 view .LVU64
 198 002c 8361     		str	r3, [r0, #24]
  93:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 199              		.loc 1 93 3 is_stmt 1 view .LVU65
  93:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 200              		.loc 1 93 23 is_stmt 0 view .LVU66
 201 002e 0391     		str	r1, [sp, #12]
  94:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 202              		.loc 1 94 3 is_stmt 1 view .LVU67
 203              		.loc 1 95 3 view .LVU68
  96:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  97:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  98:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  99:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 100:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 101:Core/Src/tim.c ****   sConfig.IC2Filter = 15;
 204              		.loc 1 101 21 is_stmt 0 view .LVU69
 205 0030 0F23     		movs	r3, #15
 102:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 206              		.loc 1 102 7 view .LVU70
 207 0032 03A9     		add	r1, sp, #12
  95:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 7


 208              		.loc 1 95 24 view .LVU71
 209 0034 0592     		str	r2, [sp, #20]
  96:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 210              		.loc 1 96 3 is_stmt 1 view .LVU72
  97:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 211              		.loc 1 97 3 view .LVU73
  98:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 212              		.loc 1 98 3 view .LVU74
  99:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 213              		.loc 1 99 3 view .LVU75
  99:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 214              		.loc 1 99 24 is_stmt 0 view .LVU76
 215 0036 0992     		str	r2, [sp, #36]
 100:Core/Src/tim.c ****   sConfig.IC2Filter = 15;
 216              		.loc 1 100 3 is_stmt 1 view .LVU77
 101:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 217              		.loc 1 101 3 view .LVU78
 101:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 218              		.loc 1 101 21 is_stmt 0 view .LVU79
 219 0038 0B93     		str	r3, [sp, #44]
 220              		.loc 1 102 3 is_stmt 1 view .LVU80
 221              		.loc 1 102 7 is_stmt 0 view .LVU81
 222 003a FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 223              	.LVL6:
 224              		.loc 1 102 6 discriminator 1 view .LVU82
 225 003e 58B9     		cbnz	r0, .L31
 226              	.L22:
 103:Core/Src/tim.c ****   {
 104:Core/Src/tim.c ****     Error_Handler();
 105:Core/Src/tim.c ****   }
 106:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 227              		.loc 1 106 3 is_stmt 1 view .LVU83
 107:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 228              		.loc 1 107 3 view .LVU84
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 229              		.loc 1 106 37 is_stmt 0 view .LVU85
 230 0040 0022     		movs	r2, #0
 231 0042 0023     		movs	r3, #0
 108:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 232              		.loc 1 108 7 view .LVU86
 233 0044 0848     		ldr	r0, .L33
 234 0046 6946     		mov	r1, sp
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 235              		.loc 1 106 37 view .LVU87
 236 0048 CDE90023 		strd	r2, [sp]
 237              		.loc 1 108 3 is_stmt 1 view .LVU88
 238              		.loc 1 108 7 is_stmt 0 view .LVU89
 239 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 240              	.LVL7:
 241              		.loc 1 108 6 discriminator 1 view .LVU90
 242 0050 28B9     		cbnz	r0, .L32
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 8


 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c **** }
 243              		.loc 1 116 1 view .LVU91
 244 0052 0DB0     		add	sp, sp, #52
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 4
 247              		@ sp needed
 248 0054 5DF804FB 		ldr	pc, [sp], #4
 249              	.L31:
 250              		.cfi_restore_state
 104:Core/Src/tim.c ****   }
 251              		.loc 1 104 5 is_stmt 1 view .LVU92
 252 0058 FFF7FEFF 		bl	Error_Handler
 253              	.LVL8:
 254 005c F0E7     		b	.L22
 255              	.L32:
 110:Core/Src/tim.c ****   }
 256              		.loc 1 110 5 view .LVU93
 257 005e FFF7FEFF 		bl	Error_Handler
 258              	.LVL9:
 259              		.loc 1 116 1 is_stmt 0 view .LVU94
 260 0062 0DB0     		add	sp, sp, #52
 261              		.cfi_def_cfa_offset 4
 262              		@ sp needed
 263 0064 5DF804FB 		ldr	pc, [sp], #4
 264              	.L34:
 265              		.align	2
 266              	.L33:
 267 0068 00000000 		.word	htim2
 268              		.cfi_endproc
 269              	.LFE217:
 271              		.section	.text.MX_TIM3_Init,"ax",%progbits
 272              		.align	1
 273              		.p2align 2,,3
 274              		.global	MX_TIM3_Init
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	MX_TIM3_Init:
 280              	.LFB218:
 117:Core/Src/tim.c **** /* TIM3 init function */
 118:Core/Src/tim.c **** void MX_TIM3_Init(void)
 119:Core/Src/tim.c **** {
 281              		.loc 1 119 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 24
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 285              		.loc 1 125 3 view .LVU96
 119:Core/Src/tim.c **** 
 286              		.loc 1 119 1 is_stmt 0 view .LVU97
 287 0000 00B5     		push	{lr}
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 9


 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 126:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 131:Core/Src/tim.c ****   htim3.Instance = TIM3;
 290              		.loc 1 131 18 view .LVU98
 291 0002 1A48     		ldr	r0, .L52
 292 0004 1A4A     		ldr	r2, .L52+4
 293 0006 0260     		str	r2, [r0]
 132:Core/Src/tim.c ****   htim3.Init.Prescaler = 999;
 294              		.loc 1 132 24 view .LVU99
 295 0008 40F2E732 		movw	r2, #999
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 296              		.loc 1 125 26 view .LVU100
 297 000c 0023     		movs	r3, #0
 119:Core/Src/tim.c **** 
 298              		.loc 1 119 1 view .LVU101
 299 000e 87B0     		sub	sp, sp, #28
 300              		.cfi_def_cfa_offset 32
 301              		.loc 1 132 24 view .LVU102
 302 0010 4260     		str	r2, [r0, #4]
 133:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 134:Core/Src/tim.c ****   htim3.Init.Period = 1;
 303              		.loc 1 134 21 view .LVU103
 304 0012 0122     		movs	r2, #1
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 305              		.loc 1 125 26 view .LVU104
 306 0014 CDE90233 		strd	r3, r3, [sp, #8]
 307 0018 CDE90433 		strd	r3, r3, [sp, #16]
 126:Core/Src/tim.c **** 
 308              		.loc 1 126 3 is_stmt 1 view .LVU105
 126:Core/Src/tim.c **** 
 309              		.loc 1 126 27 is_stmt 0 view .LVU106
 310 001c CDE90033 		strd	r3, r3, [sp]
 131:Core/Src/tim.c ****   htim3.Init.Prescaler = 999;
 311              		.loc 1 131 3 is_stmt 1 view .LVU107
 132:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 312              		.loc 1 132 3 view .LVU108
 133:Core/Src/tim.c ****   htim3.Init.Period = 1;
 313              		.loc 1 133 3 view .LVU109
 314              		.loc 1 134 21 is_stmt 0 view .LVU110
 315 0020 C0E90232 		strd	r3, r2, [r0, #8]
 135:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 316              		.loc 1 135 3 is_stmt 1 view .LVU111
 317              		.loc 1 135 28 is_stmt 0 view .LVU112
 318 0024 0361     		str	r3, [r0, #16]
 136:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 319              		.loc 1 136 3 is_stmt 1 view .LVU113
 320              		.loc 1 136 32 is_stmt 0 view .LVU114
 321 0026 8361     		str	r3, [r0, #24]
 137:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 322              		.loc 1 137 3 is_stmt 1 view .LVU115
 323              		.loc 1 137 7 is_stmt 0 view .LVU116
 324 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 10


 325              	.LVL10:
 326              		.loc 1 137 6 discriminator 1 view .LVU117
 327 002c 98B9     		cbnz	r0, .L49
 328              	.L36:
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 329              		.loc 1 141 3 is_stmt 1 view .LVU118
 330              		.loc 1 141 34 is_stmt 0 view .LVU119
 331 002e 4FF48053 		mov	r3, #4096
 142:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 332              		.loc 1 142 7 view .LVU120
 333 0032 0E48     		ldr	r0, .L52
 141:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 334              		.loc 1 141 34 view .LVU121
 335 0034 0293     		str	r3, [sp, #8]
 336              		.loc 1 142 3 is_stmt 1 view .LVU122
 337              		.loc 1 142 7 is_stmt 0 view .LVU123
 338 0036 02A9     		add	r1, sp, #8
 339 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 340              	.LVL11:
 341              		.loc 1 142 6 discriminator 1 view .LVU124
 342 003c 98B9     		cbnz	r0, .L50
 343              	.L37:
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****     Error_Handler();
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 344              		.loc 1 146 3 is_stmt 1 view .LVU125
 147:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 345              		.loc 1 147 3 view .LVU126
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 346              		.loc 1 146 37 is_stmt 0 view .LVU127
 347 003e 2022     		movs	r2, #32
 348 0040 0023     		movs	r3, #0
 148:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 349              		.loc 1 148 7 view .LVU128
 350 0042 0A48     		ldr	r0, .L52
 351 0044 6946     		mov	r1, sp
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 352              		.loc 1 146 37 view .LVU129
 353 0046 CDE90023 		strd	r2, [sp]
 354              		.loc 1 148 3 is_stmt 1 view .LVU130
 355              		.loc 1 148 7 is_stmt 0 view .LVU131
 356 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 357              	.LVL12:
 358              		.loc 1 148 6 discriminator 1 view .LVU132
 359 004e 28B9     		cbnz	r0, .L51
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c **** }
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 11


 360              		.loc 1 156 1 view .LVU133
 361 0050 07B0     		add	sp, sp, #28
 362              		.cfi_remember_state
 363              		.cfi_def_cfa_offset 4
 364              		@ sp needed
 365 0052 5DF804FB 		ldr	pc, [sp], #4
 366              	.L49:
 367              		.cfi_restore_state
 139:Core/Src/tim.c ****   }
 368              		.loc 1 139 5 is_stmt 1 view .LVU134
 369 0056 FFF7FEFF 		bl	Error_Handler
 370              	.LVL13:
 371 005a E8E7     		b	.L36
 372              	.L51:
 150:Core/Src/tim.c ****   }
 373              		.loc 1 150 5 view .LVU135
 374 005c FFF7FEFF 		bl	Error_Handler
 375              	.LVL14:
 376              		.loc 1 156 1 is_stmt 0 view .LVU136
 377 0060 07B0     		add	sp, sp, #28
 378              		.cfi_remember_state
 379              		.cfi_def_cfa_offset 4
 380              		@ sp needed
 381 0062 5DF804FB 		ldr	pc, [sp], #4
 382              	.L50:
 383              		.cfi_restore_state
 144:Core/Src/tim.c ****   }
 384              		.loc 1 144 5 is_stmt 1 view .LVU137
 385 0066 FFF7FEFF 		bl	Error_Handler
 386              	.LVL15:
 387 006a E8E7     		b	.L37
 388              	.L53:
 389              		.align	2
 390              	.L52:
 391 006c 00000000 		.word	htim3
 392 0070 00040040 		.word	1073742848
 393              		.cfi_endproc
 394              	.LFE218:
 396              		.section	.text.MX_TIM4_Init,"ax",%progbits
 397              		.align	1
 398              		.p2align 2,,3
 399              		.global	MX_TIM4_Init
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	MX_TIM4_Init:
 405              	.LFB219:
 157:Core/Src/tim.c **** /* TIM4 init function */
 158:Core/Src/tim.c **** void MX_TIM4_Init(void)
 159:Core/Src/tim.c **** {
 406              		.loc 1 159 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 24
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 162:Core/Src/tim.c **** 
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 12


 163:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 410              		.loc 1 165 3 view .LVU139
 159:Core/Src/tim.c **** 
 411              		.loc 1 159 1 is_stmt 0 view .LVU140
 412 0000 00B5     		push	{lr}
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 14, -4
 166:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 171:Core/Src/tim.c ****   htim4.Instance = TIM4;
 415              		.loc 1 171 18 view .LVU141
 416 0002 1B48     		ldr	r0, .L71
 417 0004 1B4A     		ldr	r2, .L71+4
 418 0006 0260     		str	r2, [r0]
 172:Core/Src/tim.c ****   htim4.Init.Prescaler = 999;
 419              		.loc 1 172 24 view .LVU142
 420 0008 40F2E732 		movw	r2, #999
 165:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 421              		.loc 1 165 26 view .LVU143
 422 000c 0023     		movs	r3, #0
 423              		.loc 1 172 24 view .LVU144
 424 000e 4260     		str	r2, [r0, #4]
 173:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 174:Core/Src/tim.c ****   htim4.Init.Period = 99;
 425              		.loc 1 174 21 view .LVU145
 426 0010 6322     		movs	r2, #99
 159:Core/Src/tim.c **** 
 427              		.loc 1 159 1 view .LVU146
 428 0012 87B0     		sub	sp, sp, #28
 429              		.cfi_def_cfa_offset 32
 430              		.loc 1 174 21 view .LVU147
 431 0014 C0E90232 		strd	r3, r2, [r0, #8]
 175:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 176:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 432              		.loc 1 176 32 view .LVU148
 433 0018 8022     		movs	r2, #128
 165:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 434              		.loc 1 165 26 view .LVU149
 435 001a CDE90233 		strd	r3, r3, [sp, #8]
 436 001e CDE90433 		strd	r3, r3, [sp, #16]
 166:Core/Src/tim.c **** 
 437              		.loc 1 166 3 is_stmt 1 view .LVU150
 166:Core/Src/tim.c **** 
 438              		.loc 1 166 27 is_stmt 0 view .LVU151
 439 0022 CDE90033 		strd	r3, r3, [sp]
 171:Core/Src/tim.c ****   htim4.Init.Prescaler = 999;
 440              		.loc 1 171 3 is_stmt 1 view .LVU152
 172:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 441              		.loc 1 172 3 view .LVU153
 173:Core/Src/tim.c ****   htim4.Init.Period = 99;
 442              		.loc 1 173 3 view .LVU154
 175:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 13


 443              		.loc 1 175 3 view .LVU155
 175:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 444              		.loc 1 175 28 is_stmt 0 view .LVU156
 445 0026 0361     		str	r3, [r0, #16]
 446              		.loc 1 176 3 is_stmt 1 view .LVU157
 447              		.loc 1 176 32 is_stmt 0 view .LVU158
 448 0028 8261     		str	r2, [r0, #24]
 177:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 449              		.loc 1 177 3 is_stmt 1 view .LVU159
 450              		.loc 1 177 7 is_stmt 0 view .LVU160
 451 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 452              	.LVL16:
 453              		.loc 1 177 6 discriminator 1 view .LVU161
 454 002e 98B9     		cbnz	r0, .L68
 455              	.L55:
 178:Core/Src/tim.c ****   {
 179:Core/Src/tim.c ****     Error_Handler();
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 456              		.loc 1 181 3 is_stmt 1 view .LVU162
 457              		.loc 1 181 34 is_stmt 0 view .LVU163
 458 0030 4FF48053 		mov	r3, #4096
 182:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 459              		.loc 1 182 7 view .LVU164
 460 0034 0E48     		ldr	r0, .L71
 181:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 461              		.loc 1 181 34 view .LVU165
 462 0036 0293     		str	r3, [sp, #8]
 463              		.loc 1 182 3 is_stmt 1 view .LVU166
 464              		.loc 1 182 7 is_stmt 0 view .LVU167
 465 0038 02A9     		add	r1, sp, #8
 466 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 467              	.LVL17:
 468              		.loc 1 182 6 discriminator 1 view .LVU168
 469 003e 98B9     		cbnz	r0, .L69
 470              	.L56:
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****     Error_Handler();
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 471              		.loc 1 186 3 is_stmt 1 view .LVU169
 187:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 472              		.loc 1 187 3 view .LVU170
 186:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 473              		.loc 1 186 37 is_stmt 0 view .LVU171
 474 0040 0022     		movs	r2, #0
 475 0042 0023     		movs	r3, #0
 188:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 476              		.loc 1 188 7 view .LVU172
 477 0044 0A48     		ldr	r0, .L71
 478 0046 6946     		mov	r1, sp
 186:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 479              		.loc 1 186 37 view .LVU173
 480 0048 CDE90023 		strd	r2, [sp]
 481              		.loc 1 188 3 is_stmt 1 view .LVU174
 482              		.loc 1 188 7 is_stmt 0 view .LVU175
 483 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 14


 484              	.LVL18:
 485              		.loc 1 188 6 discriminator 1 view .LVU176
 486 0050 28B9     		cbnz	r0, .L70
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c **** }
 487              		.loc 1 196 1 view .LVU177
 488 0052 07B0     		add	sp, sp, #28
 489              		.cfi_remember_state
 490              		.cfi_def_cfa_offset 4
 491              		@ sp needed
 492 0054 5DF804FB 		ldr	pc, [sp], #4
 493              	.L68:
 494              		.cfi_restore_state
 179:Core/Src/tim.c ****   }
 495              		.loc 1 179 5 is_stmt 1 view .LVU178
 496 0058 FFF7FEFF 		bl	Error_Handler
 497              	.LVL19:
 498 005c E8E7     		b	.L55
 499              	.L70:
 190:Core/Src/tim.c ****   }
 500              		.loc 1 190 5 view .LVU179
 501 005e FFF7FEFF 		bl	Error_Handler
 502              	.LVL20:
 503              		.loc 1 196 1 is_stmt 0 view .LVU180
 504 0062 07B0     		add	sp, sp, #28
 505              		.cfi_remember_state
 506              		.cfi_def_cfa_offset 4
 507              		@ sp needed
 508 0064 5DF804FB 		ldr	pc, [sp], #4
 509              	.L69:
 510              		.cfi_restore_state
 184:Core/Src/tim.c ****   }
 511              		.loc 1 184 5 is_stmt 1 view .LVU181
 512 0068 FFF7FEFF 		bl	Error_Handler
 513              	.LVL21:
 514 006c E8E7     		b	.L56
 515              	.L72:
 516 006e 00BF     		.align	2
 517              	.L71:
 518 0070 00000000 		.word	htim4
 519 0074 00080040 		.word	1073743872
 520              		.cfi_endproc
 521              	.LFE219:
 523              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 524              		.align	1
 525              		.p2align 2,,3
 526              		.global	HAL_TIM_Base_MspInit
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 531              	HAL_TIM_Base_MspInit:
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 15


 532              	.LVL22:
 533              	.LFB220:
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 199:Core/Src/tim.c **** {
 534              		.loc 1 199 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 16
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 538              		.loc 1 201 3 view .LVU183
 199:Core/Src/tim.c **** 
 539              		.loc 1 199 1 is_stmt 0 view .LVU184
 540 0000 00B5     		push	{lr}
 541              		.cfi_def_cfa_offset 4
 542              		.cfi_offset 14, -4
 543              		.loc 1 201 5 view .LVU185
 544 0002 214A     		ldr	r2, .L81
 545              		.loc 1 201 20 view .LVU186
 546 0004 0368     		ldr	r3, [r0]
 547              		.loc 1 201 5 view .LVU187
 548 0006 9342     		cmp	r3, r2
 199:Core/Src/tim.c **** 
 549              		.loc 1 199 1 view .LVU188
 550 0008 85B0     		sub	sp, sp, #20
 551              		.cfi_def_cfa_offset 24
 552              		.loc 1 201 5 view .LVU189
 553 000a 17D0     		beq	.L78
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 206:Core/Src/tim.c ****     /* TIM1 clock enable */
 207:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 554              		.loc 1 212 8 is_stmt 1 view .LVU190
 555              		.loc 1 212 10 is_stmt 0 view .LVU191
 556 000c 1F4A     		ldr	r2, .L81+4
 557 000e 9342     		cmp	r3, r2
 558 0010 05D0     		beq	.L79
 213:Core/Src/tim.c ****   {
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 217:Core/Src/tim.c ****     /* TIM3 clock enable */
 218:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 559              		.loc 1 223 8 is_stmt 1 view .LVU192
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 16


 560              		.loc 1 223 10 is_stmt 0 view .LVU193
 561 0012 1F4A     		ldr	r2, .L81+8
 562 0014 9342     		cmp	r3, r2
 563 0016 20D0     		beq	.L80
 224:Core/Src/tim.c ****   {
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 228:Core/Src/tim.c ****     /* TIM4 clock enable */
 229:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 232:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 233:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 237:Core/Src/tim.c ****   }
 238:Core/Src/tim.c **** }
 564              		.loc 1 238 1 view .LVU194
 565 0018 05B0     		add	sp, sp, #20
 566              		.cfi_remember_state
 567              		.cfi_def_cfa_offset 4
 568              		@ sp needed
 569 001a 5DF804FB 		ldr	pc, [sp], #4
 570              	.L79:
 571              		.cfi_restore_state
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 572              		.loc 1 218 5 is_stmt 1 view .LVU195
 573              	.LBB2:
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 574              		.loc 1 218 5 view .LVU196
 575 001e 1D4B     		ldr	r3, .L81+12
 576 0020 0022     		movs	r2, #0
 577 0022 0292     		str	r2, [sp, #8]
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 578              		.loc 1 218 5 view .LVU197
 579 0024 1A6C     		ldr	r2, [r3, #64]
 580 0026 42F00202 		orr	r2, r2, #2
 581 002a 1A64     		str	r2, [r3, #64]
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 582              		.loc 1 218 5 view .LVU198
 583 002c 1B6C     		ldr	r3, [r3, #64]
 584 002e 03F00203 		and	r3, r3, #2
 585 0032 0293     		str	r3, [sp, #8]
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 586              		.loc 1 218 5 view .LVU199
 587 0034 029B     		ldr	r3, [sp, #8]
 588              	.LBE2:
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 589              		.loc 1 218 5 view .LVU200
 590              		.loc 1 238 1 is_stmt 0 view .LVU201
 591 0036 05B0     		add	sp, sp, #20
 592              		.cfi_remember_state
 593              		.cfi_def_cfa_offset 4
 594              		@ sp needed
 595 0038 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 17


 596              	.L78:
 597              		.cfi_restore_state
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 598              		.loc 1 207 5 is_stmt 1 view .LVU202
 599              	.LBB3:
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 600              		.loc 1 207 5 view .LVU203
 601 003c 154B     		ldr	r3, .L81+12
 602 003e 0022     		movs	r2, #0
 603 0040 0192     		str	r2, [sp, #4]
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 604              		.loc 1 207 5 view .LVU204
 605 0042 5A6C     		ldr	r2, [r3, #68]
 606 0044 42F00102 		orr	r2, r2, #1
 607 0048 5A64     		str	r2, [r3, #68]
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 608              		.loc 1 207 5 view .LVU205
 609 004a 5B6C     		ldr	r3, [r3, #68]
 610 004c 03F00103 		and	r3, r3, #1
 611 0050 0193     		str	r3, [sp, #4]
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 612              		.loc 1 207 5 view .LVU206
 613 0052 019B     		ldr	r3, [sp, #4]
 614              	.LBE3:
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 615              		.loc 1 207 5 view .LVU207
 616              		.loc 1 238 1 is_stmt 0 view .LVU208
 617 0054 05B0     		add	sp, sp, #20
 618              		.cfi_remember_state
 619              		.cfi_def_cfa_offset 4
 620              		@ sp needed
 621 0056 5DF804FB 		ldr	pc, [sp], #4
 622              	.L80:
 623              		.cfi_restore_state
 229:Core/Src/tim.c **** 
 624              		.loc 1 229 5 is_stmt 1 view .LVU209
 625              	.LBB4:
 229:Core/Src/tim.c **** 
 626              		.loc 1 229 5 view .LVU210
 627 005a 0E4B     		ldr	r3, .L81+12
 628 005c 0022     		movs	r2, #0
 629 005e 0392     		str	r2, [sp, #12]
 229:Core/Src/tim.c **** 
 630              		.loc 1 229 5 view .LVU211
 631 0060 196C     		ldr	r1, [r3, #64]
 632 0062 41F00401 		orr	r1, r1, #4
 633 0066 1964     		str	r1, [r3, #64]
 229:Core/Src/tim.c **** 
 634              		.loc 1 229 5 view .LVU212
 635 0068 1B6C     		ldr	r3, [r3, #64]
 636 006a 03F00403 		and	r3, r3, #4
 637 006e 0393     		str	r3, [sp, #12]
 229:Core/Src/tim.c **** 
 638              		.loc 1 229 5 view .LVU213
 639              	.LBE4:
 232:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 640              		.loc 1 232 5 is_stmt 0 view .LVU214
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 18


 641 0070 0221     		movs	r1, #2
 642 0072 1E20     		movs	r0, #30
 643              	.LVL23:
 644              	.LBB5:
 229:Core/Src/tim.c **** 
 645              		.loc 1 229 5 view .LVU215
 646 0074 039B     		ldr	r3, [sp, #12]
 647              	.LBE5:
 229:Core/Src/tim.c **** 
 648              		.loc 1 229 5 is_stmt 1 view .LVU216
 232:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 649              		.loc 1 232 5 view .LVU217
 650 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 651              	.LVL24:
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 652              		.loc 1 233 5 view .LVU218
 653 007a 1E20     		movs	r0, #30
 654              		.loc 1 238 1 is_stmt 0 view .LVU219
 655 007c 05B0     		add	sp, sp, #20
 656              		.cfi_def_cfa_offset 4
 657              		@ sp needed
 658 007e 5DF804EB 		ldr	lr, [sp], #4
 659              		.cfi_restore 14
 660              		.cfi_def_cfa_offset 0
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 661              		.loc 1 233 5 view .LVU220
 662 0082 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 663              	.LVL25:
 664              	.L82:
 665 0086 00BF     		.align	2
 666              	.L81:
 667 0088 00000140 		.word	1073807360
 668 008c 00040040 		.word	1073742848
 669 0090 00080040 		.word	1073743872
 670 0094 00380240 		.word	1073887232
 671              		.cfi_endproc
 672              	.LFE220:
 674              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 675              		.align	1
 676              		.p2align 2,,3
 677              		.global	HAL_TIM_Encoder_MspInit
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	HAL_TIM_Encoder_MspInit:
 683              	.LVL26:
 684              	.LFB221:
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 241:Core/Src/tim.c **** {
 685              		.loc 1 241 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 32
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 689              		.loc 1 243 3 view .LVU222
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 19


 241:Core/Src/tim.c **** 
 690              		.loc 1 241 1 is_stmt 0 view .LVU223
 691 0000 00B5     		push	{lr}
 692              		.cfi_def_cfa_offset 4
 693              		.cfi_offset 14, -4
 244:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 694              		.loc 1 244 5 view .LVU224
 695 0002 0268     		ldr	r2, [r0]
 241:Core/Src/tim.c **** 
 696              		.loc 1 241 1 view .LVU225
 697 0004 89B0     		sub	sp, sp, #36
 698              		.cfi_def_cfa_offset 40
 243:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 699              		.loc 1 243 20 view .LVU226
 700 0006 0023     		movs	r3, #0
 701              		.loc 1 244 5 view .LVU227
 702 0008 B2F1804F 		cmp	r2, #1073741824
 243:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 703              		.loc 1 243 20 view .LVU228
 704 000c CDE90233 		strd	r3, r3, [sp, #8]
 705 0010 CDE90433 		strd	r3, r3, [sp, #16]
 706 0014 0693     		str	r3, [sp, #24]
 707              		.loc 1 244 3 is_stmt 1 view .LVU229
 708              		.loc 1 244 5 is_stmt 0 view .LVU230
 709 0016 02D0     		beq	.L86
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 249:Core/Src/tim.c ****     /* TIM2 clock enable */
 250:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 254:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 255:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 256:Core/Src/tim.c ****     */
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pin = A_Pin|B_Pin;
 258:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 261:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 262:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 267:Core/Src/tim.c ****   }
 268:Core/Src/tim.c **** }
 710              		.loc 1 268 1 view .LVU231
 711 0018 09B0     		add	sp, sp, #36
 712              		.cfi_remember_state
 713              		.cfi_def_cfa_offset 4
 714              		@ sp needed
 715 001a 5DF804FB 		ldr	pc, [sp], #4
 716              	.L86:
 717              		.cfi_restore_state
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 20


 250:Core/Src/tim.c **** 
 718              		.loc 1 250 5 is_stmt 1 view .LVU232
 719              	.LBB6:
 250:Core/Src/tim.c **** 
 720              		.loc 1 250 5 view .LVU233
 721 001e 02F50E32 		add	r2, r2, #145408
 722 0022 0093     		str	r3, [sp]
 250:Core/Src/tim.c **** 
 723              		.loc 1 250 5 view .LVU234
 724 0024 106C     		ldr	r0, [r2, #64]
 725              	.LVL27:
 250:Core/Src/tim.c **** 
 726              		.loc 1 250 5 is_stmt 0 view .LVU235
 727 0026 40F00100 		orr	r0, r0, #1
 728 002a 1064     		str	r0, [r2, #64]
 250:Core/Src/tim.c **** 
 729              		.loc 1 250 5 is_stmt 1 view .LVU236
 730 002c 106C     		ldr	r0, [r2, #64]
 731 002e 00F00100 		and	r0, r0, #1
 732 0032 0090     		str	r0, [sp]
 250:Core/Src/tim.c **** 
 733              		.loc 1 250 5 view .LVU237
 734 0034 0098     		ldr	r0, [sp]
 735              	.LBE6:
 250:Core/Src/tim.c **** 
 736              		.loc 1 250 5 view .LVU238
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 737              		.loc 1 252 5 view .LVU239
 738              	.LBB7:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 739              		.loc 1 252 5 view .LVU240
 740 0036 0193     		str	r3, [sp, #4]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 741              		.loc 1 252 5 view .LVU241
 742 0038 136B     		ldr	r3, [r2, #48]
 743              	.LBE7:
 262:Core/Src/tim.c **** 
 744              		.loc 1 262 5 is_stmt 0 view .LVU242
 745 003a 0D48     		ldr	r0, .L87+8
 746              	.LBB8:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 747              		.loc 1 252 5 view .LVU243
 748 003c 43F00103 		orr	r3, r3, #1
 749 0040 1363     		str	r3, [r2, #48]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 750              		.loc 1 252 5 is_stmt 1 view .LVU244
 751 0042 136B     		ldr	r3, [r2, #48]
 752              	.LBE8:
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 753              		.loc 1 257 25 is_stmt 0 view .LVU245
 754 0044 9FED087B 		vldr.64	d7, .L87	@ int
 755              	.LBB9:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 756              		.loc 1 252 5 view .LVU246
 757 0048 03F00103 		and	r3, r3, #1
 758 004c 0193     		str	r3, [sp, #4]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 21


 759              		.loc 1 252 5 is_stmt 1 view .LVU247
 760              	.LBE9:
 262:Core/Src/tim.c **** 
 761              		.loc 1 262 5 is_stmt 0 view .LVU248
 762 004e 02A9     		add	r1, sp, #8
 261:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 763              		.loc 1 261 31 view .LVU249
 764 0050 0123     		movs	r3, #1
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 765              		.loc 1 257 25 view .LVU250
 766 0052 8DED027B 		vstr.64	d7, [sp, #8]	@ int
 767              	.LBB10:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 768              		.loc 1 252 5 view .LVU251
 769 0056 019A     		ldr	r2, [sp, #4]
 770              	.LBE10:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 771              		.loc 1 252 5 is_stmt 1 view .LVU252
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 772              		.loc 1 257 5 view .LVU253
 258:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 773              		.loc 1 258 5 view .LVU254
 259:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 774              		.loc 1 259 5 view .LVU255
 260:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 775              		.loc 1 260 5 view .LVU256
 261:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 776              		.loc 1 261 5 view .LVU257
 261:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 777              		.loc 1 261 31 is_stmt 0 view .LVU258
 778 0058 0693     		str	r3, [sp, #24]
 262:Core/Src/tim.c **** 
 779              		.loc 1 262 5 is_stmt 1 view .LVU259
 780 005a FFF7FEFF 		bl	HAL_GPIO_Init
 781              	.LVL28:
 782              		.loc 1 268 1 is_stmt 0 view .LVU260
 783 005e 09B0     		add	sp, sp, #36
 784              		.cfi_def_cfa_offset 4
 785              		@ sp needed
 786 0060 5DF804FB 		ldr	pc, [sp], #4
 787              	.L88:
 788 0064 AFF30080 		.align	3
 789              	.L87:
 790 0068 03000000 		.word	3
 791 006c 02000000 		.word	2
 792 0070 00000240 		.word	1073872896
 793              		.cfi_endproc
 794              	.LFE221:
 796              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 797              		.align	1
 798              		.p2align 2,,3
 799              		.global	HAL_TIM_Base_MspDeInit
 800              		.syntax unified
 801              		.thumb
 802              		.thumb_func
 804              	HAL_TIM_Base_MspDeInit:
 805              	.LVL29:
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 22


 806              	.LFB222:
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 271:Core/Src/tim.c **** {
 807              		.loc 1 271 1 is_stmt 1 view -0
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 0
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 811              		@ link register save eliminated.
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 812              		.loc 1 273 3 view .LVU262
 813              		.loc 1 273 5 is_stmt 0 view .LVU263
 814 0000 104A     		ldr	r2, .L96
 815              		.loc 1 273 20 view .LVU264
 816 0002 0368     		ldr	r3, [r0]
 817              		.loc 1 273 5 view .LVU265
 818 0004 9342     		cmp	r3, r2
 819 0006 0DD0     		beq	.L93
 274:Core/Src/tim.c ****   {
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 278:Core/Src/tim.c ****     /* Peripheral clock disable */
 279:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 283:Core/Src/tim.c ****   }
 284:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 820              		.loc 1 284 8 is_stmt 1 view .LVU266
 821              		.loc 1 284 10 is_stmt 0 view .LVU267
 822 0008 0F4A     		ldr	r2, .L96+4
 823 000a 9342     		cmp	r3, r2
 824 000c 03D0     		beq	.L94
 285:Core/Src/tim.c ****   {
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 289:Core/Src/tim.c ****     /* Peripheral clock disable */
 290:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 294:Core/Src/tim.c ****   }
 295:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 825              		.loc 1 295 8 is_stmt 1 view .LVU268
 826              		.loc 1 295 10 is_stmt 0 view .LVU269
 827 000e 0F4A     		ldr	r2, .L96+8
 828 0010 9342     		cmp	r3, r2
 829 0012 0ED0     		beq	.L95
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 300:Core/Src/tim.c ****     /* Peripheral clock disable */
 301:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 23


 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 304:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 308:Core/Src/tim.c ****   }
 309:Core/Src/tim.c **** }
 830              		.loc 1 309 1 view .LVU270
 831 0014 7047     		bx	lr
 832              	.L94:
 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 833              		.loc 1 290 5 is_stmt 1 view .LVU271
 834 0016 02F50D32 		add	r2, r2, #144384
 835 001a 136C     		ldr	r3, [r2, #64]
 836 001c 23F00203 		bic	r3, r3, #2
 837 0020 1364     		str	r3, [r2, #64]
 838 0022 7047     		bx	lr
 839              	.L93:
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 840              		.loc 1 279 5 view .LVU272
 841 0024 02F59C32 		add	r2, r2, #79872
 842 0028 536C     		ldr	r3, [r2, #68]
 843 002a 23F00103 		bic	r3, r3, #1
 844 002e 5364     		str	r3, [r2, #68]
 845 0030 7047     		bx	lr
 846              	.L95:
 301:Core/Src/tim.c **** 
 847              		.loc 1 301 5 view .LVU273
 848 0032 02F50C32 		add	r2, r2, #143360
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 849              		.loc 1 304 5 is_stmt 0 view .LVU274
 850 0036 1E20     		movs	r0, #30
 851              	.LVL30:
 301:Core/Src/tim.c **** 
 852              		.loc 1 301 5 view .LVU275
 853 0038 136C     		ldr	r3, [r2, #64]
 854 003a 23F00403 		bic	r3, r3, #4
 855 003e 1364     		str	r3, [r2, #64]
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 856              		.loc 1 304 5 is_stmt 1 view .LVU276
 857 0040 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 858              	.LVL31:
 859              	.L97:
 860              		.align	2
 861              	.L96:
 862 0044 00000140 		.word	1073807360
 863 0048 00040040 		.word	1073742848
 864 004c 00080040 		.word	1073743872
 865              		.cfi_endproc
 866              	.LFE222:
 868              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 869              		.align	1
 870              		.p2align 2,,3
 871              		.global	HAL_TIM_Encoder_MspDeInit
 872              		.syntax unified
 873              		.thumb
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 24


 874              		.thumb_func
 876              	HAL_TIM_Encoder_MspDeInit:
 877              	.LVL32:
 878              	.LFB223:
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 312:Core/Src/tim.c **** {
 879              		.loc 1 312 1 view -0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 313:Core/Src/tim.c **** 
 314:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 884              		.loc 1 314 3 view .LVU278
 885              		.loc 1 314 5 is_stmt 0 view .LVU279
 886 0000 0368     		ldr	r3, [r0]
 887 0002 B3F1804F 		cmp	r3, #1073741824
 888 0006 00D0     		beq	.L100
 315:Core/Src/tim.c ****   {
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 317:Core/Src/tim.c **** 
 318:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 319:Core/Src/tim.c ****     /* Peripheral clock disable */
 320:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 323:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 324:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 325:Core/Src/tim.c ****     */
 326:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, A_Pin|B_Pin);
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 331:Core/Src/tim.c ****   }
 332:Core/Src/tim.c **** }
 889              		.loc 1 332 1 view .LVU280
 890 0008 7047     		bx	lr
 891              	.L100:
 320:Core/Src/tim.c **** 
 892              		.loc 1 320 5 is_stmt 1 view .LVU281
 893 000a 044A     		ldr	r2, .L101
 326:Core/Src/tim.c **** 
 894              		.loc 1 326 5 is_stmt 0 view .LVU282
 895 000c 0448     		ldr	r0, .L101+4
 896              	.LVL33:
 320:Core/Src/tim.c **** 
 897              		.loc 1 320 5 view .LVU283
 898 000e 136C     		ldr	r3, [r2, #64]
 899 0010 23F00103 		bic	r3, r3, #1
 326:Core/Src/tim.c **** 
 900              		.loc 1 326 5 view .LVU284
 901 0014 0321     		movs	r1, #3
 320:Core/Src/tim.c **** 
 902              		.loc 1 320 5 view .LVU285
 903 0016 1364     		str	r3, [r2, #64]
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 25


 326:Core/Src/tim.c **** 
 904              		.loc 1 326 5 is_stmt 1 view .LVU286
 905 0018 FFF7FEBF 		b	HAL_GPIO_DeInit
 906              	.LVL34:
 907              	.L102:
 908              		.align	2
 909              	.L101:
 910 001c 00380240 		.word	1073887232
 911 0020 00000240 		.word	1073872896
 912              		.cfi_endproc
 913              	.LFE223:
 915              		.global	htim4
 916              		.section	.bss.htim4,"aw",%nobits
 917              		.align	2
 920              	htim4:
 921 0000 00000000 		.space	180
 921      00000000 
 921      00000000 
 921      00000000 
 921      00000000 
 922              		.global	htim3
 923              		.section	.bss.htim3,"aw",%nobits
 924              		.align	2
 927              	htim3:
 928 0000 00000000 		.space	180
 928      00000000 
 928      00000000 
 928      00000000 
 928      00000000 
 929              		.global	htim2
 930              		.section	.bss.htim2,"aw",%nobits
 931              		.align	2
 934              	htim2:
 935 0000 00000000 		.space	180
 935      00000000 
 935      00000000 
 935      00000000 
 935      00000000 
 936              		.global	htim1
 937              		.section	.bss.htim1,"aw",%nobits
 938              		.align	3
 941              	htim1:
 942 0000 00000000 		.space	180
 942      00000000 
 942      00000000 
 942      00000000 
 942      00000000 
 943              		.text
 944              	.Letext0:
 945              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 946              		.file 3 "C:/Users/Konrad/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 947              		.file 4 "C:/Users/Konrad/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 948              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 949              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 950              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 951              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 952              		.file 9 "Core/Inc/tim.h"
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 26


 953              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 954              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 955              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:19     .text.MX_TIM1_Init:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:26     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:136    .text.MX_TIM1_Init:00000070 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:941    .bss.htim1:00000000 htim1
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:142    .text.MX_TIM2_Init:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:149    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:267    .text.MX_TIM2_Init:00000068 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:934    .bss.htim2:00000000 htim2
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:272    .text.MX_TIM3_Init:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:279    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:391    .text.MX_TIM3_Init:0000006c $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:927    .bss.htim3:00000000 htim3
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:397    .text.MX_TIM4_Init:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:404    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:518    .text.MX_TIM4_Init:00000070 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:920    .bss.htim4:00000000 htim4
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:524    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:531    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:667    .text.HAL_TIM_Base_MspInit:00000088 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:675    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:682    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:790    .text.HAL_TIM_Encoder_MspInit:00000068 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:797    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:804    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:862    .text.HAL_TIM_Base_MspDeInit:00000044 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:869    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:876    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:910    .text.HAL_TIM_Encoder_MspDeInit:0000001c $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:917    .bss.htim4:00000000 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:924    .bss.htim3:00000000 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:931    .bss.htim2:00000000 $d
C:\Users\Konrad\AppData\Local\Temp\ccgG0y1y.s:938    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Encoder_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
