Analysis & Synthesis report for Block1
Thu Dec 07 17:31:55 2023
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 07 17:31:55 2023    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; Block1                                   ;
; Top-level Entity Name              ; Block1                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 55                                       ;
;     Total combinational functions  ; 55                                       ;
;     Dedicated logic registers      ; 31                                       ;
; Total registers                    ; 31                                       ;
; Total pins                         ; 16                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; Block1             ; Block1             ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Administrator/Desktop/dave/Block1.bdf           ;
; 74138.bdf                        ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/others/maxplus2/74138.bdf ;
; 74192.bdf                        ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/others/maxplus2/74192.bdf ;
; DIV_50M_HZ.v                     ; yes             ; Other                              ; C:/Users/Administrator/Desktop/dave/DIV_50M_HZ.v         ;
; 7447.bdf                         ; yes             ; Megafunction                       ; c:/altera/72/quartus/libraries/others/maxplus2/7447.bdf  ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 55                            ;
;                                             ;                               ;
; Total combinational functions               ; 55                            ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 7                             ;
;     -- 3 input functions                    ; 17                            ;
;     -- <=2 input functions                  ; 31                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 30                            ;
;     -- arithmetic mode                      ; 25                            ;
;                                             ;                               ;
; Total registers                             ; 31                            ;
;     -- Dedicated logic registers            ; 31                            ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 16                            ;
; Maximum fan-out node                        ; DIV_50M_HZ:inst|LessThan0~403 ;
; Maximum fan-out                             ; 27                            ;
; Total fan-out                               ; 243                           ;
; Average fan-out                             ; 2.38                          ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                             ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name     ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------+--------------+
; |Block1                    ; 55 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 16   ; 0            ; |Block1                 ; work         ;
;    |74138:inst3|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|74138:inst3     ; work         ;
;    |74192:inst2|           ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|74192:inst2     ; work         ;
;    |7447:inst4|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|7447:inst4      ; work         ;
;    |DIV_50M_HZ:inst|       ; 34 (34)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|DIV_50M_HZ:inst ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 31    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Thu Dec 07 17:31:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Elaborating entity "Block1" for the top level hierarchy
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/others/maxplus2/74138.bdf
    Info: Found entity 1: 74138
Info: Elaborating entity "74138" for hierarchy "74138:inst3"
Warning: Processing legacy GDF or BDF entity "74138" with Max+Plus II bus and instance naming rules
Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s).
Info: Elaborated megafunction instantiation "74138:inst3"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/others/maxplus2/74192.bdf
    Info: Found entity 1: 74192
Info: Elaborating entity "74192" for hierarchy "74192:inst2"
Warning: Processing legacy GDF or BDF entity "74192" with Max+Plus II bus and instance naming rules
Info: Elaborated megafunction instantiation "74192:inst2"
Warning: Using design file DIV_50M_HZ.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DIV_50M_HZ
Info: Elaborating entity "DIV_50M_HZ" for hierarchy "DIV_50M_HZ:inst"
Warning (10230): Verilog HDL assignment warning at DIV_50M_HZ.v(14): truncated value with size 32 to match size of target (26)
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/others/maxplus2/7447.bdf
    Info: Found entity 1: 7447
Info: Elaborating entity "7447" for hierarchy "7447:inst4"
Warning: Processing legacy GDF or BDF entity "7447" with Max+Plus II bus and instance naming rules
Info: Elaborated megafunction instantiation "7447:inst4"
Info: Implemented 72 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 15 output pins
    Info: Implemented 56 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Allocated 201 megabytes of memory during processing
    Info: Processing ended: Thu Dec 07 17:31:55 2023
    Info: Elapsed time: 00:00:01


