Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 10 12:45:50 2023
| Host         : SUMarc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DCC_wrapper_timing_summary_routed.rpt -pb DCC_wrapper_timing_summary_routed.pb -rpx DCC_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DCC_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (477)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (2424)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/CLK_DIV_0/Clk_Temp_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (477)
--------------------------------------------------
 There are 477 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2424)
---------------------------------
 There are 2424 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.321        0.000                      0                 7086        0.017        0.000                      0                 7086        3.000        0.000                       0                  2704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                            {0.000 5.000}      10.000          100.000         
  clk_out1_DCC_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_DCC_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                              {0.000 5.000}      10.000          100.000         
  clk_out1_DCC_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_DCC_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.549        0.000                      0                  222        0.041        0.000                      0                  222       15.686        0.000                       0                   233  
DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.404        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_DCC_clk_wiz_1_0_1                                 2.322        0.000                      0                 6624        0.091        0.000                      0                 6624        3.750        0.000                       0                  2426  
  clkfbout_DCC_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_DCC_clk_wiz_1_0                                   2.321        0.000                      0                 6624        0.091        0.000                      0                 6624        3.750        0.000                       0                  2426  
  clkfbout_DCC_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCC_clk_wiz_1_0    clk_out1_DCC_clk_wiz_1_0_1        2.321        0.000                      0                 6624        0.017        0.000                      0                 6624  
clk_out1_DCC_clk_wiz_1_0_1  clk_out1_DCC_clk_wiz_1_0          2.321        0.000                      0                 6624        0.017        0.000                      0                 6624  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_out1_DCC_clk_wiz_1_0    clk_out1_DCC_clk_wiz_1_0          2.661        0.000                      0                  193        0.642        0.000                      0                  193  
**async_default**           clk_out1_DCC_clk_wiz_1_0_1  clk_out1_DCC_clk_wiz_1_0          2.661        0.000                      0                  193        0.567        0.000                      0                  193  
**async_default**           clk_out1_DCC_clk_wiz_1_0    clk_out1_DCC_clk_wiz_1_0_1        2.661        0.000                      0                  193        0.567        0.000                      0                  193  
**async_default**           clk_out1_DCC_clk_wiz_1_0_1  clk_out1_DCC_clk_wiz_1_0_1        2.662        0.000                      0                  193        0.642        0.000                      0                  193  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.992ns  (logic 0.772ns (25.804%)  route 2.220ns (74.196%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.486 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.380    22.682    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124    22.806 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.379    23.185    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X31Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.486    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.351    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.067    36.735    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.735    
                         arrival time                         -23.185    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.766ns (27.286%)  route 2.041ns (72.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 19.805 - 16.667 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897     1.897    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.993 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536     3.529    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     4.047 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.865     4.912    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.036 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.844     5.880    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.004 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.332     6.336    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    18.295    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.386 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.419    19.805    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.351    20.156    
                         clock uncertainty           -0.035    20.121    
    SLICE_X34Y73         FDRE (Setup_fdre_C_CE)      -0.164    19.957    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             14.091ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.548ns  (logic 0.772ns (30.295%)  route 1.776ns (69.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.315    22.618    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.742 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.742    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X29Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.351    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)        0.029    36.833    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.742    
  -------------------------------------------------------------------
                         slack                                 14.091    

Slack (MET) :             14.095ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.546ns  (logic 0.772ns (30.319%)  route 1.774ns (69.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.313    22.616    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    22.740 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.740    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X29Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.351    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)        0.031    36.835    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.835    
                         arrival time                         -22.740    
  -------------------------------------------------------------------
                         slack                                 14.095    

Slack (MET) :             14.111ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.574ns  (logic 0.798ns (30.999%)  route 1.776ns (69.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.315    22.618    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y59         LUT5 (Prop_lut5_I3_O)        0.150    22.768 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.768    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X29Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.351    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)        0.075    36.879    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.879    
                         arrival time                         -22.768    
  -------------------------------------------------------------------
                         slack                                 14.111    

Slack (MET) :             14.159ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.478ns  (logic 0.772ns (31.153%)  route 1.706ns (68.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.486 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.245    22.547    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124    22.671 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.671    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X32Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.486    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.351    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.029    36.831    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.831    
                         arrival time                         -22.671    
  -------------------------------------------------------------------
                         slack                                 14.159    

Slack (MET) :             14.181ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.458ns  (logic 0.772ns (31.406%)  route 1.686ns (68.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.225    22.528    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y60         LUT3 (Prop_lut3_I1_O)        0.124    22.652 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.652    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X29Y60         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y60         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.351    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.029    36.833    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.652    
  -------------------------------------------------------------------
                         slack                                 14.181    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.484ns  (logic 0.798ns (32.124%)  route 1.686ns (67.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.225    22.528    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.678 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.678    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X29Y60         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y60         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.351    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.075    36.879    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.879    
                         arrival time                         -22.678    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.241ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.398ns  (logic 0.772ns (32.190%)  route 1.626ns (67.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.486 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.461    21.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.302 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.165    22.468    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y59         LUT6 (Prop_lut6_I4_O)        0.124    22.592 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.592    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X31Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.486    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y59         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.351    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031    36.833    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.592    
  -------------------------------------------------------------------
                         slack                                 14.241    

Slack (MET) :             14.714ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.910ns  (logic 0.772ns (40.415%)  route 1.138ns (59.585%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 36.473 - 33.333 ) 
    Source Clock Delay      (SCD):    3.527ns = ( 20.193 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.193    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.524    20.717 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.048    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.124    21.172 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.807    21.980    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.104 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.104    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X31Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.420    36.473    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y73         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.351    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.029    36.818    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 14.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.614%)  route 0.234ns (62.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.345    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.234     1.720    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X36Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.737    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.128     1.609    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.070     1.679    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.714%)  route 0.260ns (61.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y52         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.509 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.260     1.768    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X30Y47         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.738    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y47         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                         clock pessimism             -0.123     1.615    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.076     1.691    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.149%)  route 0.303ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y52         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.509 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.303     1.811    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X33Y48         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.738    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y48         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                         clock pessimism             -0.123     1.615    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.075     1.690    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.334    DCC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.475 r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.530    DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X31Y78         FDPE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.817     1.723    DCC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDPE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.390     1.334    
    SLICE_X31Y78         FDPE (Hold_fdpe_C_D)         0.075     1.409    DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.334    DCC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.475 r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.530    DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X31Y78         FDPE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.817     1.723    DCC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDPE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.390     1.334    
    SLICE_X31Y78         FDPE (Hold_fdpe_C_D)         0.071     1.405    DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.313%)  route 0.300ns (64.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.345    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.509 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.300     1.810    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X36Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.737    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.128     1.609    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.047     1.656    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.334    DCC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y78         FDPE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDPE (Prop_fdpe_C_Q)         0.128     1.462 r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.578    DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y78         SRL16E                                       r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.817     1.723    DCC_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y78         SRL16E                                       r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.377     1.347    
    SLICE_X30Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.410    DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.334    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y77         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.475 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.092     1.566    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.611 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.611    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X28Y77         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.817     1.723    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X28Y77         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.377     1.347    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.092     1.439    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.411%)  route 0.323ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.345    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y46         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128     1.473 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.323     1.796    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X30Y47         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.738    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y47         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                         clock pessimism             -0.128     1.610    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.011     1.621    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.345    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.118     1.604    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X33Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.737    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y45         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.379     1.358    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.070     1.428    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  DCC_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X34Y73   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y73   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y73   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y57   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y57   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y78   DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y78   DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y78   DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y54   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y57   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y58   DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y78   DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y78   DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.729ns  (logic 0.891ns (15.553%)  route 4.838ns (84.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.832    25.616    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y47         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y47         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X32Y47         FDCE (Setup_fdce_C_CE)      -0.413    36.020    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.020    
                         arrival time                         -25.616    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.435ns  (logic 0.891ns (16.394%)  route 4.544ns (83.606%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538    25.323    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y46         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    36.236    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y46         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.234    36.470    
                         clock uncertainty           -0.035    36.434    
    SLICE_X29Y46         FDRE (Setup_fdre_C_CE)      -0.413    36.021    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.323    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.435ns  (logic 0.891ns (16.394%)  route 4.544ns (83.606%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538    25.323    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y46         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    36.236    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y46         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.234    36.470    
                         clock uncertainty           -0.035    36.434    
    SLICE_X29Y46         FDRE (Setup_fdre_C_CE)      -0.413    36.021    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.021    
                         arrival time                         -25.323    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.839ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.295ns  (logic 0.891ns (16.827%)  route 4.404ns (83.173%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.398    25.183    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y47         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.237    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y47         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.234    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X29Y47         FDCE (Setup_fdce_C_CE)      -0.413    36.022    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.022    
                         arrival time                         -25.183    
  -------------------------------------------------------------------
                         slack                                 10.839    

Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.175ns  (logic 0.891ns (17.217%)  route 4.284ns (82.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.278    25.063    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y48         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y48         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X30Y48         FDRE (Setup_fdre_C_CE)      -0.377    36.056    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                         -25.063    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             11.003ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.132ns  (logic 0.891ns (17.362%)  route 4.241ns (82.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.235    25.020    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y49         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.237    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y49         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.234    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X28Y49         FDCE (Setup_fdce_C_CE)      -0.413    36.022    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.022    
                         arrival time                         -25.020    
  -------------------------------------------------------------------
                         slack                                 11.003    

Slack (MET) :             11.014ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.119ns  (logic 0.891ns (17.407%)  route 4.228ns (82.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.222    25.006    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y48         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y48         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.413    36.020    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.020    
                         arrival time                         -25.006    
  -------------------------------------------------------------------
                         slack                                 11.014    

Slack (MET) :             11.295ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.904ns  (logic 0.891ns (18.169%)  route 4.013ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.007    24.792    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y54         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.223    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y54         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.312    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.413    36.087    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                         -24.792    
  -------------------------------------------------------------------
                         slack                                 11.295    

Slack (MET) :             11.464ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.771ns  (logic 0.891ns (18.675%)  route 3.880ns (81.325%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    23.784 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.874    24.659    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y54         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.223    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y54         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.312    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X30Y54         FDCE (Setup_fdce_C_CE)      -0.377    36.123    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                         -24.659    
  -------------------------------------------------------------------
                         slack                                 11.464    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.581ns  (logic 0.896ns (19.558%)  route 3.685ns (80.442%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 19.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    19.888    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.524    20.412 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.508    21.920    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y72         LUT3 (Prop_lut3_I1_O)        0.124    22.044 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.684    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I0_O)        0.124    22.808 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.858    23.665    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    23.789 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.680    24.469    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X28Y53         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    36.225    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y53         FDCE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.312    36.537    
                         clock uncertainty           -0.035    36.502    
    SLICE_X28Y53         FDCE (Setup_fdce_C_CE)      -0.205    36.297    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.297    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                 11.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.173    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.482    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.527 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.527    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X31Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.542    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.369     1.173    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.091     1.264    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.170    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y75         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.496    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.541 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.541    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X32Y75         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813     1.539    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y75         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.369     1.170    
    SLICE_X32Y75         FDRE (Hold_fdre_C_D)         0.091     1.261    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.173    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.230     1.544    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.589 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.589    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X31Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.542    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y72         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.369     1.173    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.092     1.265    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.592ns  (logic 0.212ns (35.798%)  route 0.380ns (64.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 18.204 - 16.667 ) 
    Source Clock Delay      (SCD):    1.169ns = ( 17.835 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.547    17.835    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.167    18.002 f  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.175    18.178    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y74         LUT1 (Prop_lut1_I0_O)        0.045    18.223 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.205    18.428    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.812    18.204    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y74         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.369    17.835    
    SLICE_X34Y74         FDCE (Hold_fdce_C_D)         0.063    17.898    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.898    
                         arrival time                          18.428    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.411%)  route 0.398ns (67.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549    17.837    DCC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y76         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 f  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.249    18.232    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.277 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.150    18.427    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813    18.205    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X32Y74         FDRE (Hold_fdre_C_CE)       -0.032    17.836    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.411%)  route 0.398ns (67.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549    17.837    DCC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y76         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 f  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.249    18.232    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.277 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.150    18.427    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813    18.205    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X32Y74         FDRE (Hold_fdre_C_CE)       -0.032    17.836    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.411%)  route 0.398ns (67.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549    17.837    DCC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y76         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 f  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.249    18.232    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.277 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.150    18.427    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813    18.205    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X32Y74         FDRE (Hold_fdre_C_CE)       -0.032    17.836    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.411%)  route 0.398ns (67.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549    17.837    DCC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y76         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 f  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.249    18.232    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.277 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.150    18.427    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813    18.205    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X32Y74         FDRE (Hold_fdre_C_CE)       -0.032    17.836    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.411%)  route 0.398ns (67.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549    17.837    DCC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y76         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 f  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.249    18.232    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.277 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.150    18.427    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813    18.205    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X32Y74         FDRE (Hold_fdre_C_CE)       -0.032    17.836    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.427    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.634ns  (logic 0.191ns (30.118%)  route 0.443ns (69.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.549    17.837    DCC_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y76         FDCE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 f  DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.249    18.232    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.277 r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.195    18.472    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.813    18.205    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y74         FDRE                                         r  DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X30Y74         FDRE (Hold_fdre_C_CE)       -0.012    17.856    DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.856    
                         arrival time                          18.472    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  DCC_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X31Y72   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y75   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X30Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X30Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y72   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y75   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y74   DCC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y76   DCC_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCC_clk_wiz_1_0_1
  To Clock:  clk_out1_DCC_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.834ns (27.096%)  route 4.935ns (72.904%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.411     5.812    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.493     8.497    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.981    
                         clock uncertainty           -0.074     8.907    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.133    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.879ns (28.509%)  route 4.712ns (71.491%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.178     5.637    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.114    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.834ns (28.006%)  route 4.715ns (71.994%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.191     5.592    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.130    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.851ns (27.604%)  route 4.855ns (72.396%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.993     3.026    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.367     3.393 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.359     5.752    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.340    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.834ns (28.258%)  route 4.656ns (71.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.132     5.533    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.905    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.131    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.905    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.115    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.116    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.834ns (28.520%)  route 4.597ns (71.480%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.073     5.474    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.132    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.851ns (27.980%)  route 4.764ns (72.020%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.367     3.431 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=9, routed)           2.231     5.661    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.338    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.871ns (42.216%)  route 3.930ns (57.784%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.819 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.556     2.375    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.332     2.707 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__116/O
                         net (fo=1, routed)           0.000     2.707    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.108 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.108    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.222 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.222    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.607 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.367     4.975    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_1
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.369     5.344 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115/O
                         net (fo=1, routed)           0.503     5.847    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115_n_0
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.449     8.454    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.937    
                         clock uncertainty           -0.074     8.864    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)       -0.250     8.614    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  2.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.557    -0.624    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X37Y63         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=11, routed)          0.111    -0.372    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.824    -0.865    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.256    -0.609    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.463    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.559    -0.622    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y61         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/Q
                         net (fo=11, routed)          0.115    -0.366    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/D
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.825    -0.864    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/WCLK
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.256    -0.608    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.464    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.843%)  route 0.269ns (59.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y55         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.269    -0.210    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_pc_brk
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.045    -0.165 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.828    -0.861    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091    -0.266    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.428    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg_n_0_[0]
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  DCC_i/sw_btn/U0/gpio_core_1/or_reduce_inferred__0/i_/O
                         net (fo=1, routed)           0.000    -0.383    DCC_i/sw_btn/U0/gpio_core_1/or_reduce
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.121    -0.487    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/Q
                         net (fo=1, routed)           0.054    -0.425    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[3]
    SLICE_X50Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.380 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    DCC_i/sw_btn/U0/ip2bus_data[28]
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/s_axi_aclk
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.121    -0.486    DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.552    -0.629    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=1, routed)           0.054    -0.434    DCC_i/led/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.076    -0.540    DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y64         FDSE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.426    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.381 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    DCC_i/sw_btn/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.487    DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.562    -0.619    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=2, routed)           0.066    -0.412    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[1]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.367 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    DCC_i/sw_btn/U0/gpio_core_1/gpio_data_in_xor[13]
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.832    -0.857    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.121    -0.485    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.563    -0.618    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.421    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.075    -0.543    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.075    -0.545    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCC_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCC_clk_wiz_1_0_1
  To Clock:  clkfbout_DCC_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCC_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    DCC_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCC_clk_wiz_1_0
  To Clock:  clk_out1_DCC_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.834ns (27.096%)  route 4.935ns (72.904%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.411     5.812    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.493     8.497    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.981    
                         clock uncertainty           -0.074     8.907    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.133    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.879ns (28.509%)  route 4.712ns (71.491%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.178     5.637    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.113    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.834ns (28.006%)  route 4.715ns (71.994%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.191     5.592    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.129    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.851ns (27.604%)  route 4.855ns (72.396%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.993     3.026    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.367     3.393 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.359     5.752    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.340    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.834ns (28.258%)  route 4.656ns (71.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.132     5.533    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.130    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.114    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.116    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.834ns (28.520%)  route 4.597ns (71.480%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.073     5.474    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.132    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.851ns (27.980%)  route 4.764ns (72.020%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.367     3.431 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=9, routed)           2.231     5.661    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.337    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.871ns (42.216%)  route 3.930ns (57.784%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.819 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.556     2.375    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.332     2.707 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__116/O
                         net (fo=1, routed)           0.000     2.707    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.108 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.108    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.222 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.222    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.607 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.367     4.975    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_1
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.369     5.344 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115/O
                         net (fo=1, routed)           0.503     5.847    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115_n_0
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.449     8.454    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)       -0.250     8.613    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  2.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.557    -0.624    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X37Y63         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=11, routed)          0.111    -0.372    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.824    -0.865    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.256    -0.609    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.463    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.559    -0.622    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y61         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/Q
                         net (fo=11, routed)          0.115    -0.366    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/D
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.825    -0.864    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/WCLK
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.256    -0.608    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.464    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.843%)  route 0.269ns (59.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y55         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.269    -0.210    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_pc_brk
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.045    -0.165 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.828    -0.861    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091    -0.266    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.428    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg_n_0_[0]
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  DCC_i/sw_btn/U0/gpio_core_1/or_reduce_inferred__0/i_/O
                         net (fo=1, routed)           0.000    -0.383    DCC_i/sw_btn/U0/gpio_core_1/or_reduce
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.121    -0.487    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/Q
                         net (fo=1, routed)           0.054    -0.425    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[3]
    SLICE_X50Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.380 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    DCC_i/sw_btn/U0/ip2bus_data[28]
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/s_axi_aclk
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.121    -0.486    DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.552    -0.629    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=1, routed)           0.054    -0.434    DCC_i/led/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.076    -0.540    DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y64         FDSE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.426    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.381 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    DCC_i/sw_btn/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.487    DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.562    -0.619    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=2, routed)           0.066    -0.412    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[1]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.367 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    DCC_i/sw_btn/U0/gpio_core_1/gpio_data_in_xor[13]
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.832    -0.857    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.121    -0.485    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.563    -0.618    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.421    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.075    -0.543    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.075    -0.545    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCC_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54     DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCC_clk_wiz_1_0
  To Clock:  clkfbout_DCC_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCC_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    DCC_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCC_clk_wiz_1_0
  To Clock:  clk_out1_DCC_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.834ns (27.096%)  route 4.935ns (72.904%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.411     5.812    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.493     8.497    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.981    
                         clock uncertainty           -0.074     8.907    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.133    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.879ns (28.509%)  route 4.712ns (71.491%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.178     5.637    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.113    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.834ns (28.006%)  route 4.715ns (71.994%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.191     5.592    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.129    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.851ns (27.604%)  route 4.855ns (72.396%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.993     3.026    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.367     3.393 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.359     5.752    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.340    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.834ns (28.258%)  route 4.656ns (71.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.132     5.533    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.130    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.114    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.116    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.834ns (28.520%)  route 4.597ns (71.480%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.073     5.474    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.132    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.851ns (27.980%)  route 4.764ns (72.020%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.367     3.431 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=9, routed)           2.231     5.661    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.337    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.871ns (42.216%)  route 3.930ns (57.784%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.819 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.556     2.375    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.332     2.707 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__116/O
                         net (fo=1, routed)           0.000     2.707    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.108 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.108    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.222 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.222    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.607 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.367     4.975    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_1
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.369     5.344 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115/O
                         net (fo=1, routed)           0.503     5.847    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115_n_0
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.449     8.454    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)       -0.250     8.613    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  2.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.557    -0.624    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X37Y63         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=11, routed)          0.111    -0.372    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.824    -0.865    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.256    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.389    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.559    -0.622    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y61         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/Q
                         net (fo=11, routed)          0.115    -0.366    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/D
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.825    -0.864    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/WCLK
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.256    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.390    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.843%)  route 0.269ns (59.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y55         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.269    -0.210    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_pc_brk
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.045    -0.165 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.828    -0.861    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.503    -0.357    
                         clock uncertainty            0.074    -0.283    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091    -0.192    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.428    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg_n_0_[0]
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  DCC_i/sw_btn/U0/gpio_core_1/or_reduce_inferred__0/i_/O
                         net (fo=1, routed)           0.000    -0.383    DCC_i/sw_btn/U0/gpio_core_1/or_reduce
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.121    -0.413    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/Q
                         net (fo=1, routed)           0.054    -0.425    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[3]
    SLICE_X50Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.380 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    DCC_i/sw_btn/U0/ip2bus_data[28]
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/s_axi_aclk
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.121    -0.412    DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.552    -0.629    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=1, routed)           0.054    -0.434    DCC_i/led/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.076    -0.466    DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y64         FDSE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.426    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.381 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    DCC_i/sw_btn/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.413    DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.562    -0.619    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=2, routed)           0.066    -0.412    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[1]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.367 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    DCC_i/sw_btn/U0/gpio_core_1/gpio_data_in_xor[13]
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.832    -0.857    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.121    -0.411    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.563    -0.618    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.421    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.075    -0.469    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.075    -0.471    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCC_clk_wiz_1_0_1
  To Clock:  clk_out1_DCC_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.834ns (27.096%)  route 4.935ns (72.904%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.411     5.812    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.493     8.497    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.981    
                         clock uncertainty           -0.074     8.907    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.133    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.879ns (28.509%)  route 4.712ns (71.491%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.178     5.637    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.113    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.834ns (28.006%)  route 4.715ns (71.994%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.191     5.592    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.129    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.851ns (27.604%)  route 4.855ns (72.396%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.993     3.026    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.367     3.393 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.359     5.752    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.340    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.834ns (28.258%)  route 4.656ns (71.742%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.132     5.533    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.130    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.483     8.488    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.114    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.879ns (29.211%)  route 4.553ns (70.789%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.395     3.459 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           2.020     5.478    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.790     8.116    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.834ns (28.520%)  route 4.597ns (71.480%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.555    -0.957    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y50         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.224     0.785    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     0.909 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.909    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.441 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.441    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.770 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=11, routed)          1.300     3.070    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[23]
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.331     3.401 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.073     5.474    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.492     8.496    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     8.132    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.851ns (27.980%)  route 4.764ns (72.020%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.779    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.033 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.031     3.064    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.367     3.431 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=9, routed)           2.231     5.661    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.482     8.487    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.977    
                         clock uncertainty           -0.074     8.903    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.337    DCC_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.871ns (42.216%)  route 3.930ns (57.784%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.558    -0.954    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y53         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           1.503     1.005    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[4]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.129 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.129    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.662 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.819 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.556     2.375    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.332     2.707 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__116/O
                         net (fo=1, routed)           0.000     2.707    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.108 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.108    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.222 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.222    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.607 f  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.367     4.975    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_1
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.369     5.344 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115/O
                         net (fo=1, routed)           0.503     5.847    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__115_n_0
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.449     8.454    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X44Y49         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)       -0.250     8.613    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  2.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.557    -0.624    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X37Y63         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=11, routed)          0.111    -0.372    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.824    -0.865    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X38Y64         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.256    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.389    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.559    -0.622    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X36Y61         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]/Q
                         net (fo=11, routed)          0.115    -0.366    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/D
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.825    -0.864    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/WCLK
    SLICE_X38Y62         RAMD32                                       r  DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.256    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.390    DCC_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.843%)  route 0.269ns (59.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y55         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.269    -0.210    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_pc_brk
    SLICE_X31Y57         LUT3 (Prop_lut3_I0_O)        0.045    -0.165 r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.828    -0.861    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y57         FDRE                                         r  DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.503    -0.357    
                         clock uncertainty            0.074    -0.283    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091    -0.192    DCC_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.428    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg_n_0_[0]
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  DCC_i/sw_btn/U0/gpio_core_1/or_reduce_inferred__0/i_/O
                         net (fo=1, routed)           0.000    -0.383    DCC_i/sw_btn/U0/gpio_core_1/or_reduce
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.121    -0.413    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO2_intr_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[28]/Q
                         net (fo=1, routed)           0.054    -0.425    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[3]
    SLICE_X50Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.380 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    DCC_i/sw_btn/U0/ip2bus_data[28]
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/s_axi_aclk
    SLICE_X50Y62         FDRE                                         r  DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.121    -0.412    DCC_i/sw_btn/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.552    -0.629    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  DCC_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=1, routed)           0.054    -0.434    DCC_i/led/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y69         FDRE                                         r  DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.076    -0.466    DCC_i/led/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.560    -0.621    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y64         FDSE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.426    DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.381 r  DCC_i/sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    DCC_i/sw_btn/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.829    -0.860    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121    -0.413    DCC_i/sw_btn/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.562    -0.619    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=2, routed)           0.066    -0.412    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[1]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.367 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    DCC_i/sw_btn/U0/gpio_core_1/gpio_data_in_xor[13]
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.832    -0.857    DCC_i/sw_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y60         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.121    -0.411    DCC_i/sw_btn/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.563    -0.618    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.421    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.075    -0.469    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCC_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.561    -0.620    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_4
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.830    -0.859    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y62         FDRE                                         r  DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.075    -0.471    DCC_i/sw_btn/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_DCC_clk_wiz_1_0
  To Clock:  clk_out1_DCC_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.746ns (11.292%)  route 5.860ns (88.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         5.026     4.472    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.327     4.799 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.834     5.633    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0
    SLICE_X49Y65         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y65         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X49Y65         FDPE (Recov_fdpe_C_PRE)     -0.561     8.294    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.744ns (11.869%)  route 5.524ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.325     4.491 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.804     5.296    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2_n_0
    SLICE_X48Y68         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.431     8.435    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y68         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X48Y68         FDCE (Recov_fdce_C_CLR)     -0.607     8.244    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.744ns (12.552%)  route 5.183ns (87.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325     4.365 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.589     4.954    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.433     8.437    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.853    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.607     8.246    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.740ns (12.628%)  route 5.120ns (87.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.321     4.213 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.674     4.887    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2_n_0
    SLICE_X51Y65         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.436     8.440    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y65         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X51Y65         FDCE (Recov_fdce_C_CLR)     -0.609     8.247    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.718ns (11.811%)  route 5.361ns (88.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.299     4.465 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.641     5.106    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X50Y68         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.432     8.436    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y68         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     8.491    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.718ns (12.101%)  route 5.215ns (87.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.339 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.621     4.960    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0
    SLICE_X48Y66         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y66         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X48Y66         FDPE (Recov_fdpe_C_PRE)     -0.359     8.495    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.746ns (13.115%)  route 4.942ns (86.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.113     3.559    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.327     3.886 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.829     4.715    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2_n_0
    SLICE_X54Y66         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y66         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.521     8.334    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.718ns (12.314%)  route 5.113ns (87.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.191 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.667     4.858    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X52Y67         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X52Y67         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X52Y67         FDPE (Recov_fdpe_C_PRE)     -0.361     8.493    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.744ns (13.311%)  route 4.845ns (86.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.340     3.786    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.325     4.111 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.505     4.616    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2_n_0
    SLICE_X54Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.523     8.334    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.740ns (13.449%)  route 4.762ns (86.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.268     3.714    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.321     4.035 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.494     4.529    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2_n_0
    SLICE_X55Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.609     8.248    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  3.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.227ns (37.549%)  route 0.378ns (62.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.499 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.250    -0.249    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[4]
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.150 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.023    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0
    SLICE_X50Y72         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.868    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y72         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/C
                         clock pessimism              0.275    -0.593    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.664    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.192ns (35.159%)  route 0.354ns (64.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.196    -0.081    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/AR[0]
    SLICE_X37Y81         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.820    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/s00_axi_aclk
    SLICE_X37Y81         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.157    -0.751    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.226ns (27.915%)  route 0.584ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.457    -0.045    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.098     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.127     0.179    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X38Y79         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.503    -0.367    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.129    -0.496    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.936%)  route 0.648ns (74.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.245    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X42Y78         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X42Y78         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.503    -0.367    
    SLICE_X42Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.227ns (27.848%)  route 0.588ns (72.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.132     0.185    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X38Y78         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.817    -0.872    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y78         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.503    -0.368    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.134    -0.502    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.227ns (26.525%)  route 0.629ns (73.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.499    -0.004    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.099     0.095 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.130     0.226    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0
    SLICE_X43Y76         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y76         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/C
                         clock pessimism              0.503    -0.370    
    SLICE_X43Y76         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.771    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.771    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.227ns (26.356%)  route 0.634ns (73.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.384    -0.118    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099    -0.019 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.250     0.231    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0
    SLICE_X39Y80         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.870    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X39Y80         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/C
                         clock pessimism              0.503    -0.366    
    SLICE_X39Y80         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.461    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.506%)  route 0.424ns (69.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=5, routed)           0.293    -0.196    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[20]
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.045    -0.151 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.130    -0.021    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0
    SLICE_X43Y73         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y73         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/C
                         clock pessimism              0.255    -0.619    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.714    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_DCC_clk_wiz_1_0_1
  To Clock:  clk_out1_DCC_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.746ns (11.292%)  route 5.860ns (88.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         5.026     4.472    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.327     4.799 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.834     5.633    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0
    SLICE_X49Y65         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y65         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X49Y65         FDPE (Recov_fdpe_C_PRE)     -0.561     8.294    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.744ns (11.869%)  route 5.524ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.325     4.491 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.804     5.296    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2_n_0
    SLICE_X48Y68         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.431     8.435    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y68         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X48Y68         FDCE (Recov_fdce_C_CLR)     -0.607     8.244    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.744ns (12.552%)  route 5.183ns (87.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325     4.365 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.589     4.954    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.433     8.437    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.853    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.607     8.246    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.740ns (12.628%)  route 5.120ns (87.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.321     4.213 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.674     4.887    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2_n_0
    SLICE_X51Y65         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.436     8.440    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y65         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X51Y65         FDCE (Recov_fdce_C_CLR)     -0.609     8.247    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.718ns (11.811%)  route 5.361ns (88.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.299     4.465 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.641     5.106    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X50Y68         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.432     8.436    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y68         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     8.491    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.718ns (12.101%)  route 5.215ns (87.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.339 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.621     4.960    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0
    SLICE_X48Y66         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y66         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X48Y66         FDPE (Recov_fdpe_C_PRE)     -0.359     8.495    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.746ns (13.115%)  route 4.942ns (86.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.113     3.559    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.327     3.886 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.829     4.715    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2_n_0
    SLICE_X54Y66         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y66         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.521     8.334    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.718ns (12.314%)  route 5.113ns (87.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.191 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.667     4.858    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X52Y67         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X52Y67         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X52Y67         FDPE (Recov_fdpe_C_PRE)     -0.361     8.493    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.744ns (13.311%)  route 4.845ns (86.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.340     3.786    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.325     4.111 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.505     4.616    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2_n_0
    SLICE_X54Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.523     8.334    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.740ns (13.449%)  route 4.762ns (86.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.268     3.714    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.321     4.035 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.494     4.529    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2_n_0
    SLICE_X55Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.609     8.248    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  3.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.227ns (37.549%)  route 0.378ns (62.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.499 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.250    -0.249    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[4]
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.150 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.023    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0
    SLICE_X50Y72         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.868    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y72         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/C
                         clock pessimism              0.275    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.590    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.192ns (35.159%)  route 0.354ns (64.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.196    -0.081    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/AR[0]
    SLICE_X37Y81         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.820    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/s00_axi_aclk
    SLICE_X37Y81         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.275    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.157    -0.677    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.226ns (27.915%)  route 0.584ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.457    -0.045    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.098     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.127     0.179    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X38Y79         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.074    -0.293    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.129    -0.422    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.936%)  route 0.648ns (74.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.245    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X42Y78         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X42Y78         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.074    -0.293    
    SLICE_X42Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.364    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.227ns (27.848%)  route 0.588ns (72.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.132     0.185    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X38Y78         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.817    -0.872    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y78         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.074    -0.294    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.134    -0.428    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.227ns (26.525%)  route 0.629ns (73.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.499    -0.004    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.099     0.095 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.130     0.226    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0
    SLICE_X43Y76         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y76         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/C
                         clock pessimism              0.503    -0.370    
                         clock uncertainty            0.074    -0.296    
    SLICE_X43Y76         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.391    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.697    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.697    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.227ns (26.356%)  route 0.634ns (73.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.384    -0.118    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099    -0.019 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.250     0.231    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0
    SLICE_X39Y80         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.870    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X39Y80         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/C
                         clock pessimism              0.503    -0.366    
                         clock uncertainty            0.074    -0.292    
    SLICE_X39Y80         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.387    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.506%)  route 0.424ns (69.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=5, routed)           0.293    -0.196    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[20]
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.045    -0.151 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.130    -0.021    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0
    SLICE_X43Y73         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y73         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.640    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_DCC_clk_wiz_1_0
  To Clock:  clk_out1_DCC_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.746ns (11.292%)  route 5.860ns (88.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         5.026     4.472    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.327     4.799 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.834     5.633    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0
    SLICE_X49Y65         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y65         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X49Y65         FDPE (Recov_fdpe_C_PRE)     -0.561     8.294    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.744ns (11.869%)  route 5.524ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.325     4.491 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.804     5.296    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2_n_0
    SLICE_X48Y68         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.431     8.435    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y68         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X48Y68         FDCE (Recov_fdce_C_CLR)     -0.607     8.244    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.744ns (12.552%)  route 5.183ns (87.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325     4.365 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.589     4.954    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.433     8.437    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.853    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.607     8.246    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.740ns (12.628%)  route 5.120ns (87.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.321     4.213 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.674     4.887    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2_n_0
    SLICE_X51Y65         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.436     8.440    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y65         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X51Y65         FDCE (Recov_fdce_C_CLR)     -0.609     8.247    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.718ns (11.811%)  route 5.361ns (88.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.299     4.465 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.641     5.106    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X50Y68         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.432     8.436    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y68         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.852    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     8.491    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.718ns (12.101%)  route 5.215ns (87.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.339 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.621     4.960    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0
    SLICE_X48Y66         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y66         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X48Y66         FDPE (Recov_fdpe_C_PRE)     -0.359     8.495    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.746ns (13.115%)  route 4.942ns (86.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.113     3.559    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.327     3.886 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.829     4.715    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2_n_0
    SLICE_X54Y66         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y66         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.521     8.334    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.718ns (12.314%)  route 5.113ns (87.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.191 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.667     4.858    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X52Y67         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X52Y67         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X52Y67         FDPE (Recov_fdpe_C_PRE)     -0.361     8.493    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.744ns (13.311%)  route 4.845ns (86.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.340     3.786    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.325     4.111 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.505     4.616    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2_n_0
    SLICE_X54Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.523     8.334    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.740ns (13.449%)  route 4.762ns (86.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.268     3.714    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.321     4.035 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.494     4.529    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2_n_0
    SLICE_X55Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.609     8.248    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  3.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.227ns (37.549%)  route 0.378ns (62.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.499 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.250    -0.249    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[4]
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.150 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.023    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0
    SLICE_X50Y72         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.868    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y72         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/C
                         clock pessimism              0.275    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.590    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.192ns (35.159%)  route 0.354ns (64.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.196    -0.081    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/AR[0]
    SLICE_X37Y81         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.820    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/s00_axi_aclk
    SLICE_X37Y81         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.275    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.157    -0.677    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.226ns (27.915%)  route 0.584ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.457    -0.045    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.098     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.127     0.179    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X38Y79         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.074    -0.293    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.129    -0.422    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.936%)  route 0.648ns (74.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.245    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X42Y78         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X42Y78         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.074    -0.293    
    SLICE_X42Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.364    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.227ns (27.848%)  route 0.588ns (72.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.132     0.185    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X38Y78         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.817    -0.872    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y78         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.074    -0.294    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.134    -0.428    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.227ns (26.525%)  route 0.629ns (73.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.499    -0.004    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.099     0.095 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.130     0.226    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0
    SLICE_X43Y76         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y76         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/C
                         clock pessimism              0.503    -0.370    
                         clock uncertainty            0.074    -0.296    
    SLICE_X43Y76         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.391    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.697    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.697    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.227ns (26.356%)  route 0.634ns (73.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.384    -0.118    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099    -0.019 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.250     0.231    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0
    SLICE_X39Y80         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.870    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X39Y80         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/C
                         clock pessimism              0.503    -0.366    
                         clock uncertainty            0.074    -0.292    
    SLICE_X39Y80         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.387    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.506%)  route 0.424ns (69.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=5, routed)           0.293    -0.196    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[20]
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.045    -0.151 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.130    -0.021    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0
    SLICE_X43Y73         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y73         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.640    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_DCC_clk_wiz_1_0_1
  To Clock:  clk_out1_DCC_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.746ns (11.292%)  route 5.860ns (88.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         5.026     4.472    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.327     4.799 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.834     5.633    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0
    SLICE_X49Y65         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y65         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X49Y65         FDPE (Recov_fdpe_C_PRE)     -0.561     8.295    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_P
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.744ns (11.869%)  route 5.524ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.325     4.491 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.804     5.296    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2_n_0
    SLICE_X48Y68         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.431     8.435    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y68         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X48Y68         FDCE (Recov_fdce_C_CLR)     -0.607     8.245    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_C
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.744ns (12.552%)  route 5.183ns (87.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.325     4.365 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.589     4.954    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.433     8.437    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X49Y67         FDCE (Recov_fdce_C_CLR)     -0.607     8.247    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.740ns (12.628%)  route 5.120ns (87.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.321     4.213 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.674     4.887    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2_n_0
    SLICE_X51Y65         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.436     8.440    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y65         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X51Y65         FDCE (Recov_fdce_C_CLR)     -0.609     8.248    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_C
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.718ns (11.811%)  route 5.361ns (88.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.720     4.166    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X49Y68         LUT2 (Prop_lut2_I1_O)        0.299     4.465 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.641     5.106    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X50Y68         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.432     8.436    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y68         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.491     8.927    
                         clock uncertainty           -0.074     8.853    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     8.492    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.718ns (12.101%)  route 5.215ns (87.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.594     4.040    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.339 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.621     4.960    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0
    SLICE_X48Y66         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X48Y66         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.855    
    SLICE_X48Y66         FDPE (Recov_fdpe_C_PRE)     -0.359     8.496    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_P
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.746ns (13.115%)  route 4.942ns (86.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.113     3.559    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.327     3.886 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.829     4.715    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2_n_0
    SLICE_X54Y66         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.435     8.439    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y66         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.521     8.335    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_C
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.718ns (12.314%)  route 5.113ns (87.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.445     3.892    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.299     4.191 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.667     4.858    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X52Y67         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.434     8.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X52Y67         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.855    
    SLICE_X52Y67         FDPE (Recov_fdpe_C_PRE)     -0.361     8.494    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.744ns (13.311%)  route 4.845ns (86.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.340     3.786    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.325     4.111 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.505     4.616    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2_n_0
    SLICE_X54Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.523     8.335    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_C
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.740ns (13.449%)  route 4.762ns (86.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.539    -0.973    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         4.268     3.714    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.321     4.035 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.494     4.529    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2_n_0
    SLICE_X55Y64         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        1.437     8.441    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y64         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X55Y64         FDCE (Recov_fdce_C_CLR)     -0.609     8.249    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_C
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  3.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.227ns (37.549%)  route 0.378ns (62.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.499 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.250    -0.249    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[4]
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.150 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.023    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0
    SLICE_X50Y72         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.868    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y72         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P/C
                         clock pessimism              0.275    -0.593    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.664    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.192ns (35.159%)  route 0.354ns (64.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.196    -0.081    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/AR[0]
    SLICE_X37Y81         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.820    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/s00_axi_aclk
    SLICE_X37Y81         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X37Y81         FDCE (Remov_fdce_C_CLR)     -0.157    -0.751    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.226ns (27.915%)  route 0.584ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.457    -0.045    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.098     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.127     0.179    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X38Y79         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.818    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.503    -0.367    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.129    -0.496    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.936%)  route 0.648ns (74.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.245    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X42Y78         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.871    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X42Y78         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.503    -0.367    
    SLICE_X42Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.438    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.227ns (27.848%)  route 0.588ns (72.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.456    -0.046    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099     0.053 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.132     0.185    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X38Y78         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.817    -0.872    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X38Y78         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.503    -0.368    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.134    -0.502    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.227ns (26.525%)  route 0.629ns (73.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.499    -0.004    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.099     0.095 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.130     0.226    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0
    SLICE_X43Y76         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y76         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P/C
                         clock pessimism              0.503    -0.370    
    SLICE_X43Y76         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.771    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.192ns (35.011%)  route 0.356ns (64.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.554    -0.627    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X43Y81         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.486 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[0]/Q
                         net (fo=4, routed)           0.158    -0.328    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg_n_0_[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.051    -0.277 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.198    -0.079    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X43Y80         FDCE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.821    -0.869    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X43Y80         FDCE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.157    -0.771    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.227ns (26.356%)  route 0.634ns (73.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y78         FDRE                                         r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  DCC_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=124, routed)         0.384    -0.118    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.099    -0.019 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.250     0.231    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0
    SLICE_X39Y80         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.819    -0.870    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X39Y80         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P/C
                         clock pessimism              0.503    -0.366    
    SLICE_X39Y80         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.461    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_P
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_DCC_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DCC_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.506%)  route 0.424ns (69.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.551    -0.630    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y71         FDRE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=5, routed)           0.293    -0.196    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[20]
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.045    -0.151 f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.130    -0.021    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0
    SLICE_X43Y73         FDPE                                         f  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCC_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DCC_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  DCC_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    DCC_i/clk_wiz_1/inst/clk_in1_DCC_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  DCC_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    DCC_i/clk_wiz_1/inst/clk_out1_DCC_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  DCC_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2424, routed)        0.816    -0.874    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X43Y73         FDPE                                         r  DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P/C
                         clock pessimism              0.255    -0.619    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.714    DCC_i/DCC_0/U0/DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.694    





