{"title": "ASIC Engineer, Design", "level": "", "location": "Sunnyvale, CA | Austin, TX | Menlo Park, CA", "description": "Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that spans one or more of the key areas required to build successful world-class complex SoC and IP for data center applications.", "salary": "US$212,000/year to US$291,000/year + bonus + equity + benefits", "key_qualifications": "15+ years of experience in micro-architecture and RTL development for complex control and data path IPs. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Experience in leading complex SOCs or IP subsystems", "preferred_qualifications": "Experience in data path development. Experience in CPU, Network protocols, NOC, Memory and Peripheral Subsystems. Experience with Synthesis, Timing Closure and Formal Verification Methodology. Master\u2019s or PhD degree in Electrical Engineering, Computer Science or related areas", "responsibilities": "Architecture exploration. Micro-architecture development. RTL development using Verilog, System Verilog and HLS. Soft and hard IP identification, selection and integration. Collaboration with verification and emulation teams in test plan development and debug. Collaboration with implementation team to close the design on timing and power.", "company": "meta", "url": "https://www.metacareers.com/jobs/271391462385976"}