[2021-09-09 10:03:01,987]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 10:03:01,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:02,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 10:03:02,224]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:02,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34582528 bytes

[2021-09-09 10:03:02,345]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 10:03:02,345]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:02,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6406144 bytes

[2021-09-09 10:03:02,368]mapper_test.py:220:[INFO]: area: 19 level: 3
[2021-09-09 12:02:22,171]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 12:02:22,172]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:22,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; ".

Peak memory: 14258176 bytes

[2021-09-09 12:02:22,409]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:22,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34627584 bytes

[2021-09-09 12:02:22,578]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 12:02:22,578]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:24,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :19
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13459456 bytes

[2021-09-09 12:02:24,362]mapper_test.py:220:[INFO]: area: 19 level: 3
[2021-09-09 13:32:24,794]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 13:32:24,795]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:25,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; ".

Peak memory: 14401536 bytes

[2021-09-09 13:32:25,080]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:25,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34476032 bytes

[2021-09-09 13:32:25,199]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 13:32:25,200]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:26,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13516800 bytes

[2021-09-09 13:32:26,989]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 15:07:21,910]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 15:07:21,910]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:21,910]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:22,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34324480 bytes

[2021-09-09 15:07:22,043]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 15:07:22,043]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:23,974]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13434880 bytes

[2021-09-09 15:07:23,975]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-09 15:36:25,740]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 15:36:25,740]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:25,740]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:25,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 15:36:25,882]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 15:36:25,882]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:27,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13459456 bytes

[2021-09-09 15:36:27,827]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-09 16:14:29,558]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 16:14:29,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:29,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:29,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-09-09 16:14:29,726]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 16:14:29,726]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:31,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13512704 bytes

[2021-09-09 16:14:31,670]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-09 16:49:12,475]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 16:49:12,475]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:12,475]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:12,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-09-09 16:49:12,639]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 16:49:12,639]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:14,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13545472 bytes

[2021-09-09 16:49:14,530]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-09 17:25:33,879]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-09 17:25:33,879]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:33,879]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:34,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34484224 bytes

[2021-09-09 17:25:34,014]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-09 17:25:34,015]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:35,978]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13557760 bytes

[2021-09-09 17:25:35,979]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-13 23:30:29,990]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-13 23:30:29,991]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:29,991]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:30,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34213888 bytes

[2021-09-13 23:30:30,153]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-13 23:30:30,153]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:31,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 12140544 bytes

[2021-09-13 23:30:31,882]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-13 23:42:28,596]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-13 23:42:28,596]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:28,596]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:28,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-09-13 23:42:28,773]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-13 23:42:28,773]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:28,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6504448 bytes

[2021-09-13 23:42:28,803]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-14 09:00:20,824]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-14 09:00:20,824]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:20,824]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:20,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33902592 bytes

[2021-09-14 09:00:20,994]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-14 09:00:20,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:22,690]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13434880 bytes

[2021-09-14 09:00:22,691]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-14 09:21:27,520]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-14 09:21:27,521]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:27,521]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:27,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-09-14 09:21:27,649]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-14 09:21:27,649]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:27,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6504448 bytes

[2021-09-14 09:21:27,677]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-15 15:33:44,704]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-15 15:33:44,706]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:44,706]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:44,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33972224 bytes

[2021-09-15 15:33:44,815]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-15 15:33:44,815]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:46,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 13332480 bytes

[2021-09-15 15:33:46,362]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-15 15:54:48,764]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-15 15:54:48,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:48,765]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:48,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33959936 bytes

[2021-09-15 15:54:48,876]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-15 15:54:48,876]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:48,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6037504 bytes

[2021-09-15 15:54:48,900]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-18 14:04:13,329]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-18 14:04:13,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:13,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:13,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33882112 bytes

[2021-09-18 14:04:13,441]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-18 14:04:13,441]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:15,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11636736 bytes

[2021-09-18 14:04:15,127]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-18 16:28:47,992]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-18 16:28:47,992]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:47,992]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:48,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33943552 bytes

[2021-09-18 16:28:48,159]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-18 16:28:48,160]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:49,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-09-18 16:28:49,804]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-22 08:59:07,081]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-22 08:59:07,082]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:07,082]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:07,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-09-22 08:59:07,257]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-22 08:59:07,257]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:08,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	Report mapping result:
		klut_size()     :36
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-09-22 08:59:08,113]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-22 11:27:27,304]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-22 11:27:27,304]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:27,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:27,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34160640 bytes

[2021-09-22 11:27:27,418]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-22 11:27:27,418]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:29,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-09-22 11:27:29,017]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-23 16:46:31,215]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-23 16:46:31,215]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:31,215]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:31,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-09-23 16:46:31,389]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-23 16:46:31,389]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:33,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-09-23 16:46:33,014]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-23 17:09:30,026]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-23 17:09:30,027]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:30,027]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:30,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-09-23 17:09:30,139]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-23 17:09:30,139]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:31,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11517952 bytes

[2021-09-23 17:09:31,758]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-23 18:11:06,782]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-23 18:11:06,782]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:06,783]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:06,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-23 18:11:06,892]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-23 18:11:06,892]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:08,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-09-23 18:11:08,480]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-27 16:38:14,088]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-27 16:38:14,088]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:14,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:14,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34037760 bytes

[2021-09-27 16:38:14,260]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-27 16:38:14,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:15,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-09-27 16:38:15,864]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-27 17:44:57,959]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-27 17:44:57,960]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:57,960]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:58,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-09-27 17:44:58,077]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-27 17:44:58,077]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:59,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
balancing!
	current map manager:
		current min nodes:54
		current min depth:5
rewriting!
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-27 17:44:59,808]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-28 02:11:12,309]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-28 02:11:12,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:12,310]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:12,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-09-28 02:11:12,420]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-28 02:11:12,420]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:14,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-28 02:11:14,008]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-28 16:50:36,553]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-28 16:50:36,554]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:36,554]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:36,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34447360 bytes

[2021-09-28 16:50:36,672]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-28 16:50:36,672]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:38,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-09-28 16:50:38,233]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-09-28 17:29:39,268]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-09-28 17:29:39,268]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:39,268]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:39,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-09-28 17:29:39,445]mapper_test.py:156:[INFO]: area: 15 level: 3
[2021-09-28 17:29:39,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:41,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-28 17:29:41,010]mapper_test.py:220:[INFO]: area: 16 level: 3
[2021-10-09 10:42:42,982]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-09 10:42:42,983]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:42,983]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:43,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33869824 bytes

[2021-10-09 10:42:43,093]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-09 10:42:43,094]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:43,123]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6455296 bytes

[2021-10-09 10:42:43,123]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-09 11:25:15,576]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-09 11:25:15,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:15,576]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:15,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34078720 bytes

[2021-10-09 11:25:15,684]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-09 11:25:15,685]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:15,716]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6623232 bytes

[2021-10-09 11:25:15,717]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-09 16:33:02,526]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-09 16:33:02,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:02,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:02,687]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-10-09 16:33:02,688]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-09 16:33:02,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:03,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11190272 bytes

[2021-10-09 16:33:03,504]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-09 16:50:10,075]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-09 16:50:10,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:10,076]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:10,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34037760 bytes

[2021-10-09 16:50:10,190]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-09 16:50:10,191]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:10,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-09 16:50:10,988]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-12 11:00:57,591]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-12 11:00:57,592]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:57,592]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:57,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-10-12 11:00:57,759]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-12 11:00:57,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:59,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-10-12 11:00:59,431]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-12 11:19:31,777]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-12 11:19:31,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:31,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:31,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-10-12 11:19:31,901]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-12 11:19:31,901]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:31,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6381568 bytes

[2021-10-12 11:19:31,935]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-12 13:36:26,077]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-12 13:36:26,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:26,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:26,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33906688 bytes

[2021-10-12 13:36:26,233]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-12 13:36:26,234]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:27,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11354112 bytes

[2021-10-12 13:36:27,913]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-12 15:07:06,181]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-12 15:07:06,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:06,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:06,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34009088 bytes

[2021-10-12 15:07:06,295]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-12 15:07:06,295]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:07,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11157504 bytes

[2021-10-12 15:07:07,926]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-12 18:52:03,613]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-12 18:52:03,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:03,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:03,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-10-12 18:52:03,781]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-12 18:52:03,781]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:05,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-12 18:52:05,429]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-18 11:45:35,749]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-18 11:45:35,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:35,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:35,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33980416 bytes

[2021-10-18 11:45:35,869]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-18 11:45:35,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:37,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11329536 bytes

[2021-10-18 11:45:37,504]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-18 12:04:20,504]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-18 12:04:20,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:20,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:20,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34148352 bytes

[2021-10-18 12:04:20,630]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-18 12:04:20,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:20,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-18 12:04:20,658]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-19 14:12:17,267]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-19 14:12:17,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:17,268]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:17,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-10-19 14:12:17,393]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-19 14:12:17,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:17,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 5947392 bytes

[2021-10-19 14:12:17,411]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-22 13:34:36,190]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-22 13:34:36,190]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:36,190]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:36,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-10-22 13:34:36,303]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-22 13:34:36,303]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:36,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 8859648 bytes

[2021-10-22 13:34:36,376]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-22 13:55:28,920]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-22 13:55:28,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:28,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:29,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-10-22 13:55:29,035]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-22 13:55:29,035]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:29,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 8863744 bytes

[2021-10-22 13:55:29,109]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-22 14:02:38,058]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-22 14:02:38,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:38,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:38,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-10-22 14:02:38,179]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-22 14:02:38,179]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:38,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6172672 bytes

[2021-10-22 14:02:38,199]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-22 14:05:58,920]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-22 14:05:58,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:58,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:59,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-10-22 14:05:59,040]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-22 14:05:59,041]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:59,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-22 14:05:59,066]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-23 13:35:02,647]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-23 13:35:02,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:02,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:02,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-10-23 13:35:02,808]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-23 13:35:02,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:04,438]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-10-23 13:35:04,439]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-24 17:46:42,513]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-24 17:46:42,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:42,514]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:42,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34058240 bytes

[2021-10-24 17:46:42,672]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-24 17:46:42,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:44,301]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-24 17:46:44,302]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-24 18:07:08,147]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-24 18:07:08,148]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:08,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:08,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-10-24 18:07:08,313]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-24 18:07:08,313]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:09,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
	current map manager:
		current min nodes:54
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-10-24 18:07:09,932]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-26 10:25:51,868]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-26 10:25:51,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:51,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:51,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34078720 bytes

[2021-10-26 10:25:51,991]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-26 10:25:51,991]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:52,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	current map manager:
		current min nodes:54
		current min depth:6
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 5873664 bytes

[2021-10-26 10:25:52,017]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-26 11:05:01,791]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-26 11:05:01,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:01,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:01,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34058240 bytes

[2021-10-26 11:05:01,909]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-26 11:05:01,909]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:03,543]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-10-26 11:05:03,543]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-26 11:25:41,750]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-26 11:25:41,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:41,750]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:41,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33951744 bytes

[2021-10-26 11:25:41,874]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-26 11:25:41,874]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:43,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():26
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-26 11:25:43,491]mapper_test.py:224:[INFO]: area: 26 level: 3
[2021-10-26 12:23:47,377]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-26 12:23:47,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:47,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:47,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34213888 bytes

[2021-10-26 12:23:47,497]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-26 12:23:47,497]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:49,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-10-26 12:23:49,121]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-26 14:13:20,091]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-26 14:13:20,092]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:20,092]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:20,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33890304 bytes

[2021-10-26 14:13:20,211]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-26 14:13:20,211]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:20,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 5701632 bytes

[2021-10-26 14:13:20,241]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-29 16:10:25,400]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-10-29 16:10:25,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:25,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-10-29 16:10:25,522]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-10-29 16:10:25,522]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:25,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :47
		klut.num_gates():29
		max delay       :3
		max area        :29
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
Peak memory: 5894144 bytes

[2021-10-29 16:10:25,539]mapper_test.py:224:[INFO]: area: 29 level: 3
[2021-11-03 09:52:18,384]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-03 09:52:18,385]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:18,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:18,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34045952 bytes

[2021-11-03 09:52:18,541]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-03 09:52:18,541]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:18,560]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :47
		klut.num_gates():29
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig_output.v
	Peak memory: 5926912 bytes

[2021-11-03 09:52:18,560]mapper_test.py:226:[INFO]: area: 29 level: 3
[2021-11-03 10:04:29,325]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-03 10:04:29,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:29,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:29,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33869824 bytes

[2021-11-03 10:04:29,446]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-03 10:04:29,447]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:29,466]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :49
		klut.num_gates():31
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig_output.v
	Peak memory: 5820416 bytes

[2021-11-03 10:04:29,467]mapper_test.py:226:[INFO]: area: 31 level: 3
[2021-11-03 13:44:29,101]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-03 13:44:29,102]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:29,102]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:29,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33918976 bytes

[2021-11-03 13:44:29,225]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-03 13:44:29,225]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:29,251]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :49
		klut.num_gates():31
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig_output.v
	Peak memory: 5754880 bytes

[2021-11-03 13:44:29,251]mapper_test.py:226:[INFO]: area: 31 level: 3
[2021-11-03 13:50:44,433]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-03 13:50:44,433]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:44,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:44,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 13:50:44,556]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-03 13:50:44,556]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:44,576]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :49
		klut.num_gates():31
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig_output.v
	Peak memory: 5849088 bytes

[2021-11-03 13:50:44,577]mapper_test.py:226:[INFO]: area: 31 level: 3
[2021-11-04 15:57:41,569]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-04 15:57:41,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:41,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:41,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34160640 bytes

[2021-11-04 15:57:41,692]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-04 15:57:41,692]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:41,711]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-04 15:57:41,712]mapper_test.py:226:[INFO]: area: 23 level: 3
[2021-11-16 12:28:30,702]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-16 12:28:30,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:30,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:30,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33923072 bytes

[2021-11-16 12:28:30,867]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-16 12:28:30,868]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:30,889]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.000803 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-16 12:28:30,890]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-16 14:17:28,131]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-16 14:17:28,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:28,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:28,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-11-16 14:17:28,303]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-16 14:17:28,304]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:28,332]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.000936 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-16 14:17:28,333]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-16 14:23:49,165]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-16 14:23:49,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:49,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:49,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33886208 bytes

[2021-11-16 14:23:49,311]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-16 14:23:49,311]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:49,339]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.000938 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-16 14:23:49,340]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-17 16:36:27,544]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-17 16:36:27,545]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:27,545]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:27,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33824768 bytes

[2021-11-17 16:36:27,663]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-17 16:36:27,663]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:27,692]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.001 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-17 16:36:27,692]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-18 10:19:04,330]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-18 10:19:04,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:04,330]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:04,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33927168 bytes

[2021-11-18 10:19:04,449]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-18 10:19:04,450]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:04,478]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.002599 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-18 10:19:04,478]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-23 16:11:54,962]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-23 16:11:54,963]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:54,963]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:55,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33959936 bytes

[2021-11-23 16:11:55,082]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-23 16:11:55,083]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:55,106]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.002124 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 6160384 bytes

[2021-11-23 16:11:55,107]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-23 16:42:53,512]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-23 16:42:53,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:53,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:53,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34201600 bytes

[2021-11-23 16:42:53,684]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-23 16:42:53,684]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:53,706]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.002617 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 6160384 bytes

[2021-11-23 16:42:53,707]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 11:39:06,542]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 11:39:06,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:06,543]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:06,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33914880 bytes

[2021-11-24 11:39:06,712]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 11:39:06,713]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:06,736]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 4.2e-05 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-24 11:39:06,737]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 12:02:20,775]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 12:02:20,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:20,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:20,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-11-24 12:02:20,893]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 12:02:20,893]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:20,916]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 4.2e-05 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5836800 bytes

[2021-11-24 12:02:20,917]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 12:06:06,964]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 12:06:06,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:06,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:07,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-11-24 12:06:07,132]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 12:06:07,132]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:07,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.000796 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5840896 bytes

[2021-11-24 12:06:07,150]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 12:11:43,129]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 12:11:43,129]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:43,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:43,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34103296 bytes

[2021-11-24 12:11:43,250]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 12:11:43,250]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:43,274]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00021 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5509120 bytes

[2021-11-24 12:11:43,275]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-24 12:58:05,829]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 12:58:05,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:05,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33980416 bytes

[2021-11-24 12:58:05,947]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 12:58:05,947]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,972]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.000626 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 5812224 bytes

[2021-11-24 12:58:05,973]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 13:12:03,335]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 13:12:03,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:03,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:03,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34279424 bytes

[2021-11-24 13:12:03,455]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 13:12:03,456]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:05,147]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 0.000648 secs
Mapping time: 0.000647 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 10948608 bytes

[2021-11-24 13:12:05,148]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 13:34:56,218]mapper_test.py:79:[INFO]: run case "cmb_comb"
[2021-11-24 13:34:56,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:56,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:56,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      37.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      16.0.  Edge =       56.  Cut =      144.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
E:  Del =    3.00.  Ar =      17.0.  Edge =       58.  Cut =      141.  T =     0.00 sec
F:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
A:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
E:  Del =    3.00.  Ar =      15.0.  Edge =       56.  Cut =      133.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 13:34:56,374]mapper_test.py:160:[INFO]: area: 15 level: 3
[2021-11-24 13:34:56,375]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:58,011]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
Mapping time: 4.2e-05 secs
Mapping time: 4.2e-05 secs
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v
	Peak memory: 11014144 bytes

[2021-11-24 13:34:58,012]mapper_test.py:228:[INFO]: area: 16 level: 3
