GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v'
Compiling module 'lcd114_test'("C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v":3)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v":191)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v":219)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v":223)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v":249)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\src\top.v":253)
NOTE  (EX0101) : Current top module is "lcd114_test"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\impl\gwsynthesis\lcd114_test.vg" completed
[100%] Generate report file "C:\Users\TrWyFowrd\Desktop\temp\design_main_test\spi_lcd\impl\gwsynthesis\lcd114_test_syn.rpt.html" completed
GowinSynthesis finish
