library ieee;
use ieee.std_logic_1164.all;

entity full_adder_1_bit is
	port (
		
	);
end entity full_adder_1_bit;

architecture explicit_comb of mux4to1 is
begin

end;
