<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>DisassemblerEmitter.cpp source code [llvm/llvm/utils/TableGen/DisassemblerEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/DisassemblerEmitter.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='DisassemblerEmitter.cpp.html'>DisassemblerEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- DisassemblerEmitter.cpp - Generate a disassembler ------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="CodeGenTarget.h.html">"CodeGenTarget.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="WebAssemblyDisassemblerEmitter.h.html">"WebAssemblyDisassemblerEmitter.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="X86DisassemblerTables.h.html">"X86DisassemblerTables.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="X86RecognizableInstr.h.html">"X86RecognizableInstr.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/TableGen/Error.h.html">"llvm/TableGen/Error.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/TableGen/TableGenBackend.h.html">"llvm/TableGen/TableGenBackend.h"</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="18">18</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::X86Disassembler</span>;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i class="doc">/// DisassemblerEmitter - Contains disassembler table emitters for various</i></td></tr>
<tr><th id="21">21</th><td><i class="doc">/// architectures.</i></td></tr>
<tr><th id="22">22</th><td><i class="doc"></i></td></tr>
<tr><th id="23">23</th><td><i class="doc">/// X86 Disassembler Emitter</i></td></tr>
<tr><th id="24">24</th><td><i class="doc">///</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// *** IF YOU'RE HERE TO RESOLVE A "Primary decode conflict", LOOK DOWN NEAR</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">///     THE END OF THIS COMMENT!</i></td></tr>
<tr><th id="27">27</th><td><i class="doc">///</i></td></tr>
<tr><th id="28">28</th><td><i class="doc">/// The X86 disassembler emitter is part of the X86 Disassembler, which is</i></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// documented in lib/Target/X86/X86Disassembler.h.</i></td></tr>
<tr><th id="30">30</th><td><i class="doc">///</i></td></tr>
<tr><th id="31">31</th><td><i class="doc">/// The emitter produces the tables that the disassembler uses to translate</i></td></tr>
<tr><th id="32">32</th><td><i class="doc">/// instructions.  The emitter generates the following tables:</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">///</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">/// - One table (CONTEXTS_SYM) that contains a mapping of attribute masks to</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">///   instruction contexts.  Although for each attribute there are cases where</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">///   that attribute determines decoding, in the majority of cases decoding is</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">///   the same whether or not an attribute is present.  For example, a 64-bit</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">///   instruction with an OPSIZE prefix and an XS prefix decodes the same way in</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">///   all cases as a 64-bit instruction with only OPSIZE set.  (The XS prefix</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">///   may have effects on its execution, but does not change the instruction</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">///   returned.)  This allows considerable space savings in other tables.</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// - Six tables (ONEBYTE_SYM, TWOBYTE_SYM, THREEBYTE38_SYM, THREEBYTE3A_SYM,</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">///   THREEBYTEA6_SYM, and THREEBYTEA7_SYM contain the hierarchy that the</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">///   decoder traverses while decoding an instruction.  At the lowest level of</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">///   this hierarchy are instruction UIDs, 16-bit integers that can be used to</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">///   uniquely identify the instruction and correspond exactly to its position</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">///   in the list of CodeGenInstructions for the target.</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">/// - One table (INSTRUCTIONS_SYM) contains information about the operands of</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">///   each instruction and how to decode them.</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">///</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// During table generation, there may be conflicts between instructions that</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">/// occupy the same space in the decode tables.  These conflicts are resolved as</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// follows in setTableFields() (X86DisassemblerTables.cpp)</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">///</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// - If the current context is the native context for one of the instructions</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">///   (that is, the attributes specified for it in the LLVM tables specify</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">///   precisely the current context), then it has priority.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// - If the current context isn't native for either of the instructions, then</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">///   the higher-priority context wins (that is, the one that is more specific).</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">///   That hierarchy is determined by outranks() (X86DisassemblerTables.cpp)</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// - If the current context is native for both instructions, then the table</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">///   emitter reports a conflict and dies.</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">///</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// *** RESOLUTION FOR "Primary decode conflict"S</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">///</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// If two instructions collide, typically the solution is (in order of</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// likelihood):</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">///</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">/// (1) to filter out one of the instructions by editing filter()</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">///     (X86RecognizableInstr.cpp).  This is the most common resolution, but</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">///     check the Intel manuals first to make sure that (2) and (3) are not the</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">///     problem.</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// (2) to fix the tables (X86.td and its subsidiaries) so the opcodes are</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">///     accurate.  Sometimes they are not.</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// (3) to fix the tables to reflect the actual context (for example, required</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">///     prefixes), and possibly to add a new context by editing</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">///     include/llvm/Support/X86DisassemblerDecoderCommon.h.  This is unlikely</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">///     to be the cause.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">///</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// DisassemblerEmitter.cpp contains the implementation for the emitter,</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">///   which simply pulls out instructions from the CodeGenTarget and pushes them</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">///   into X86DisassemblerTables.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// X86DisassemblerTables.h contains the interface for the instruction tables,</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">///   which manage and emit the structures discussed above.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">/// X86DisassemblerTables.cpp contains the implementation for the instruction</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">///   tables.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">/// X86ModRMFilters.h contains filters that can be used to determine which</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">///   ModR/M values are valid for a particular instruction.  These are used to</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">///   populate ModRMDecisions.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// X86RecognizableInstr.h contains the interface for a single instruction,</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">///   which knows how to translate itself from a CodeGenInstruction and provide</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">///   the information necessary for integration into the tables.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// X86RecognizableInstr.cpp contains the implementation for a single</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">///   instruction.</i></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><b>extern</b> <em>void</em> <dfn class="decl" id="_ZN4llvm19EmitFixedLenDecoderERNS_12RecordKeeperERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_SB_SB_" title='llvm::EmitFixedLenDecoder' data-ref="_ZN4llvm19EmitFixedLenDecoderERNS_12RecordKeeperERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_SB_SB_">EmitFixedLenDecoder</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col0 decl" id="90RK" title='RK' data-type='llvm::RecordKeeper &amp;' data-ref="90RK">RK</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="91OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="91OS">OS</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col2 decl" id="92PredicateNamespace" title='PredicateNamespace' data-type='const std::string &amp;' data-ref="92PredicateNamespace">PredicateNamespace</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="93GPrefix" title='GPrefix' data-type='const std::string &amp;' data-ref="93GPrefix">GPrefix</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col4 decl" id="94GPostfix" title='GPostfix' data-type='const std::string &amp;' data-ref="94GPostfix">GPostfix</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col5 decl" id="95ROK" title='ROK' data-type='const std::string &amp;' data-ref="95ROK">ROK</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col6 decl" id="96RFail" title='RFail' data-type='const std::string &amp;' data-ref="96RFail">RFail</dfn>, <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col7 decl" id="97L" title='L' data-type='const std::string &amp;' data-ref="97L">L</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm16EmitDisassemblerERNS_12RecordKeeperERNS_11raw_ostreamE" title='llvm::EmitDisassembler' data-ref="_ZN4llvm16EmitDisassemblerERNS_12RecordKeeperERNS_11raw_ostreamE">EmitDisassembler</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col8 decl" id="98Records" title='Records' data-type='llvm::RecordKeeper &amp;' data-ref="98Records">Records</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="99OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="99OS">OS</dfn>) {</td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> <dfn class="local col0 decl" id="100Target" title='Target' data-type='llvm::CodeGenTarget' data-ref="100Target">Target</dfn><a class="ref" href="CodeGenTarget.h.html#_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE" title='llvm::CodeGenTarget::CodeGenTarget' data-ref="_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE">(</a><a class="local col8 ref" href="#98Records" title='Records' data-ref="98Records">Records</a>);</td></tr>
<tr><th id="107">107</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>" * "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>" Disassembler"</q>, <span class='refarg'><a class="local col9 ref" href="#99OS" title='OS' data-ref="99OS">OS</a></span>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i>// X86 uses a custom disassembler.</i></td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86"</q>) {</td></tr>
<tr><th id="111">111</th><td>    <a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> <a class="ref fake" href="X86DisassemblerTables.h.html#_ZN4llvm15X86Disassembler18DisassemblerTablesC1Ev" title='llvm::X86Disassembler::DisassemblerTables::DisassemblerTables' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTablesC1Ev"></a><dfn class="local col1 decl" id="101Tables" title='Tables' data-type='llvm::X86Disassembler::DisassemblerTables' data-ref="101Tables">Tables</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a>*&gt; <dfn class="local col2 decl" id="102numberedInstructions" title='numberedInstructions' data-type='ArrayRef&lt;const llvm::CodeGenInstruction *&gt;' data-ref="102numberedInstructions">numberedInstructions</dfn> =</td></tr>
<tr><th id="114">114</th><td>      <a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget26getInstructionsByEnumValueEv" title='llvm::CodeGenTarget::getInstructionsByEnumValue' data-ref="_ZNK4llvm13CodeGenTarget26getInstructionsByEnumValueEv">getInstructionsByEnumValue</a>();</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="103i" title='i' data-type='unsigned int' data-ref="103i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="104e" title='e' data-type='unsigned int' data-ref="104e">e</dfn> = <a class="local col2 ref" href="#102numberedInstructions" title='numberedInstructions' data-ref="102numberedInstructions">numberedInstructions</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a> != <a class="local col4 ref" href="#104e" title='e' data-ref="104e">e</a>; ++<a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a>)</td></tr>
<tr><th id="117">117</th><td>      <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<a class="ref" href="X86RecognizableInstr.h.html#_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt" title='llvm::X86Disassembler::RecognizableInstr::processInstr' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt">processInstr</a>(<span class='refarg'><a class="local col1 ref" href="#101Tables" title='Tables' data-ref="101Tables">Tables</a></span>, *<a class="local col2 ref" href="#102numberedInstructions" title='numberedInstructions' data-ref="102numberedInstructions">numberedInstructions</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a>]</a>, <a class="local col3 ref" href="#103i" title='i' data-ref="103i">i</a>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="local col1 ref" href="#101Tables" title='Tables' data-ref="101Tables">Tables</a>.<a class="ref" href="X86DisassemblerTables.h.html#_ZN4llvm15X86Disassembler18DisassemblerTables12hasConflictsEv" title='llvm::X86Disassembler::DisassemblerTables::hasConflicts' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables12hasConflictsEv">hasConflicts</a>()) {</td></tr>
<tr><th id="120">120</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm10PrintErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintError' data-ref="_ZN4llvm10PrintErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintError</a>(<a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget15getTargetRecordEv" title='llvm::CodeGenTarget::getTargetRecord' data-ref="_ZNK4llvm13CodeGenTarget15getTargetRecordEv">getTargetRecord</a>()-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Primary decode conflict"</q>);</td></tr>
<tr><th id="121">121</th><td>      <b>return</b>;</td></tr>
<tr><th id="122">122</th><td>    }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <a class="local col1 ref" href="#101Tables" title='Tables' data-ref="101Tables">Tables</a>.<a class="ref" href="X86DisassemblerTables.h.html#_ZNK4llvm15X86Disassembler18DisassemblerTables4emitERNS_11raw_ostreamE" title='llvm::X86Disassembler::DisassemblerTables::emit' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables4emitERNS_11raw_ostreamE">emit</a>(<span class='refarg'><a class="local col9 ref" href="#99OS" title='OS' data-ref="99OS">OS</a></span>);</td></tr>
<tr><th id="125">125</th><td>    <b>return</b>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// WebAssembly has variable length opcodes, so can't use EmitFixedLenDecoder</i></td></tr>
<tr><th id="129">129</th><td><i>  // below (which depends on a Size table-gen Record), and also uses a custom</i></td></tr>
<tr><th id="130">130</th><td><i>  // disassembler.</i></td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (<a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"WebAssembly"</q>) {</td></tr>
<tr><th id="132">132</th><td>    <a class="ref" href="WebAssemblyDisassemblerEmitter.h.html#_ZN4llvm33emitWebAssemblyDisassemblerTablesERNS_11raw_ostreamERKNS_8ArrayRefIPKNS_18CodeGenInstructionEEE" title='llvm::emitWebAssemblyDisassemblerTables' data-ref="_ZN4llvm33emitWebAssemblyDisassemblerTablesERNS_11raw_ostreamERKNS_8ArrayRefIPKNS_18CodeGenInstructionEEE">emitWebAssemblyDisassemblerTables</a>(<span class='refarg'><a class="local col9 ref" href="#99OS" title='OS' data-ref="99OS">OS</a></span>, <a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget26getInstructionsByEnumValueEv" title='llvm::CodeGenTarget::getInstructionsByEnumValue' data-ref="_ZNK4llvm13CodeGenTarget26getInstructionsByEnumValueEv">getInstructionsByEnumValue</a>());</td></tr>
<tr><th id="133">133</th><td>    <b>return</b>;</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i>// ARM and Thumb have a CHECK() macro to deal with DecodeStatuses.</i></td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM"</q> || <a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Thumb"</q> ||</td></tr>
<tr><th id="138">138</th><td>      <a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64"</q> || <a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM64"</q>) {</td></tr>
<tr><th id="139">139</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col5 decl" id="105PredicateNamespace" title='PredicateNamespace' data-type='std::string' data-ref="105PredicateNamespace">PredicateNamespace</dfn> = <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>();</td></tr>
<tr><th id="140">140</th><td>    <b>if</b> (<a class="local col5 ref" href="#105PredicateNamespace" title='PredicateNamespace' data-ref="105PredicateNamespace">PredicateNamespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"Thumb"</q>)</td></tr>
<tr><th id="141">141</th><td>      <a class="local col5 ref" href="#105PredicateNamespace" title='PredicateNamespace' data-ref="105PredicateNamespace">PredicateNamespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>"ARM"</q>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <a class="ref" href="#_ZN4llvm19EmitFixedLenDecoderERNS_12RecordKeeperERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_SB_SB_" title='llvm::EmitFixedLenDecoder' data-ref="_ZN4llvm19EmitFixedLenDecoderERNS_12RecordKeeperERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_SB_SB_">EmitFixedLenDecoder</a>(<span class='refarg'><a class="local col8 ref" href="#98Records" title='Records' data-ref="98Records">Records</a></span>, <span class='refarg'><a class="local col9 ref" href="#99OS" title='OS' data-ref="99OS">OS</a></span>, <a class="local col5 ref" href="#105PredicateNamespace" title='PredicateNamespace' data-ref="105PredicateNamespace">PredicateNamespace</a>,</td></tr>
<tr><th id="144">144</th><td>                        <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"if (!Check(S, "</q>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"))"</q>,</td></tr>
<tr><th id="145">145</th><td>                        <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"S"</q>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"MCDisassembler::Fail"</q>,</td></tr>
<tr><th id="146">146</th><td>                        <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"  MCDisassembler::DecodeStatus S = "</q></td></tr>
<tr><th id="147">147</th><td>                          <q>"MCDisassembler::Success;\n(void)S;"</q>);</td></tr>
<tr><th id="148">148</th><td>    <b>return</b>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <a class="ref" href="#_ZN4llvm19EmitFixedLenDecoderERNS_12RecordKeeperERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_SB_SB_" title='llvm::EmitFixedLenDecoder' data-ref="_ZN4llvm19EmitFixedLenDecoderERNS_12RecordKeeperERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_SB_SB_SB_SB_">EmitFixedLenDecoder</a>(<span class='refarg'><a class="local col8 ref" href="#98Records" title='Records' data-ref="98Records">Records</a></span>, <span class='refarg'><a class="local col9 ref" href="#99OS" title='OS' data-ref="99OS">OS</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col0 ref" href="#100Target" title='Target' data-ref="100Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>(),</td></tr>
<tr><th id="152">152</th><td>                      <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"if ("</q>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>" == MCDisassembler::Fail)"</q>,</td></tr>
<tr><th id="153">153</th><td>                      <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"MCDisassembler::Success"</q>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"MCDisassembler::Fail"</q>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>""</q>);</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="157">157</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
