{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714444863155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714444863157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 23:41:02 2024 " "Processing started: Mon Apr 29 23:41:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714444863157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714444863157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714444863158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714444863683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controler " "Found entity 1: dma_controler" {  } { { "aux_files/DMA.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/DMA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/paralel_out.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/paralel_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_OUT " "Found entity 1: Parallel_OUT" {  } { { "aux_files/paralel_out.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/paralel_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/paralel_in.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/paralel_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_IN " "Found entity 1: Parallel_IN" {  } { { "aux_files/paralel_in.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/paralel_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Adder_Imm.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Adder_Imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_8 " "Found entity 1: ADDER_8" {  } { { "aux_files/Adder_Imm.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Adder_Imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/MUX4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/MUX4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1 " "Found entity 1: MUX_4X1" {  } { { "aux_files/MUX4x1.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/MUX4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/AND_2X1.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/AND_2X1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND2X1 " "Found entity 1: AND2X1" {  } { { "aux_files/AND_2X1.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/AND_2X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/ULA_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/ULA_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_TB " "Found entity 1: ULA_TB" {  } { { "aux_files/ULA_TB.sv" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/ULA_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Program_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Program_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_8 " "Found entity 1: PROGRAM_COUNTER_8" {  } { { "aux_files/Program_Counter.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Instruction_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Instruction_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "aux_files/Instruction_Memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Instruction_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Control_Unit.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Control_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_4 " "Found entity 1: ADDER_4" {  } { { "aux_files/Adder.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Mod_Teste_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Mod_Teste_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste_ex " "Found entity 1: Mod_Teste_ex" {  } { { "aux_files/Mod_Teste_ex.bdf" "" { Schematic "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "aux_files/ULA.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/register.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8BITS " "Found entity 1: register_8BITS" {  } { { "aux_files/register.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_number " "Found entity 1: cont_number" {  } { { "aux_files/contador.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_freq " "Found entity 1: DIV_freq" {  } { { "aux_files/div_freq.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/div_freq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/DECODIFICADOR.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/DECODIFICADOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_4x7 " "Found entity 1: DECOD_4x7" {  } { { "aux_files/DECODIFICADOR.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/DECODIFICADOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/MUX_2X1_file.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/MUX_2X1_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Found entity 1: MUX_2X1" {  } { { "aux_files/MUX_2X1_file.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/MUX_2X1_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/Mod_Teste.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/Mod_Teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/LCD_TEST2.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/LCD_TEST2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "aux_files/LCD_Controller.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714444863866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714444863866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714444863970 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..1\] Mod_Teste.v(10) " "Output port \"LEDG\[5..1\]\" at Mod_Teste.v(10) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1714444863977 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.v(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.v(11) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1714444863977 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1714444863977 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "aux_files/Mod_Teste.v" "MyLCD" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444863981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444863983 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444863984 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444863984 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "aux_files/LCD_TEST2.v" "u0" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444863985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "aux_files/LCD_Controller.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444863986 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_4x7 DECOD_4x7:myDecod00 " "Elaborating entity \"DECOD_4x7\" for hierarchy \"DECOD_4x7:myDecod00\"" {  } { { "aux_files/Mod_Teste.v" "myDecod00" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444863989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8BITS register_8BITS:myReg " "Elaborating entity \"register_8BITS\" for hierarchy \"register_8BITS:myReg\"" {  } { { "aux_files/Mod_Teste.v" "myReg" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1 MUX_2X1:MuxULASrc " "Elaborating entity \"MUX_2X1\" for hierarchy \"MUX_2X1:MuxULASrc\"" {  } { { "aux_files/Mod_Teste.v" "MuxULASrc" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1 MUX_4X1:MuxImmSrc " "Elaborating entity \"MUX_4X1\" for hierarchy \"MUX_4X1:MuxImmSrc\"" {  } { { "aux_files/Mod_Teste.v" "MuxImmSrc" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MUX4x1.v(15) " "Verilog HDL assignment warning at MUX4x1.v(15): truncated value with size 12 to match size of target (8)" {  } { { "aux_files/MUX4x1.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/MUX4x1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444864007 "|Mod_Teste|MUX_4X1:MuxImmSrc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MUX4x1.v(18) " "Verilog HDL assignment warning at MUX4x1.v(18): truncated value with size 12 to match size of target (8)" {  } { { "aux_files/MUX4x1.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/MUX4x1.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444864007 "|Mod_Teste|MUX_4X1:MuxImmSrc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MUX4x1.v(21) " "Verilog HDL assignment warning at MUX4x1.v(21): truncated value with size 12 to match size of target (8)" {  } { { "aux_files/MUX4x1.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/MUX4x1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444864007 "|Mod_Teste|MUX_4X1:MuxImmSrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:myULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:myULA\"" {  } { { "aux_files/Mod_Teste.v" "myULA" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(16) " "Verilog HDL assignment warning at ULA.v(16): truncated value with size 32 to match size of target (8)" {  } { { "aux_files/ULA.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/ULA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714444864012 "|Mod_Teste|ULA:myULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:my_unit_control " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:my_unit_control\"" {  } { { "aux_files/Mod_Teste.v" "my_unit_control" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864013 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864014 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Control_Unit.v(20) " "Inferred latch for \"Branch\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc Control_Unit.v(20) " "Inferred latch for \"ResultSrc\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Control_Unit.v(20) " "Inferred latch for \"MemWrite\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Control_Unit.v(20) " "Inferred latch for \"ImmSrc\[0\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Control_Unit.v(20) " "Inferred latch for \"ImmSrc\[1\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] Control_Unit.v(20) " "Inferred latch for \"ULAControl\[0\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] Control_Unit.v(20) " "Inferred latch for \"ULAControl\[1\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] Control_Unit.v(20) " "Inferred latch for \"ULAControl\[2\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc Control_Unit.v(20) " "Inferred latch for \"ULASrc\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Control_Unit.v(20) " "Inferred latch for \"RegWrite\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864015 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:my_instruction_memory " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:my_instruction_memory\"" {  } { { "aux_files/Mod_Teste.v" "my_instruction_memory" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_4 ADDER_4:my_adder " "Elaborating entity \"ADDER_4\" for hierarchy \"ADDER_4:my_adder\"" {  } { { "aux_files/Mod_Teste.v" "my_adder" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_8 ADDER_8:myadder8 " "Elaborating entity \"ADDER_8\" for hierarchy \"ADDER_8:myadder8\"" {  } { { "aux_files/Mod_Teste.v" "myadder8" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER_8 PROGRAM_COUNTER_8:my_program_counter " "Elaborating entity \"PROGRAM_COUNTER_8\" for hierarchy \"PROGRAM_COUNTER_8:my_program_counter\"" {  } { { "aux_files/Mod_Teste.v" "my_program_counter" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATA_MEMORY:my_data_memory " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATA_MEMORY:my_data_memory\"" {  } { { "aux_files/Mod_Teste.v" "my_data_memory" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714444864028 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "data_memory.v(39) " "Verilog HDL Conditional Statement error at data_memory.v(39): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1714444864081 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j data_memory.v(27) " "Verilog HDL Always Construct warning at data_memory.v(27): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1714444864091 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[0\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[0\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[0\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[0\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864196 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[1\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[1\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[1\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[1\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864196 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[2\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[2\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[2\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[2\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864196 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[3\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[3\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[3\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[3\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864196 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[4\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[4\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[4\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[4\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864197 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[5\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[5\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[5\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[5\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864197 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[6\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[6\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[6\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[6\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864197 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[1\]\[7\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[1\]\[7\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\]\[7\] data_memory.v(27) " "Inferred latch for \"register\[1\]\[7\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864197 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[0\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[0\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[0\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[0\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864197 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[1\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[1\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[1\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[1\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864197 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[2\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[2\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[2\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[2\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864198 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[3\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[3\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[3\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[3\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864198 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[4\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[4\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[4\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[4\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864198 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[5\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[5\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[5\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[5\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864198 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[6\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[6\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[6\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[6\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864198 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[2\]\[7\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[2\]\[7\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864198 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\]\[7\] data_memory.v(27) " "Inferred latch for \"register\[2\]\[7\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864199 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[3\]\[0\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[3\]\[0\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864199 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[3\]\[0\] data_memory.v(27) " "Inferred latch for \"register\[3\]\[0\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864199 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[3\]\[1\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[3\]\[1\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864199 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[3\]\[1\] data_memory.v(27) " "Inferred latch for \"register\[3\]\[1\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864199 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "register\[3\]\[2\] data_memory.v(39) " "HDL error at data_memory.v(39): can't infer register for \"register\[3\]\[2\]\" because its behavior does not match any supported register model" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 39 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1714444864199 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[3\]\[2\] data_memory.v(27) " "Inferred latch for \"register\[3\]\[2\]\" at data_memory.v(27)" {  } { { "aux_files/data_memory.v" "" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/data_memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714444864199 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DATA_MEMORY:my_data_memory " "Can't elaborate user hierarchy \"DATA_MEMORY:my_data_memory\"" {  } { { "aux_files/Mod_Teste.v" "my_data_memory" { Text "/home/vitorluca/Documentos/ufcg/3_periodo/lab_arquitetura/repositorio/lasd/sprint 10/aux_files/Mod_Teste.v" 311 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714444864670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 21 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714444864972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 23:41:04 2024 " "Processing ended: Mon Apr 29 23:41:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714444864972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714444864972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714444864972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714444864972 ""}
