# VHDL Exercises
Github repository to store the VHDL exercises that I'm doing.

The exercises are tested with Modelsim.

Exercise "its-too-hot", "politically-correct-system", "serial-adder" and "wheres-max" are from
the book *Logic Design and Verification Using SystemVerilog* by Donald Thomas.
