
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035381                       # Number of seconds simulated
sim_ticks                                 35380965063                       # Number of ticks simulated
final_tick                               563297221722                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314013                       # Simulator instruction rate (inst/s)
host_op_rate                                   396301                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3365438                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902148                       # Number of bytes of host memory used
host_seconds                                 10513.03                       # Real time elapsed on the host
sim_insts                                  3301229633                       # Number of instructions simulated
sim_ops                                    4166329091                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1054848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1926016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       692096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3678080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1671680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1671680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15047                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5407                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28735                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13060                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13060                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29813997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54436503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19561253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103956463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50649                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47248005                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47248005                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47248005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29813997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54436503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19561253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151204468                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84846440                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31069667                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25276984                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075083                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13115361                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12241067                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3192710                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91380                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34343730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169670955                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31069667                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15433777                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35639711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652590                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5225607                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16782687                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       824841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83751392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48111681     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913839      2.29%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2494314      2.98%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3780686      4.51%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3668614      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2790348      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655592      1.98%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2490288      2.97%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16846030     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83751392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366187                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999742                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35485566                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5109512                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34346149                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268067                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8542092                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5265568                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          288                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202961638                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8542092                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37356363                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1027689                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1345026                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32699100                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781117                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197065685                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          939                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1201770                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274590455                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917734576                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917734576                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103841346                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41761                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23486                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7872941                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18259681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9679603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187454                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3199399                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183177975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147562638                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       273922                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59568164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181087077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83751392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761913                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28948053     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18455209     22.04%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11929580     14.24%     70.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8126321      9.70%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7607046      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057384      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2986375      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895440      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745984      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83751392                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725061     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149235     14.24%     83.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173759     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122792816     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084821      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14563221      9.87%     94.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8105111      5.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147562638                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739173                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048064                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380198646                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242786591                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143415140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148610702                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500037                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6991747                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2457154                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8542092                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         602839                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98202                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183217591                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1198324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18259681                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9679603                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22947                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440228                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144727494                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706765                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2835136                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21630217                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272170                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7923452                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705758                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143452654                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143415140                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92145414                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258759061                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690291                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356105                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60313308                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109281                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75209300                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28848746     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21680280     28.83%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7983161     10.61%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572143      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3817977      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1886014      2.51%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1864043      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800332      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3756604      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75209300                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3756604                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254670427                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374982126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1095048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848464                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848464                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178600                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178600                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651280253                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198085206                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187480363                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84846440                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30706466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24955032                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095988                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12848489                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11982694                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3241830                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88986                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30817702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170284098                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30706466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15224524                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37457629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11249407                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6161816                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15095889                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       903212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83544164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46086535     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3297020      3.95%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2653308      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6469226      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1744140      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2256040      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1631446      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          911559      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18494890     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83544164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361906                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006968                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32241926                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5975456                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36018073                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243067                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9065638                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5246531                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41694                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203593698                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81483                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9065638                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34605025                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1329016                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1168782                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33842273                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3533426                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196385442                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30357                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1463631                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1099047                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1151                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    274974959                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    916775094                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    916775094                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168568278                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106406646                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39977                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22384                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9692467                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18313755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9318094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146114                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3018919                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185730934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38428                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147551055                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285591                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64158819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195930746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83544164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28874454     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18032257     21.58%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11799493     14.12%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8740646     10.46%     80.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7520858      9.00%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3896097      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3341656      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       625603      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713100      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83544164                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         864742     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176427     14.50%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175172     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122941409     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2099547      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16329      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14647736      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7846034      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147551055                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739036                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1216346                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380148210                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249928820                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143794966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148767401                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553442                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7219645                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2379763                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9065638                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         539598                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80109                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185769364                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       407177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18313755                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9318094                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1253388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2431316                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145205592                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13741536                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2345462                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21381395                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20484727                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7639859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711393                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143890634                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143794966                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93700362                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264569261                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694767                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354162                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98754044                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121279556                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64490654                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2100637                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74478526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140739                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28822466     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20699513     27.79%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8423689     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4733466      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3869366      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1571220      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1866848      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       938049      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3553909      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74478526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98754044                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121279556                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18032438                       # Number of memory references committed
system.switch_cpus1.commit.loads             11094107                       # Number of loads committed
system.switch_cpus1.commit.membars              16328                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17425697                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109277162                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2469081                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3553909                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256694827                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380611943                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1302276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98754044                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121279556                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98754044                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859169                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859169                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163915                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163915                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653226927                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198752833                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187857036                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32656                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84846440                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31411607                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25612089                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2098540                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13008283                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12246451                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3381417                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92462                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31392830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172509621                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31411607                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15627868                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38298705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11149180                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5207921                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15498208                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1019465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83924282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45625577     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2529009      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4720077      5.62%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4720854      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2924925      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2333892      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1459322      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1369191      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18241435     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83924282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370217                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033198                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32737340                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5148546                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36789361                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226667                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9022357                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5310910                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2483                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206940293                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        12476                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9022357                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35120248                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         994260                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       894499                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34587922                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3304986                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199539212                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1373827                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1011162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280286134                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    930764571                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    930764571                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173211823                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107074240                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35502                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17054                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9208929                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18457245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9416825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118235                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3066676                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188105430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149805790                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       296056                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63657689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194655357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83924282                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785011                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898617                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28645673     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18317311     21.83%     55.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11991109     14.29%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7928608      9.45%     79.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8360818      9.96%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4012694      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3203838      3.82%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       723181      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741050      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83924282                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         933183     72.38%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179115     13.89%     86.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176941     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125306528     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2012368      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17055      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14482672      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7987167      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149805790                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765611                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1289239                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008606                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385121151                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251797549                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146378377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151095029                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       467961                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7165421                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1864                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2263463                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9022357                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         515037                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89768                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188139539                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       372078                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18457245                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9416825                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17054                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1308342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2478091                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147823566                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13823053                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1982218                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21617647                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20963364                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7794594                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742248                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146424168                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146378377                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93290051                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267707364                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725215                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348478                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100877976                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124210723                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63929168                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2121662                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74901925                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151074                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28285509     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21052374     28.11%     65.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8747984     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4358121      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4341618      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750631      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1756849      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       943415      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3665424      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74901925                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100877976                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124210723                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18445185                       # Number of memory references committed
system.switch_cpus2.commit.loads             11291824                       # Number of loads committed
system.switch_cpus2.commit.membars              17054                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17928432                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111904453                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2561896                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3665424                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259376392                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385308064                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 922158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100877976                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124210723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100877976                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841080                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841080                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188948                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188948                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664012889                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203359336                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190122883                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34108                       # number of misc regfile writes
system.l2.replacements                          28736                       # number of replacements
system.l2.tagsinuse                      32767.974000                       # Cycle average of tags in use
system.l2.total_refs                          1702645                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61504                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.683484                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1223.461788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.833509                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3629.581410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.644143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5300.600671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.245723                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2366.486656                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7612.527739                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6912.831232                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5689.761128                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037337                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.110766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.161761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.232316                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.210963                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.173638                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33789                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134498                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56365                       # number of Writeback hits
system.l2.Writeback_hits::total                 56365                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56693                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33789                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134498                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44016                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56693                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33789                       # number of overall hits
system.l2.overall_hits::total                  134498                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8236                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15047                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5407                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28730                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5407                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28735                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8241                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15047                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5407                       # number of overall misses
system.l2.overall_misses::total                 28735                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       521369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    434757756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       584957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    778103094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       638029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    303294116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1517899321                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       252897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        252897                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       521369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    435010653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       584957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    778103094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       638029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    303294116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1518152218                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       521369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    435010653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       584957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    778103094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       638029                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    303294116                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1518152218                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163228                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56365                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56365                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52257                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163233                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52257                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163233                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.157621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.209744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.137948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176011                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.157701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.209744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.137948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176037                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.157701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.209744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.137948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176037                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40105.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52787.488587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44996.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51711.510201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45573.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56092.864065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52833.251688                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 50579.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 50579.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40105.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52786.148890                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44996.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51711.510201                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45573.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56092.864065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52832.859509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40105.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52786.148890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44996.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51711.510201                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45573.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56092.864065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52832.859509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13060                       # number of writebacks
system.l2.writebacks::total                     13060                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28730                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28735                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       446568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    386862100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       508570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    690955158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       557191                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    272104347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1351433934                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       222709                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       222709                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       446568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    387084809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       508570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    690955158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       557191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    272104347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1351656643                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       446568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    387084809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       508570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    690955158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       557191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    272104347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1351656643                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.157621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.209744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.137948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176011                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.157701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.209744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.137948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.157701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.209744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.137948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176037                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34351.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46972.085964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39120.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45919.795175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39799.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50324.458480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47039.120571                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 44541.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44541.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34351.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46970.611455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39120.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45919.795175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39799.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50324.458480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47038.686027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34351.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46970.611455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39120.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45919.795175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39799.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50324.458480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47038.686027                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996912                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016790285                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049980.413306                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996912                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16782668                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16782668                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16782668                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16782668                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16782668                       # number of overall hits
system.cpu0.icache.overall_hits::total       16782668                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       743860                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       743860                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       743860                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       743860                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       743860                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       743860                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16782687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16782687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16782687                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16782687                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16782687                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16782687                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39150.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39150.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39150.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39150.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39150.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39150.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537153                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537153                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537153                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537153                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41319.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41319.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41319.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52257                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173620007                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52513                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.229067                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.271462                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.728538                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911217                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088783                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10427374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10427374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185140                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17655                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17655                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17612514                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17612514                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17612514                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17612514                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132804                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132804                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2962                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2962                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135766                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135766                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135766                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135766                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4286708948                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4286708948                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    172045398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    172045398                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4458754346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4458754346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4458754346                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4458754346                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10560178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10560178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17748280                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17748280                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17748280                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17748280                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012576                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007650                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007650                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007650                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007650                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32278.462607                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32278.462607                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58084.199190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58084.199190                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32841.465065                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32841.465065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32841.465065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32841.465065                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       491871                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 37836.230769                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24643                       # number of writebacks
system.cpu0.dcache.writebacks::total            24643                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80552                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2957                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52252                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52252                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52257                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    838286672                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    838286672                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       269567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       269567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    838556239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    838556239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    838556239                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    838556239                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16043.149966                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16043.149966                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 53913.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53913.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16046.773427                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16046.773427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16046.773427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16046.773427                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996553                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016958489                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050319.534274                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996553                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15095872                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15095872                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15095872                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15095872                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15095872                       # number of overall hits
system.cpu1.icache.overall_hits::total       15095872                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       808753                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       808753                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       808753                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       808753                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       808753                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       808753                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15095889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15095889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15095889                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15095889                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15095889                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15095889                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47573.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47573.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47573.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47573.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47573.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47573.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       611646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       611646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       611646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       611646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       611646                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       611646                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47049.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47049.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47049.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47049.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47049.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47049.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71740                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180626938                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71996                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2508.846853                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.477395                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.522605                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900302                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099698                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10440230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10440230                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6905674                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6905674                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21696                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21696                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16328                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17345904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17345904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17345904                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17345904                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       151529                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       151529                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151529                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151529                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151529                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151529                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4665670567                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4665670567                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4665670567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4665670567                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4665670567                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4665670567                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10591759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10591759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6905674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6905674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17497433                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17497433                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17497433                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17497433                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014306                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008660                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008660                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008660                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008660                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30790.611480                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30790.611480                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30790.611480                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30790.611480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30790.611480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30790.611480                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21210                       # number of writebacks
system.cpu1.dcache.writebacks::total            21210                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79789                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79789                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79789                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79789                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79789                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79789                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71740                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71740                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71740                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1282616566                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1282616566                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1282616566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1282616566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1282616566                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1282616566                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17878.680875                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17878.680875                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17878.680875                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17878.680875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17878.680875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17878.680875                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996496                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015248453                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192761.237581                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996496                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15498192                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15498192                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15498192                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15498192                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15498192                       # number of overall hits
system.cpu2.icache.overall_hits::total       15498192                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       812987                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       812987                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       812987                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       812987                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       812987                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       812987                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15498208                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15498208                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15498208                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15498208                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15498208                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15498208                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50811.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50811.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50811.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50811.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50811.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50811.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       679913                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       679913                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       679913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       679913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       679913                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       679913                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48565.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48565.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48565.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48565.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48565.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48565.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39196                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169310662                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39452                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4291.560935                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.520114                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.479886                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904375                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095625                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10545952                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10545952                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7119799                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7119799                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17054                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17054                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17054                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17054                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17665751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17665751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17665751                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17665751                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102363                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102363                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102363                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102363                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102363                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102363                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3249673375                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3249673375                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3249673375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3249673375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3249673375                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3249673375                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10648315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10648315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7119799                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7119799                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17768114                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17768114                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17768114                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17768114                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009613                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009613                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005761                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005761                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005761                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31746.562479                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31746.562479                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31746.562479                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31746.562479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31746.562479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31746.562479                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10512                       # number of writebacks
system.cpu2.dcache.writebacks::total            10512                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63167                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63167                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63167                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63167                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63167                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63167                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39196                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39196                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39196                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39196                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    557918281                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    557918281                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    557918281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    557918281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    557918281                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    557918281                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14234.061664                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14234.061664                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14234.061664                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14234.061664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14234.061664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14234.061664                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
