Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May 13 18:13:23 2024
| Host         : Ruhma-Rizwan running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file bf16_accelerator_top_methodology_drc_routed.rpt -pb bf16_accelerator_top_methodology_drc_routed.pb -rpx bf16_accelerator_top_methodology_drc_routed.rpx
| Design       : bf16_accelerator_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 205
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-14 | Critical Warning | LUT on the clock tree         | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 3          |
| TIMING-16 | Warning          | Large setup violation         | 61         |
| TIMING-18 | Warning          | Missing input or output delay | 121        |
| TIMING-20 | Warning          | Non-clocked latch             | 16         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT addmul_module/oper_b[mantissa][6]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Critical Warning
LUT on the clock tree  
The LUT bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Critical Warning
LUT on the clock tree  
The LUT maxmin_module/result[15]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell addmul_module/result_special_reg[14]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) addmul_module/result_special_reg[0]/CLR,
addmul_module/result_special_reg[10]/PRE,
addmul_module/result_special_reg[11]/PRE,
addmul_module/result_special_reg[12]/PRE,
addmul_module/result_special_reg[13]/PRE,
addmul_module/result_special_reg[14]/PRE,
addmul_module/result_special_reg[1]/CLR,
addmul_module/result_special_reg[2]/CLR,
addmul_module/result_special_reg[3]/CLR,
addmul_module/result_special_reg[4]/CLR,
addmul_module/result_special_reg[5]/CLR,
addmul_module/result_special_reg[7]/PRE,
addmul_module/result_special_reg[8]/PRE
addmul_module/result_special_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell addmul_module/result_special_reg[15]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) addmul_module/result_special_reg[15]/CLR
addmul_module/result_special_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell addmul_module/result_special_reg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) addmul_module/result_special_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[31]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[30]_replica/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[32]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.268 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.329 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[28]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[24]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.410 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.480 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[27]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[29]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[26]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.559 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/fpcsr_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/fpcsr_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.571 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.648 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[31]/S (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[25]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.682 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.683 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/aligned_sum_mantissa_one_reg[30]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.815 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between addmul_module/aligned_sum_mantissa_one_reg[19]/C (clocked by clk) and addmul_module/result_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.073 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.356 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.362 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.374 ns between addmul_module/product_exp_one_reg[5]_replica/C (clocked by clk) and addmul_module/sum_exp_one_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on operand_a[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on operand_a[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on operand_a[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on operand_a[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on operand_a[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on operand_a[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on operand_a[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on operand_a[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on operand_a[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on operand_a[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on operand_a[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on operand_a[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on operand_a[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on operand_a[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on operand_a[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on operand_a[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on operand_a[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on operand_a[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on operand_a[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on operand_a[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on operand_a[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on operand_a[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on operand_a[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on operand_a[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on operand_a[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on operand_a[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on operand_a[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on operand_a[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on operand_a[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on operand_a[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on operand_a[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on operand_a[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on operand_b[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on operand_b[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on operand_b[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on operand_b[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on operand_b[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on operand_b[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on operand_b[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on operand_b[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on operand_b[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on operand_b[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on operand_b[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on operand_b[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on operand_b[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on operand_b[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on operand_b[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on operand_b[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on operand_c[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on operand_c[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on operand_c[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on operand_c[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on operand_c[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on operand_c[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on operand_c[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on operand_c[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on operand_c[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on operand_c[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on operand_c[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on operand_c[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on operand_c[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on operand_c[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on operand_c[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on operand_c[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on operand_c[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on operand_c[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on operand_c[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on operand_c[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on operand_c[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on operand_c[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on operand_c[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on operand_c[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on operand_c[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on operand_c[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on operand_c[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on operand_c[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on operand_c[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on operand_c[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on operand_c[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on operand_c[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on operation[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on operation[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on operation[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on operation[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on fpcsr[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on fpcsr[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on fpcsr[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on fpcsr[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on result[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on result[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on result[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on result[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on result[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on result[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on result[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on result[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on result[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on result[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on result[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on result[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on result[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on result[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on result[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on result[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on result[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on result[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on result[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on result[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on result[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on result[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on result[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on result[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on result[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on result[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on result[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on result[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on result[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on result[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on result[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on result[9] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[0] cannot be properly analyzed as its control pin addmul_module/result_special_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[10] cannot be properly analyzed as its control pin addmul_module/result_special_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[11] cannot be properly analyzed as its control pin addmul_module/result_special_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[12] cannot be properly analyzed as its control pin addmul_module/result_special_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[13] cannot be properly analyzed as its control pin addmul_module/result_special_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[14] cannot be properly analyzed as its control pin addmul_module/result_special_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[15] cannot be properly analyzed as its control pin addmul_module/result_special_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[1] cannot be properly analyzed as its control pin addmul_module/result_special_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[2] cannot be properly analyzed as its control pin addmul_module/result_special_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[3] cannot be properly analyzed as its control pin addmul_module/result_special_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[4] cannot be properly analyzed as its control pin addmul_module/result_special_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[5] cannot be properly analyzed as its control pin addmul_module/result_special_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[6]/L7 (in addmul_module/result_special_reg[6] macro) cannot be properly analyzed as its control pin addmul_module/result_special_reg[6]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[7] cannot be properly analyzed as its control pin addmul_module/result_special_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[8] cannot be properly analyzed as its control pin addmul_module/result_special_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch addmul_module/result_special_reg[9] cannot be properly analyzed as its control pin addmul_module/result_special_reg[9]/G is not reached by a timing clock
Related violations: <none>


