<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints_oldboard.ucf

</twCmdLine><twDesign>FPGA_main.ncd</twDesign><twDesignPath>FPGA_main.ncd</twDesignPath><twPCF>FPGA_main.pcf</twPCF><twPcfPath>FPGA_main.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s250e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_10&quot;	 = period &quot;clk_10_tm&quot; 10 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>324</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>59</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status (SLICE_X20Y29.CE), 24 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.176</twSlack><twSrc BELType="FF">pps_status_count_3</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>4.313</twTotPathDel><twClkSkew dest = "0.041" src = "0.052">0.011</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_3</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>pps_status_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>4.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.497</twSlack><twSrc BELType="FF">pps_status_count_1</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>3.992</twTotPathDel><twClkSkew dest = "0.041" src = "0.052">0.011</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_1</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>pps_status_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>1.472</twRouteDel><twTotDel>3.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.558</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>3.931</twTotPathDel><twClkSkew dest = "0.041" src = "0.052">0.011</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.408</twRouteDel><twTotDel>3.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_23 (SLICE_X19Y21.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.582</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.905</twTotPathDel><twClkSkew dest = "0.039" src = "0.052">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_cy&lt;0&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>3.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>87.8</twPctLog><twPctRoute>12.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.706</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.781</twTotPathDel><twClkSkew dest = "0.039" src = "0.052">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X19Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count&lt;2&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>3.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>87.9</twPctLog><twPctRoute>12.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.800</twSlack><twSrc BELType="FF">pps_status_count_1</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.687</twTotPathDel><twClkSkew dest = "0.039" src = "0.052">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_1</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pps_status_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count&lt;1&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.284</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>3.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>89.1</twPctLog><twPctRoute>10.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_21 (SLICE_X19Y20.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.685</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.802</twTotPathDel><twClkSkew dest = "0.039" src = "0.052">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_cy&lt;0&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>3.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.809</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew dest = "0.039" src = "0.052">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X19Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count&lt;2&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>3.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>87.6</twPctLog><twPctRoute>12.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.903</twSlack><twSrc BELType="FF">pps_status_count_1</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.584</twTotPathDel><twClkSkew dest = "0.039" src = "0.052">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_1</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X19Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>pps_status_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count&lt;1&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.181</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>3.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>88.8</twPctLog><twPctRoute>11.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_20 (SLICE_X19Y20.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">pps_status_count_20</twSrc><twDest BELType="FF">pps_status_count_20</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_status_count_20</twSrc><twDest BELType='FF'>pps_status_count_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>pps_status_count_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y20.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>pps_status_count&lt;20&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;20&gt;</twBEL><twBEL>pps_status_count_20</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_4 (SLICE_X19Y12.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.410</twSlack><twSrc BELType="FF">pps_status_count_4</twSrc><twDest BELType="FF">pps_status_count_4</twDest><twTotPathDel>1.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_status_count_4</twSrc><twDest BELType='FF'>pps_status_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y12.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count&lt;4&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;4&gt;</twBEL><twBEL>pps_status_count_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>1.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_8 (SLICE_X19Y14.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.410</twSlack><twSrc BELType="FF">pps_status_count_8</twSrc><twDest BELType="FF">pps_status_count_8</twDest><twTotPathDel>1.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_status_count_8</twSrc><twDest BELType='FF'>pps_status_count_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X19Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>pps_status_count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y14.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>pps_status_count&lt;8&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;8&gt;</twBEL><twBEL>pps_status_count_8</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>1.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpfx" slack="6.933" period="10.000" constraintValue="10.000" deviceLimit="3.067" freqLimit="326.052" physResource="PLL_clock_gen/DCM_SP_INST/CLKFX" logResource="PLL_clock_gen/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y0.CLKFX" clockNet="PLL_clock_gen/CLKFX_BUF"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="PLL_clock_gen/DCM_SP_INST/CLKIN" logResource="PLL_clock_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="clk_10_i_IBUFG1"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="PLL_clock_gen/DCM_SP_INST/CLKIN" logResource="PLL_clock_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="clk_10_i_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_148&quot; = period &quot;clk_148_tm&quot; 149 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>15051</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2285</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>6.777</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="1" sType="EndPoint">Paths for end point serial_interface/state_FSM_FFd1 (SLICE_X2Y41.F4), 16 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.066</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_1</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd1</twDest><twTotPathDel>6.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_1</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp><twBEL>serial_interface/recieve_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0008</twComp><twBEL>serial_interface/state_FSM_FFd1-In27_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N324</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd1</twComp><twBEL>serial_interface/state_FSM_FFd1-In27</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>serial_interface/state_FSM_FFd1-In27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd1</twComp><twBEL>serial_interface/state_FSM_FFd1-In145</twBEL><twBEL>serial_interface/state_FSM_FFd1</twBEL></twPathDel><twLogDel>3.931</twLogDel><twRouteDel>2.346</twRouteDel><twTotDel>6.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_3</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd1</twDest><twTotPathDel>6.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_3</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y39.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;3&gt;</twComp><twBEL>serial_interface/recieve_byte_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>serial_interface/recieve_byte&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0008</twComp><twBEL>serial_interface/state_FSM_FFd1-In27_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N324</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd1</twComp><twBEL>serial_interface/state_FSM_FFd1-In27</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>serial_interface/state_FSM_FFd1-In27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd1</twComp><twBEL>serial_interface/state_FSM_FFd1-In145</twBEL><twBEL>serial_interface/state_FSM_FFd1</twBEL></twPathDel><twLogDel>3.930</twLogDel><twRouteDel>2.250</twRouteDel><twTotDel>6.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_4</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd1</twDest><twTotPathDel>6.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_4</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y38.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp><twBEL>serial_interface/recieve_byte_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0008</twComp><twBEL>serial_interface/state_FSM_FFd1-In27_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N324</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd1</twComp><twBEL>serial_interface/state_FSM_FFd1-In27</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>serial_interface/state_FSM_FFd1-In27</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y41.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd1</twComp><twBEL>serial_interface/state_FSM_FFd1-In145</twBEL><twBEL>serial_interface/state_FSM_FFd1</twBEL></twPathDel><twLogDel>3.930</twLogDel><twRouteDel>2.248</twRouteDel><twTotDel>6.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="1" sType="EndPoint">Paths for end point f_gen/count_15 (SLICE_X13Y7.SR), 33 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">f_gen/count_28</twSrc><twDest BELType="FF">f_gen/count_15</twDest><twTotPathDel>6.245</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>f_gen/count_28</twSrc><twDest BELType='FF'>f_gen/count_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>f_gen/count&lt;28&gt;</twComp><twBEL>f_gen/count_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>f_gen/count&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_lut&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>f_gen/count&lt;10&gt;</twComp><twBEL>f_gen/count_mux0003&lt;5&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>f_gen/count_mux0003&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>f_gen/count&lt;15&gt;</twComp><twBEL>f_gen/count_15</twBEL></twPathDel><twLogDel>2.979</twLogDel><twRouteDel>3.266</twRouteDel><twTotDel>6.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="FF">f_gen/count_7</twSrc><twDest BELType="FF">f_gen/count_15</twDest><twTotPathDel>6.014</twTotPathDel><twClkSkew dest = "0.004" src = "0.008">0.004</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>f_gen/count_7</twSrc><twDest BELType='FF'>f_gen/count_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>f_gen/count&lt;7&gt;</twComp><twBEL>f_gen/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>f_gen/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_lut&lt;0&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;0&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>f_gen/count&lt;10&gt;</twComp><twBEL>f_gen/count_mux0003&lt;5&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>f_gen/count_mux0003&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>f_gen/count&lt;15&gt;</twComp><twBEL>f_gen/count_15</twBEL></twPathDel><twLogDel>3.285</twLogDel><twRouteDel>2.729</twRouteDel><twTotDel>6.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">f_gen/count_25</twSrc><twDest BELType="FF">f_gen/count_15</twDest><twTotPathDel>6.007</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>f_gen/count_25</twSrc><twDest BELType='FF'>f_gen/count_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>f_gen/count&lt;25&gt;</twComp><twBEL>f_gen/count_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>f_gen/count&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_lut&lt;5&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>f_gen/count&lt;10&gt;</twComp><twBEL>f_gen/count_mux0003&lt;5&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>f_gen/count_mux0003&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>f_gen/count&lt;15&gt;</twComp><twBEL>f_gen/count_15</twBEL></twPathDel><twLogDel>2.939</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>6.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="1" sType="EndPoint">Paths for end point f_gen/count_5 (SLICE_X10Y2.SR), 34 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.009</twSlack><twSrc BELType="FF">f_gen/count_28</twSrc><twDest BELType="FF">f_gen/count_5</twDest><twTotPathDel>6.220</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>f_gen/count_28</twSrc><twDest BELType='FF'>f_gen/count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>f_gen/count&lt;28&gt;</twComp><twBEL>f_gen/count_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>f_gen/count&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_lut&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>f_gen/count&lt;3&gt;</twComp><twBEL>f_gen/count_mux0003&lt;5&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>N93</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y2.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>f_gen/count&lt;5&gt;</twComp><twBEL>f_gen/count_5</twBEL></twPathDel><twLogDel>2.979</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>6.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.222</twSlack><twSrc BELType="FF">f_gen/count_7</twSrc><twDest BELType="FF">f_gen/count_5</twDest><twTotPathDel>5.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>f_gen/count_7</twSrc><twDest BELType='FF'>f_gen/count_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>f_gen/count&lt;7&gt;</twComp><twBEL>f_gen/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>f_gen/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_lut&lt;0&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;0&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>f_gen/count&lt;3&gt;</twComp><twBEL>f_gen/count_mux0003&lt;5&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>N93</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y2.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>f_gen/count&lt;5&gt;</twComp><twBEL>f_gen/count_5</twBEL></twPathDel><twLogDel>3.285</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>5.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">f_gen/count_25</twSrc><twDest BELType="FF">f_gen/count_5</twDest><twTotPathDel>5.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>f_gen/count_25</twSrc><twDest BELType='FF'>f_gen/count_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>f_gen/count&lt;25&gt;</twComp><twBEL>f_gen/count_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>f_gen/count&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_lut&lt;5&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>f_gen/pulse_state_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>f_gen/pulse_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>f_gen/count&lt;3&gt;</twComp><twBEL>f_gen/count_mux0003&lt;5&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>N93</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y2.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>f_gen/count&lt;5&gt;</twComp><twBEL>f_gen/count_5</twBEL></twPathDel><twLogDel>2.939</twLogDel><twRouteDel>3.043</twRouteDel><twTotDel>5.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_b_delay_1 (SLICE_X23Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">genlock_register_15_1</twSrc><twDest BELType="FF">LTC_b_delay_1</twDest><twTotPathDel>0.845</twTotPathDel><twClkSkew dest = "0.026" src = "0.024">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_15_1</twSrc><twDest BELType='FF'>LTC_b_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X20Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>genlock_register_15_1</twComp><twBEL>genlock_register_15_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>genlock_register_15_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_b_delay&lt;1&gt;</twComp><twBEL>LTC_b_delay_1</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point serial_interface/SDA_delay_1 (SLICE_X1Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">serial_interface/SDA_delay_0</twSrc><twDest BELType="FF">serial_interface/SDA_delay_1</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/SDA_delay_0</twSrc><twDest BELType='FF'>serial_interface/SDA_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X1Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>serial_interface/SDA_delay&lt;1&gt;</twComp><twBEL>serial_interface/SDA_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>serial_interface/SDA_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>serial_interface/SDA_delay&lt;1&gt;</twComp><twBEL>serial_interface/SDA_delay_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_a_delay_13 (SLICE_X35Y31.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.849</twSlack><twSrc BELType="FF">genlock_register_8_5</twSrc><twDest BELType="FF">LTC_a_delay_13</twDest><twTotPathDel>0.844</twTotPathDel><twClkSkew dest = "0.019" src = "0.024">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_8_5</twSrc><twDest BELType='FF'>LTC_a_delay_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X33Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>genlock_register_8_5</twComp><twBEL>genlock_register_8_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>genlock_register_8_5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_a_delay&lt;13&gt;</twComp><twBEL>LTC_a_delay_13</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Twpl" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="communication/update_line&lt;1&gt;/CLK" logResource="communication/Mshreg_update_line_0/SRL16E/WS" locationPin="SLICE_X16Y34.CLK" clockNet="clk_148"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Twph" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="communication/update_line&lt;1&gt;/CLK" logResource="communication/Mshreg_update_line_0/SRL16E/WS" locationPin="SLICE_X16Y34.CLK" clockNet="clk_148"/><twPinLimit anchorID="64" type="MINLOWPULSE" name="Twpl" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="VCXO_pll/phase_detector/clk_ref_dec_delayed&lt;1&gt;/CLK" logResource="VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS" locationPin="SLICE_X20Y32.CLK" clockNet="clk_148"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_100&quot; = FROM &quot;multi_cycle_100&quot; TO &quot;multi_cycle_100&quot; &quot;TS_clk_10&quot; / 1000;" ScopeName="">TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP         &quot;multi_cycle_100&quot; TS_clk_10 / 1000;</twConstName><twItemCnt>649943</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>14.026</twMaxDel></twConstHead><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_3 (SLICE_X29Y9.F3), 33387 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>99985.974</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_1</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_3</twDest><twTotPathDel>13.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_1</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_3</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X42Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X42Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;3&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;3&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_3</twBEL></twPathDel><twLogDel>7.364</twLogDel><twRouteDel>6.162</twRouteDel><twTotDel>13.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>99985.982</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_4</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_3</twDest><twTotPathDel>13.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_4</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_3</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X41Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X41Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;3&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;3&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_3</twBEL></twPathDel><twLogDel>7.220</twLogDel><twRouteDel>6.298</twRouteDel><twTotDel>13.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>99986.001</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_0</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_3</twDest><twTotPathDel>13.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_0</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_3</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X42Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X42Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;3&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;3&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_3</twBEL></twPathDel><twLogDel>7.416</twLogDel><twRouteDel>6.083</twRouteDel><twTotDel>13.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_1 (SLICE_X26Y8.F1), 33387 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>99986.092</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_1</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>13.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_1</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X42Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X42Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>7.412</twLogDel><twRouteDel>5.996</twRouteDel><twTotDel>13.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>99986.100</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_4</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>13.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_4</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X41Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X41Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>7.268</twLogDel><twRouteDel>6.132</twRouteDel><twTotDel>13.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>99986.119</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_0</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>13.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_0</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X42Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X42Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>7.464</twLogDel><twRouteDel>5.917</twRouteDel><twTotDel>13.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_10 (SLICE_X31Y16.F2), 33387 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>99986.203</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_1</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_10</twDest><twTotPathDel>13.297</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_1</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_10</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X42Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X42Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;10&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;10&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_10</twBEL></twPathDel><twLogDel>7.364</twLogDel><twRouteDel>5.933</twRouteDel><twTotDel>13.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>99986.211</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_4</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_10</twDest><twTotPathDel>13.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_4</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_10</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X41Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X41Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;10&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;10&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_10</twBEL></twPathDel><twLogDel>7.220</twLogDel><twRouteDel>6.069</twRouteDel><twTotDel>13.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>99986.230</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_0</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_10</twDest><twTotPathDel>13.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_0</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_10</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X42Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X42Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;7&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;26&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;13&gt;1_INV_0</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;10&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;10&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_10</twBEL></twPathDel><twLogDel>7.416</twLogDel><twRouteDel>5.854</twRouteDel><twTotDel>13.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP
        &quot;multi_cycle_100&quot; TS_clk_10 / 1000;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_19 (SLICE_X19Y8.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMinDelay" ><twTotDel>1.110</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_18</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_19</twDest><twDelConst>0.000</twDelConst><twDel>0.662</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.110</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_18</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>dac_OCXO/shift_reg&lt;19&gt;</twComp><twBEL>dac_OCXO/shift_reg_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>dac_OCXO/shift_reg&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y8.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>dac_OCXO/shift_reg&lt;19&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;19&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_19</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_23 (SLICE_X14Y2.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMinDelay" ><twTotDel>1.194</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_22</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_23</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_22</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X14Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>dac_OCXO/shift_reg&lt;23&gt;</twComp><twBEL>dac_OCXO/shift_reg_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>dac_OCXO/shift_reg&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y2.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dac_OCXO/shift_reg&lt;23&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;23&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_23</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>1.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_18 (SLICE_X19Y8.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMinDelay" ><twTotDel>1.164</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_17</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_18</twDest><twDelConst>0.000</twDelConst><twDel>0.713</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.161</twTotPathDel><twClkSkew dest = "0.021" src = "0.024">0.003</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_17</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>dac_OCXO/shift_reg&lt;17&gt;</twComp><twBEL>dac_OCXO/shift_reg_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>dac_OCXO/shift_reg&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y8.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>dac_OCXO/shift_reg&lt;19&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;18&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_18</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>1.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>74.1</twPctLog><twPctRoute>25.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="90" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_148&quot; = FROM &quot;multi_cycle_148&quot; TO &quot;multi_cycle_148&quot; &quot;TS_clk_148&quot; / 149;" ScopeName="">TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_148&quot; TO TIMEGRP         &quot;multi_cycle_148&quot; TS_clk_148 / 149;</twConstName><twItemCnt>3194</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>62</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.319</twMaxDel></twConstHead><twPathRptBanner iPaths="63" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (SLICE_X12Y55.F3), 63 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>993.681</twSlack><twSrc BELType="FF">VCXO_pll/phase_detector/phase_diff_1</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twDest><twTotPathDel>5.817</twTotPathDel><twClkSkew dest = "0.007" src = "0.009">0.002</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/phase_detector/phase_diff_1</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;2&gt;</twComp><twBEL>VCXO_pll/phase_detector/phase_diff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;1&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_1_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twBEL></twPathDel><twLogDel>3.897</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>67.0</twPctLog><twPctRoute>33.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>993.725</twSlack><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twDest><twTotPathDel>5.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;1&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_1_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twBEL></twPathDel><twLogDel>3.845</twLogDel><twRouteDel>1.930</twRouteDel><twTotDel>5.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>993.760</twSlack><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twDest><twTotPathDel>5.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X12Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;5&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_1_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twBEL></twPathDel><twLogDel>3.831</twLogDel><twRouteDel>1.909</twRouteDel><twTotDel>5.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (SLICE_X12Y55.G3), 63 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>993.681</twSlack><twSrc BELType="FF">VCXO_pll/phase_detector/phase_diff_1</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twTotPathDel>5.817</twTotPathDel><twClkSkew dest = "0.007" src = "0.009">0.002</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/phase_detector/phase_diff_1</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;2&gt;</twComp><twBEL>VCXO_pll/phase_detector/phase_diff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;1&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twBEL></twPathDel><twLogDel>3.897</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>67.0</twPctLog><twPctRoute>33.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathFromToDelay"><twSlack>993.725</twSlack><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twTotPathDel>5.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;1&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twBEL></twPathDel><twLogDel>3.845</twLogDel><twRouteDel>1.930</twRouteDel><twTotDel>5.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>993.760</twSlack><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twTotPathDel>5.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X12Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;5&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twBEL></twPathDel><twLogDel>3.831</twLogDel><twRouteDel>1.909</twRouteDel><twTotDel>5.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_6 (SLICE_X10Y61.G1), 63 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>993.727</twSlack><twSrc BELType="FF">VCXO_pll/phase_detector/phase_diff_1</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twDest><twTotPathDel>5.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/phase_detector/phase_diff_1</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;2&gt;</twComp><twBEL>VCXO_pll/phase_detector/phase_diff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;1&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;7&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_6_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twBEL></twPathDel><twLogDel>3.897</twLogDel><twRouteDel>1.876</twRouteDel><twTotDel>5.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>993.769</twSlack><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twDest><twTotPathDel>5.731</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;1&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;7&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_6_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twBEL></twPathDel><twLogDel>3.845</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>5.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>67.1</twPctLog><twPctRoute>32.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>993.804</twSlack><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twDest><twTotPathDel>5.696</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X12Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;5&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;6&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;6&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;8&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;8&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;10&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;10&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;12&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;12&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;14&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;14&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;16&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;16&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;18&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;18&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;20&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;20&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;7&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_6_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_6</twBEL></twPathDel><twLogDel>3.831</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>5.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_148&quot; TO TIMEGRP
        &quot;multi_cycle_148&quot; TS_clk_148 / 149;
</twPathRptBanner><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (SLICE_X12Y56.G4), 13 paths
</twPathRptBanner><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMinDelay" ><twTotDel>1.956</twTotDel><twSrc BELType="FF">VCXO_pll/phase_detector/phase_diff_4</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twDest><twDelConst>0.000</twDelConst><twDel>1.468</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.955</twTotPathDel><twClkSkew dest = "0.006" src = "0.007">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>VCXO_pll/phase_detector/phase_diff_4</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;4&gt;</twComp><twBEL>VCXO_pll/phase_detector/phase_diff_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.X</twSite><twDelType>Topx</twDelType><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;4&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y56.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;5&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_4_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMinDelay" ><twTotDel>2.315</twTotDel><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_3</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twDest><twDelConst>0.000</twDelConst><twDel>1.828</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>2.315</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_3</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y56.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;5&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_4_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>2.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMinDelay" ><twTotDel>2.333</twTotDel><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twDest><twDelConst>0.000</twDelConst><twDel>1.846</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>2.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y56.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;5&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_4_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_4</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>2.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (SLICE_X12Y57.G3), 7 paths
</twPathRptBanner><twPathRpt anchorID="115"><twUnconstPath anchorID="116" twDataPathType="twDataPathMinDelay" ><twTotDel>2.040</twTotDel><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twDest><twDelConst>0.000</twDelConst><twDel>1.553</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>2.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.X</twSite><twDelType>Topx</twDelType><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_2_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>2.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="117"><twUnconstPath anchorID="118" twDataPathType="twDataPathMinDelay" ><twTotDel>2.104</twTotDel><twSrc BELType="FF">VCXO_pll/phase_detector/phase_diff_2</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twDest><twDelConst>0.000</twDelConst><twDel>1.614</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>2.101</twTotPathDel><twClkSkew dest = "0.006" src = "0.009">0.003</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>VCXO_pll/phase_detector/phase_diff_2</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y61.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;2&gt;</twComp><twBEL>VCXO_pll/phase_detector/phase_diff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>VCXO_pll/phase_detector/phase_diff&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.X</twSite><twDelType>Topx</twDelType><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;2&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_2_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twBEL></twPathDel><twLogDel>1.637</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>2.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="119"><twUnconstPath anchorID="120" twDataPathType="twDataPathMinDelay" ><twTotDel>2.289</twTotDel><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twDest><twDelConst>0.000</twDelConst><twDel>1.801</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>2.288</twTotPathDel><twClkSkew dest = "0.002" src = "0.003">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;0&gt;</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;3&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_2_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_2</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>84.2</twPctLog><twPctRoute>15.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (SLICE_X12Y55.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twUnconstPath anchorID="122" twDataPathType="twDataPathMinDelay" ><twTotDel>2.085</twTotDel><twSrc BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twSrc><twDest BELType="FF">VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twDelConst>0.000</twDelConst><twDel>1.598</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>2.085</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twSrc><twDest BELType='FF'>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.X</twSite><twDelType>Topx</twDelType><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut&lt;0&gt;1_INV_0</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_input_sum&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y55.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>VCXO_pll/VCXO_phase_loop/lf_int_reg&lt;1&gt;</twComp><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011</twBEL><twBEL>VCXO_pll/VCXO_phase_loop/lf_int_reg_0</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_LTC&quot; = FROM &quot;multi_cycle_LTC&quot; TO &quot;multi_cycle_LTC&quot; &quot;TS_clk_148&quot; / 15;" ScopeName="">TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP         &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;</twConstName><twItemCnt>1520</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>274</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.745</twMaxDel></twConstHead><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICE_X50Y52.CE), 85 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>90.926</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.244</twTotPathDel><twClkSkew dest = "0.029" src = "0.030">0.001</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X49Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y52.G2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y49.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y48.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.803</twLogDel><twRouteDel>4.441</twRouteDel><twTotDel>9.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>90.926</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.244</twTotPathDel><twClkSkew dest = "0.029" src = "0.030">0.001</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X49Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y52.G2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y48.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y48.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y48.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.803</twLogDel><twRouteDel>4.441</twRouteDel><twTotDel>9.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>91.087</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.083</twTotPathDel><twClkSkew dest = "0.029" src = "0.030">0.001</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X49Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y52.G2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.802</twLogDel><twRouteDel>4.281</twRouteDel><twTotDel>9.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X39Y55.CE), 85 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>91.453</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.710</twTotPathDel><twClkSkew dest = "0.007" src = "0.015">0.008</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X37Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y57.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.851</twLogDel><twRouteDel>3.859</twRouteDel><twTotDel>8.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>91.453</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.710</twTotPathDel><twClkSkew dest = "0.007" src = "0.015">0.008</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X37Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.851</twLogDel><twRouteDel>3.859</twRouteDel><twTotDel>8.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>91.556</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.606</twTotPathDel><twClkSkew dest = "0.007" src = "0.016">0.009</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X37Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y62.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y62.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.854</twLogDel><twRouteDel>3.752</twRouteDel><twTotDel>8.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/LTC_frame_count/hour_tens_1 (SLICE_X29Y54.CE), 21 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>91.792</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_0</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_tens_1</twDest><twTotPathDel>8.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_0</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_tens_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X29Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N366</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_1</twBEL></twPathDel><twLogDel>4.906</twLogDel><twRouteDel>3.473</twRouteDel><twTotDel>8.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>91.950</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_2</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_tens_1</twDest><twTotPathDel>8.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_2</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_tens_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X28Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;2&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N366</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_1</twBEL></twPathDel><twLogDel>4.910</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>8.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>92.184</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_1</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_tens_1</twDest><twTotPathDel>7.987</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_1</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_tens_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X29Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N127</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N366</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_1</twBEL></twPathDel><twLogDel>4.909</twLogDel><twRouteDel>3.078</twRouteDel><twTotDel>7.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP
        &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_4 (SLICE_X49Y65.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twUnconstPath anchorID="143" twDataPathType="twDataPathMinDelay" ><twTotDel>1.403</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_4</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_4</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-0.696</twSUTime><twTotPathDel>1.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_4</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;4&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICE_X49Y65.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twUnconstPath anchorID="145" twDataPathType="twDataPathMinDelay" ><twTotDel>1.807</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_4</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-1.100</twSUTime><twTotPathDel>1.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_4</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y65.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_cy&lt;4&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;5&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>83.6</twPctLog><twPctRoute>16.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_6 (SLICE_X49Y66.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twUnconstPath anchorID="147" twDataPathType="twDataPathMinDelay" ><twTotDel>1.403</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-0.696</twSUTime><twTotPathDel>1.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y66.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;6&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_10&quot;	 = period &quot;clk_10_tm&quot; 10 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>1819</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>340</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.871</twMinPer></twConstHead><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_counter_20 (SLICE_X38Y10.BY), 28 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.129</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_20</twDest><twTotPathDel>7.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y1.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y1.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_20</twBEL></twPathDel><twLogDel>3.473</twLogDel><twRouteDel>3.898</twRouteDel><twTotDel>7.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.201</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_20</twDest><twTotPathDel>7.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y1.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_20</twBEL></twPathDel><twLogDel>3.665</twLogDel><twRouteDel>3.634</twRouteDel><twTotDel>7.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.235</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_20</twDest><twTotPathDel>7.262</twTotPathDel><twClkSkew dest = "0.002" src = "0.005">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_20</twBEL></twPathDel><twLogDel>3.510</twLogDel><twRouteDel>3.752</twRouteDel><twTotDel>7.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_counter_21 (SLICE_X38Y10.BY), 28 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.129</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twDest><twTotPathDel>7.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y1.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y1.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twLogDel>3.473</twLogDel><twRouteDel>3.898</twRouteDel><twTotDel>7.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.201</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twDest><twTotPathDel>7.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y1.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twLogDel>3.665</twLogDel><twRouteDel>3.634</twRouteDel><twTotDel>7.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.235</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twDest><twTotPathDel>7.262</twTotPathDel><twClkSkew dest = "0.002" src = "0.005">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twLogDel>3.510</twLogDel><twRouteDel>3.752</twRouteDel><twTotDel>7.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_counter_22 (SLICE_X38Y11.BY), 28 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.129</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twDest><twTotPathDel>7.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y1.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y1.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twLogDel>3.473</twLogDel><twRouteDel>3.898</twRouteDel><twTotDel>7.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.201</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twDest><twTotPathDel>7.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_21</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y1.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twLogDel>3.665</twLogDel><twRouteDel>3.634</twRouteDel><twTotDel>7.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.235</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_counter_22</twDest><twTotPathDel>7.262</twTotPathDel><twClkSkew dest = "0.002" src = "0.005">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_counter_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y3.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_cst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter_cst</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_22</twBEL></twPathDel><twLogDel>3.510</twLogDel><twRouteDel>3.752</twRouteDel><twTotDel>7.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_diff_26 (SLICE_X39Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.861</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_diff_26</twDest><twTotPathDel>0.845</twTotPathDel><twClkSkew dest = "0.025" src = "0.041">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_25</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_diff_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>OCXO_pll/phase_detect/phase_diff&lt;26&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_diff_26</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_diff_4 (SLICE_X36Y0.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.920</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_3</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_diff_4</twDest><twTotPathDel>0.924</twTotPathDel><twClkSkew dest = "0.018" src = "0.014">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_3</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_diff_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;2&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>OCXO_pll/phase_detect/phase_diff&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_diff_4</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_diff_3 (SLICE_X36Y0.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_2</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_diff_3</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew dest = "0.018" src = "0.014">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_2</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_diff_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;2&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>OCXO_pll/phase_detect/phase_diff&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_diff_3</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="174" type="MINLOWPULSE" name="Tcl" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_counter&lt;0&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_counter_0/CK" locationPin="SLICE_X38Y0.CLK" clockNet="clk_100"/><twPinLimit anchorID="175" type="MINHIGHPULSE" name="Tch" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_counter&lt;0&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_counter_0/CK" locationPin="SLICE_X38Y0.CLK" clockNet="clk_100"/><twPinLimit anchorID="176" type="MINLOWPULSE" name="Tcl" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_counter&lt;0&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_counter_1/CK" locationPin="SLICE_X38Y0.CLK" clockNet="clk_100"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="177"><twConstRollup name="TS_clk_10" fullName="TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;" type="origin" depth="0" requirement="100.000" prefType="period" actual="20.000" actualRollup="78.710" errors="0" errorRollup="0" items="324" itemsRollup="651762"/><twConstRollup name="TS_multi_cycle_100" fullName="TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP         &quot;multi_cycle_100&quot; TS_clk_10 / 1000;" type="child" depth="1" requirement="100000.000" prefType="maxdelay" actual="14.026" actualRollup="N/A" errors="0" errorRollup="0" items="649943" itemsRollup="0"/><twConstRollup name="TS_PLL_clock_gen_CLKFX_BUF" fullName="TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.871" actualRollup="N/A" errors="0" errorRollup="0" items="1819" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="178"><twConstRollup name="TS_clk_148" fullName="TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;" type="origin" depth="0" requirement="6.711" prefType="period" actual="6.777" actualRollup="0.650" errors="3" errorRollup="0" items="15051" itemsRollup="4714"/><twConstRollup name="TS_multi_cycle_148" fullName="TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_148&quot; TO TIMEGRP         &quot;multi_cycle_148&quot; TS_clk_148 / 149;" type="child" depth="1" requirement="1000.000" prefType="maxdelay" actual="6.319" actualRollup="N/A" errors="0" errorRollup="0" items="3194" itemsRollup="0"/><twConstRollup name="TS_multi_cycle_LTC" fullName="TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP         &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;" type="child" depth="1" requirement="100.671" prefType="maxdelay" actual="9.745" actualRollup="N/A" errors="0" errorRollup="0" items="1520" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="179">1</twUnmetConstCnt><twDataSheet anchorID="180" twNameLen="15"><twClk2SUList anchorID="181" twDestWidth="8"><twDest>clk_10_i</twDest><twClk2SU><twSrc>clk_10_i</twSrc><twRiseRise>14.026</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="182" twDestWidth="9"><twDest>clk_148_n</twDest><twClk2SU><twSrc>clk_148_n</twSrc><twRiseRise>9.745</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_148_p</twSrc><twRiseRise>9.745</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="183" twDestWidth="9"><twDest>clk_148_p</twDest><twClk2SU><twSrc>clk_148_n</twSrc><twRiseRise>9.745</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_148_p</twSrc><twRiseRise>9.745</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="184"><twErrCnt>3</twErrCnt><twScore>109</twScore><twSetupScore>109</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>671851</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5422</twConnCnt></twConstCov><twStats anchorID="185"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>14.026</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jan 12 12:49:35 2012 </twTimestamp></twFoot><twClientInfo anchorID="186"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 103 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
