
test030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ea4  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08002f64  08002f64  00003f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fb8  08002fb8  00004010  2**0
                  CONTENTS
  4 .ARM          00000000  08002fb8  08002fb8  00004010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fb8  08002fb8  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fb8  08002fb8  00003fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fbc  08002fbc  00003fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002fc0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  20000010  08002fd0  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  08002fd0  0000449c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000faed  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002628  00000000  00000000  00013b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  00016150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c38  00000000  00000000  000170f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011086  00000000  00000000  00017d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000115f2  00000000  00000000  00028db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006c544  00000000  00000000  0003a3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a68ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037c0  00000000  00000000  000a6930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000aa0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002f4c 	.word	0x08002f4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08002f4c 	.word	0x08002f4c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	4a06      	ldr	r2, [pc, #24]	@ (8000248 <vApplicationGetIdleTaskMemory+0x28>)
 8000230:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	4a05      	ldr	r2, [pc, #20]	@ (800024c <vApplicationGetIdleTaskMemory+0x2c>)
 8000236:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2280      	movs	r2, #128	@ 0x80
 800023c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)
 8000248:	2000002c 	.word	0x2000002c
 800024c:	20000080 	.word	0x20000080

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000254:	f000 fa70 	bl	8000738 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000258:	f000 f808 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025c:	f000 f880 	bl	8000360 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000260:	f000 f84e 	bl	8000300 <MX_USART2_UART_Init>
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 8000264:	f001 ff66 	bl	8002134 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000268:	46c0      	nop			@ (mov r8, r8)
 800026a:	e7fd      	b.n	8000268 <main+0x18>

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b590      	push	{r4, r7, lr}
 800026e:	b091      	sub	sp, #68	@ 0x44
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	2410      	movs	r4, #16
 8000274:	193b      	adds	r3, r7, r4
 8000276:	0018      	movs	r0, r3
 8000278:	2330      	movs	r3, #48	@ 0x30
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f002 fe39 	bl	8002ef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000282:	003b      	movs	r3, r7
 8000284:	0018      	movs	r0, r3
 8000286:	2310      	movs	r3, #16
 8000288:	001a      	movs	r2, r3
 800028a:	2100      	movs	r1, #0
 800028c:	f002 fe32 	bl	8002ef4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000290:	0021      	movs	r1, r4
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2201      	movs	r2, #1
 8000296:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2201      	movs	r2, #1
 800029c:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2202      	movs	r2, #2
 80002a2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2280      	movs	r2, #128	@ 0x80
 80002a8:	0252      	lsls	r2, r2, #9
 80002aa:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2280      	movs	r2, #128	@ 0x80
 80002b0:	0352      	lsls	r2, r2, #13
 80002b2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	2200      	movs	r2, #0
 80002b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 fca7 	bl	8000c10 <HAL_RCC_OscConfig>
 80002c2:	1e03      	subs	r3, r0, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002c6:	f000 f8f1 	bl	80004ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	003b      	movs	r3, r7
 80002cc:	2207      	movs	r2, #7
 80002ce:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d0:	003b      	movs	r3, r7
 80002d2:	2202      	movs	r2, #2
 80002d4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d6:	003b      	movs	r3, r7
 80002d8:	2200      	movs	r2, #0
 80002da:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80002dc:	003b      	movs	r3, r7
 80002de:	22a0      	movs	r2, #160	@ 0xa0
 80002e0:	00d2      	lsls	r2, r2, #3
 80002e2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002e4:	003b      	movs	r3, r7
 80002e6:	2101      	movs	r1, #1
 80002e8:	0018      	movs	r0, r3
 80002ea:	f000 ffab 	bl	8001244 <HAL_RCC_ClockConfig>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002f2:	f000 f8db 	bl	80004ac <Error_Handler>
  }
}
 80002f6:	46c0      	nop			@ (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	b011      	add	sp, #68	@ 0x44
 80002fc:	bd90      	pop	{r4, r7, pc}
	...

08000300 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000304:	4b14      	ldr	r3, [pc, #80]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000306:	4a15      	ldr	r2, [pc, #84]	@ (800035c <MX_USART2_UART_Init+0x5c>)
 8000308:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800030a:	4b13      	ldr	r3, [pc, #76]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 800030c:	2296      	movs	r2, #150	@ 0x96
 800030e:	0212      	lsls	r2, r2, #8
 8000310:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000312:	4b11      	ldr	r3, [pc, #68]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000318:	4b0f      	ldr	r3, [pc, #60]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 800031a:	2200      	movs	r2, #0
 800031c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800031e:	4b0e      	ldr	r3, [pc, #56]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000320:	2200      	movs	r2, #0
 8000322:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000324:	4b0c      	ldr	r3, [pc, #48]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000326:	220c      	movs	r2, #12
 8000328:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032a:	4b0b      	ldr	r3, [pc, #44]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 800032c:	2200      	movs	r2, #0
 800032e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000330:	4b09      	ldr	r3, [pc, #36]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000332:	2200      	movs	r2, #0
 8000334:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000336:	4b08      	ldr	r3, [pc, #32]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000338:	2200      	movs	r2, #0
 800033a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800033c:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 800033e:	2200      	movs	r2, #0
 8000340:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000342:	4b05      	ldr	r3, [pc, #20]	@ (8000358 <MX_USART2_UART_Init+0x58>)
 8000344:	0018      	movs	r0, r3
 8000346:	f001 fb31 	bl	80019ac <HAL_UART_Init>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800034e:	f000 f8ad 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000352:	46c0      	nop			@ (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000280 	.word	0x20000280
 800035c:	40004400 	.word	0x40004400

08000360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000360:	b590      	push	{r4, r7, lr}
 8000362:	b089      	sub	sp, #36	@ 0x24
 8000364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000366:	240c      	movs	r4, #12
 8000368:	193b      	adds	r3, r7, r4
 800036a:	0018      	movs	r0, r3
 800036c:	2314      	movs	r3, #20
 800036e:	001a      	movs	r2, r3
 8000370:	2100      	movs	r1, #0
 8000372:	f002 fdbf 	bl	8002ef4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000376:	4b2d      	ldr	r3, [pc, #180]	@ (800042c <MX_GPIO_Init+0xcc>)
 8000378:	695a      	ldr	r2, [r3, #20]
 800037a:	4b2c      	ldr	r3, [pc, #176]	@ (800042c <MX_GPIO_Init+0xcc>)
 800037c:	2180      	movs	r1, #128	@ 0x80
 800037e:	0309      	lsls	r1, r1, #12
 8000380:	430a      	orrs	r2, r1
 8000382:	615a      	str	r2, [r3, #20]
 8000384:	4b29      	ldr	r3, [pc, #164]	@ (800042c <MX_GPIO_Init+0xcc>)
 8000386:	695a      	ldr	r2, [r3, #20]
 8000388:	2380      	movs	r3, #128	@ 0x80
 800038a:	031b      	lsls	r3, r3, #12
 800038c:	4013      	ands	r3, r2
 800038e:	60bb      	str	r3, [r7, #8]
 8000390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000392:	4b26      	ldr	r3, [pc, #152]	@ (800042c <MX_GPIO_Init+0xcc>)
 8000394:	695a      	ldr	r2, [r3, #20]
 8000396:	4b25      	ldr	r3, [pc, #148]	@ (800042c <MX_GPIO_Init+0xcc>)
 8000398:	2180      	movs	r1, #128	@ 0x80
 800039a:	03c9      	lsls	r1, r1, #15
 800039c:	430a      	orrs	r2, r1
 800039e:	615a      	str	r2, [r3, #20]
 80003a0:	4b22      	ldr	r3, [pc, #136]	@ (800042c <MX_GPIO_Init+0xcc>)
 80003a2:	695a      	ldr	r2, [r3, #20]
 80003a4:	2380      	movs	r3, #128	@ 0x80
 80003a6:	03db      	lsls	r3, r3, #15
 80003a8:	4013      	ands	r3, r2
 80003aa:	607b      	str	r3, [r7, #4]
 80003ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ae:	4b1f      	ldr	r3, [pc, #124]	@ (800042c <MX_GPIO_Init+0xcc>)
 80003b0:	695a      	ldr	r2, [r3, #20]
 80003b2:	4b1e      	ldr	r3, [pc, #120]	@ (800042c <MX_GPIO_Init+0xcc>)
 80003b4:	2180      	movs	r1, #128	@ 0x80
 80003b6:	0289      	lsls	r1, r1, #10
 80003b8:	430a      	orrs	r2, r1
 80003ba:	615a      	str	r2, [r3, #20]
 80003bc:	4b1b      	ldr	r3, [pc, #108]	@ (800042c <MX_GPIO_Init+0xcc>)
 80003be:	695a      	ldr	r2, [r3, #20]
 80003c0:	2380      	movs	r3, #128	@ 0x80
 80003c2:	029b      	lsls	r3, r3, #10
 80003c4:	4013      	ands	r3, r2
 80003c6:	603b      	str	r3, [r7, #0]
 80003c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003ca:	2390      	movs	r3, #144	@ 0x90
 80003cc:	05db      	lsls	r3, r3, #23
 80003ce:	2200      	movs	r2, #0
 80003d0:	2120      	movs	r1, #32
 80003d2:	0018      	movs	r0, r3
 80003d4:	f000 fbfe 	bl	8000bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003d8:	193b      	adds	r3, r7, r4
 80003da:	2280      	movs	r2, #128	@ 0x80
 80003dc:	0192      	lsls	r2, r2, #6
 80003de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003e0:	193b      	adds	r3, r7, r4
 80003e2:	2284      	movs	r2, #132	@ 0x84
 80003e4:	0392      	lsls	r2, r2, #14
 80003e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	193b      	adds	r3, r7, r4
 80003ea:	2200      	movs	r2, #0
 80003ec:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003ee:	193b      	adds	r3, r7, r4
 80003f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000430 <MX_GPIO_Init+0xd0>)
 80003f2:	0019      	movs	r1, r3
 80003f4:	0010      	movs	r0, r2
 80003f6:	f000 fa7d 	bl	80008f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003fa:	0021      	movs	r1, r4
 80003fc:	187b      	adds	r3, r7, r1
 80003fe:	2220      	movs	r2, #32
 8000400:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000402:	187b      	adds	r3, r7, r1
 8000404:	2201      	movs	r2, #1
 8000406:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000408:	187b      	adds	r3, r7, r1
 800040a:	2200      	movs	r2, #0
 800040c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040e:	187b      	adds	r3, r7, r1
 8000410:	2200      	movs	r2, #0
 8000412:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000414:	187a      	adds	r2, r7, r1
 8000416:	2390      	movs	r3, #144	@ 0x90
 8000418:	05db      	lsls	r3, r3, #23
 800041a:	0011      	movs	r1, r2
 800041c:	0018      	movs	r0, r3
 800041e:	f000 fa69 	bl	80008f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000422:	46c0      	nop			@ (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	b009      	add	sp, #36	@ 0x24
 8000428:	bd90      	pop	{r4, r7, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)
 800042c:	40021000 	.word	0x40021000
 8000430:	48000800 	.word	0x48000800

08000434 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b086      	sub	sp, #24
 8000438:	af02      	add	r7, sp, #8
 800043a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a16      	ldr	r2, [pc, #88]	@ (800049c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d101      	bne.n	800044a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000446:	f000 f98b 	bl	8000760 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM17) {
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4a13      	ldr	r2, [pc, #76]	@ (800049c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d11f      	bne.n	8000494 <HAL_TIM_PeriodElapsedCallback+0x60>
	  static uint32_t cnt = 0;
       cnt ++;
 8000454:	4b12      	ldr	r3, [pc, #72]	@ (80004a0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	1c5a      	adds	r2, r3, #1
 800045a:	4b11      	ldr	r3, [pc, #68]	@ (80004a0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800045c:	601a      	str	r2, [r3, #0]

 	  BaseType_t higher=0;
 800045e:	2300      	movs	r3, #0
 8000460:	60fb      	str	r3, [r7, #12]
     	  break;
       default:
     	  // do nothing
     	  break;
       }*/
 	  if (0==(cnt%100)) xTaskNotifyFromISR(defaultTaskHandle, 0x00000001 , eSetBits, &higher);
 8000462:	4b0f      	ldr	r3, [pc, #60]	@ (80004a0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2164      	movs	r1, #100	@ 0x64
 8000468:	0018      	movs	r0, r3
 800046a:	f7ff fed3 	bl	8000214 <__aeabi_uidivmod>
 800046e:	1e0b      	subs	r3, r1, #0
 8000470:	d109      	bne.n	8000486 <HAL_TIM_PeriodElapsedCallback+0x52>
 8000472:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000474:	6818      	ldr	r0, [r3, #0]
 8000476:	230c      	movs	r3, #12
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	9300      	str	r3, [sp, #0]
 800047c:	2300      	movs	r3, #0
 800047e:	2201      	movs	r2, #1
 8000480:	2101      	movs	r1, #1
 8000482:	f002 fab5 	bl	80029f0 <xTaskGenericNotifyFromISR>
 	  portYIELD_FROM_ISR(higher);
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d003      	beq.n	8000494 <HAL_TIM_PeriodElapsedCallback+0x60>
 800048c:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800048e:	2280      	movs	r2, #128	@ 0x80
 8000490:	0552      	lsls	r2, r2, #21
 8000492:	601a      	str	r2, [r3, #0]

     }
  /* USER CODE END Callback 1 */
}
 8000494:	46c0      	nop			@ (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	b004      	add	sp, #16
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40014800 	.word	0x40014800
 80004a0:	2000030c 	.word	0x2000030c
 80004a4:	20000308 	.word	0x20000308
 80004a8:	e000ed04 	.word	0xe000ed04

080004ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b0:	b672      	cpsid	i
}
 80004b2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b4:	46c0      	nop			@ (mov r8, r8)
 80004b6:	e7fd      	b.n	80004b4 <Error_Handler+0x8>

080004b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004be:	4b12      	ldr	r3, [pc, #72]	@ (8000508 <HAL_MspInit+0x50>)
 80004c0:	699a      	ldr	r2, [r3, #24]
 80004c2:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <HAL_MspInit+0x50>)
 80004c4:	2101      	movs	r1, #1
 80004c6:	430a      	orrs	r2, r1
 80004c8:	619a      	str	r2, [r3, #24]
 80004ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000508 <HAL_MspInit+0x50>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	2201      	movs	r2, #1
 80004d0:	4013      	ands	r3, r2
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000508 <HAL_MspInit+0x50>)
 80004d8:	69da      	ldr	r2, [r3, #28]
 80004da:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <HAL_MspInit+0x50>)
 80004dc:	2180      	movs	r1, #128	@ 0x80
 80004de:	0549      	lsls	r1, r1, #21
 80004e0:	430a      	orrs	r2, r1
 80004e2:	61da      	str	r2, [r3, #28]
 80004e4:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <HAL_MspInit+0x50>)
 80004e6:	69da      	ldr	r2, [r3, #28]
 80004e8:	2380      	movs	r3, #128	@ 0x80
 80004ea:	055b      	lsls	r3, r3, #21
 80004ec:	4013      	ands	r3, r2
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80004f2:	2302      	movs	r3, #2
 80004f4:	425b      	negs	r3, r3
 80004f6:	2200      	movs	r2, #0
 80004f8:	2103      	movs	r1, #3
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 f9d4 	bl	80008a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000500:	46c0      	nop			@ (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	b002      	add	sp, #8
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40021000 	.word	0x40021000

0800050c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800050c:	b590      	push	{r4, r7, lr}
 800050e:	b08b      	sub	sp, #44	@ 0x2c
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	2414      	movs	r4, #20
 8000516:	193b      	adds	r3, r7, r4
 8000518:	0018      	movs	r0, r3
 800051a:	2314      	movs	r3, #20
 800051c:	001a      	movs	r2, r3
 800051e:	2100      	movs	r1, #0
 8000520:	f002 fce8 	bl	8002ef4 <memset>
  if(huart->Instance==USART2)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a1c      	ldr	r2, [pc, #112]	@ (800059c <HAL_UART_MspInit+0x90>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d132      	bne.n	8000594 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800052e:	4b1c      	ldr	r3, [pc, #112]	@ (80005a0 <HAL_UART_MspInit+0x94>)
 8000530:	69da      	ldr	r2, [r3, #28]
 8000532:	4b1b      	ldr	r3, [pc, #108]	@ (80005a0 <HAL_UART_MspInit+0x94>)
 8000534:	2180      	movs	r1, #128	@ 0x80
 8000536:	0289      	lsls	r1, r1, #10
 8000538:	430a      	orrs	r2, r1
 800053a:	61da      	str	r2, [r3, #28]
 800053c:	4b18      	ldr	r3, [pc, #96]	@ (80005a0 <HAL_UART_MspInit+0x94>)
 800053e:	69da      	ldr	r2, [r3, #28]
 8000540:	2380      	movs	r3, #128	@ 0x80
 8000542:	029b      	lsls	r3, r3, #10
 8000544:	4013      	ands	r3, r2
 8000546:	613b      	str	r3, [r7, #16]
 8000548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800054a:	4b15      	ldr	r3, [pc, #84]	@ (80005a0 <HAL_UART_MspInit+0x94>)
 800054c:	695a      	ldr	r2, [r3, #20]
 800054e:	4b14      	ldr	r3, [pc, #80]	@ (80005a0 <HAL_UART_MspInit+0x94>)
 8000550:	2180      	movs	r1, #128	@ 0x80
 8000552:	0289      	lsls	r1, r1, #10
 8000554:	430a      	orrs	r2, r1
 8000556:	615a      	str	r2, [r3, #20]
 8000558:	4b11      	ldr	r3, [pc, #68]	@ (80005a0 <HAL_UART_MspInit+0x94>)
 800055a:	695a      	ldr	r2, [r3, #20]
 800055c:	2380      	movs	r3, #128	@ 0x80
 800055e:	029b      	lsls	r3, r3, #10
 8000560:	4013      	ands	r3, r2
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000566:	0021      	movs	r1, r4
 8000568:	187b      	adds	r3, r7, r1
 800056a:	220c      	movs	r2, #12
 800056c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2202      	movs	r2, #2
 8000572:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2200      	movs	r2, #0
 800057e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2201      	movs	r2, #1
 8000584:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000586:	187a      	adds	r2, r7, r1
 8000588:	2390      	movs	r3, #144	@ 0x90
 800058a:	05db      	lsls	r3, r3, #23
 800058c:	0011      	movs	r1, r2
 800058e:	0018      	movs	r0, r3
 8000590:	f000 f9b0 	bl	80008f4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000594:	46c0      	nop			@ (mov r8, r8)
 8000596:	46bd      	mov	sp, r7
 8000598:	b00b      	add	sp, #44	@ 0x2c
 800059a:	bd90      	pop	{r4, r7, pc}
 800059c:	40004400 	.word	0x40004400
 80005a0:	40021000 	.word	0x40021000

080005a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a4:	b5b0      	push	{r4, r5, r7, lr}
 80005a6:	b08c      	sub	sp, #48	@ 0x30
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80005ac:	2300      	movs	r3, #0
 80005ae:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 80005b0:	2300      	movs	r3, #0
 80005b2:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80005b4:	4b38      	ldr	r3, [pc, #224]	@ (8000698 <HAL_InitTick+0xf4>)
 80005b6:	699a      	ldr	r2, [r3, #24]
 80005b8:	4b37      	ldr	r3, [pc, #220]	@ (8000698 <HAL_InitTick+0xf4>)
 80005ba:	2180      	movs	r1, #128	@ 0x80
 80005bc:	02c9      	lsls	r1, r1, #11
 80005be:	430a      	orrs	r2, r1
 80005c0:	619a      	str	r2, [r3, #24]
 80005c2:	4b35      	ldr	r3, [pc, #212]	@ (8000698 <HAL_InitTick+0xf4>)
 80005c4:	699a      	ldr	r2, [r3, #24]
 80005c6:	2380      	movs	r3, #128	@ 0x80
 80005c8:	02db      	lsls	r3, r3, #11
 80005ca:	4013      	ands	r3, r2
 80005cc:	60bb      	str	r3, [r7, #8]
 80005ce:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005d0:	230c      	movs	r3, #12
 80005d2:	18fa      	adds	r2, r7, r3
 80005d4:	2410      	movs	r4, #16
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	0011      	movs	r1, r2
 80005da:	0018      	movs	r0, r3
 80005dc:	f000 ff76 	bl	80014cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM17 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80005e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d104      	bne.n	80005f6 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005ec:	f000 ff58 	bl	80014a0 <HAL_RCC_GetPCLK1Freq>
 80005f0:	0003      	movs	r3, r0
 80005f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80005f4:	e004      	b.n	8000600 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80005f6:	f000 ff53 	bl	80014a0 <HAL_RCC_GetPCLK1Freq>
 80005fa:	0003      	movs	r3, r0
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000602:	4926      	ldr	r1, [pc, #152]	@ (800069c <HAL_InitTick+0xf8>)
 8000604:	0018      	movs	r0, r3
 8000606:	f7ff fd7f 	bl	8000108 <__udivsi3>
 800060a:	0003      	movs	r3, r0
 800060c:	3b01      	subs	r3, #1
 800060e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000610:	4b23      	ldr	r3, [pc, #140]	@ (80006a0 <HAL_InitTick+0xfc>)
 8000612:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <HAL_InitTick+0x100>)
 8000614:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000616:	4b22      	ldr	r3, [pc, #136]	@ (80006a0 <HAL_InitTick+0xfc>)
 8000618:	4a23      	ldr	r2, [pc, #140]	@ (80006a8 <HAL_InitTick+0x104>)
 800061a:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800061c:	4b20      	ldr	r3, [pc, #128]	@ (80006a0 <HAL_InitTick+0xfc>)
 800061e:	6a3a      	ldr	r2, [r7, #32]
 8000620:	605a      	str	r2, [r3, #4]
  htim17.Init.ClockDivision = 0;
 8000622:	4b1f      	ldr	r3, [pc, #124]	@ (80006a0 <HAL_InitTick+0xfc>)
 8000624:	2200      	movs	r2, #0
 8000626:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000628:	4b1d      	ldr	r3, [pc, #116]	@ (80006a0 <HAL_InitTick+0xfc>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800062e:	4b1c      	ldr	r3, [pc, #112]	@ (80006a0 <HAL_InitTick+0xfc>)
 8000630:	2200      	movs	r2, #0
 8000632:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8000634:	252b      	movs	r5, #43	@ 0x2b
 8000636:	197c      	adds	r4, r7, r5
 8000638:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <HAL_InitTick+0xfc>)
 800063a:	0018      	movs	r0, r3
 800063c:	f000 ff70 	bl	8001520 <HAL_TIM_Base_Init>
 8000640:	0003      	movs	r3, r0
 8000642:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000644:	197b      	adds	r3, r7, r5
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d11e      	bne.n	800068a <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 800064c:	197c      	adds	r4, r7, r5
 800064e:	4b14      	ldr	r3, [pc, #80]	@ (80006a0 <HAL_InitTick+0xfc>)
 8000650:	0018      	movs	r0, r3
 8000652:	f000 ffbd 	bl	80015d0 <HAL_TIM_Base_Start_IT>
 8000656:	0003      	movs	r3, r0
 8000658:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800065a:	197b      	adds	r3, r7, r5
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d113      	bne.n	800068a <HAL_InitTick+0xe6>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000662:	2016      	movs	r0, #22
 8000664:	f000 f935 	bl	80008d2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b03      	cmp	r3, #3
 800066c:	d809      	bhi.n	8000682 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2200      	movs	r2, #0
 8000672:	0019      	movs	r1, r3
 8000674:	2016      	movs	r0, #22
 8000676:	f000 f917 	bl	80008a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800067a:	4b0c      	ldr	r3, [pc, #48]	@ (80006ac <HAL_InitTick+0x108>)
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	e003      	b.n	800068a <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000682:	232b      	movs	r3, #43	@ 0x2b
 8000684:	18fb      	adds	r3, r7, r3
 8000686:	2201      	movs	r2, #1
 8000688:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800068a:	232b      	movs	r3, #43	@ 0x2b
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	781b      	ldrb	r3, [r3, #0]
}
 8000690:	0018      	movs	r0, r3
 8000692:	46bd      	mov	sp, r7
 8000694:	b00c      	add	sp, #48	@ 0x30
 8000696:	bdb0      	pop	{r4, r5, r7, pc}
 8000698:	40021000 	.word	0x40021000
 800069c:	000f4240 	.word	0x000f4240
 80006a0:	20000310 	.word	0x20000310
 80006a4:	40014800 	.word	0x40014800
 80006a8:	000003e7 	.word	0x000003e7
 80006ac:	20000004 	.word	0x20000004

080006b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006b4:	46c0      	nop			@ (mov r8, r8)
 80006b6:	e7fd      	b.n	80006b4 <NMI_Handler+0x4>

080006b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006bc:	46c0      	nop			@ (mov r8, r8)
 80006be:	e7fd      	b.n	80006bc <HardFault_Handler+0x4>

080006c0 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80006c4:	4b03      	ldr	r3, [pc, #12]	@ (80006d4 <TIM17_IRQHandler+0x14>)
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 ffce 	bl	8001668 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80006cc:	46c0      	nop			@ (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	46c0      	nop			@ (mov r8, r8)
 80006d4:	20000310 	.word	0x20000310

080006d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006dc:	46c0      	nop			@ (mov r8, r8)
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
	...

080006e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006e4:	480d      	ldr	r0, [pc, #52]	@ (800071c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80006e8:	f7ff fff6 	bl	80006d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006ec:	480c      	ldr	r0, [pc, #48]	@ (8000720 <LoopForever+0x6>)
  ldr r1, =_edata
 80006ee:	490d      	ldr	r1, [pc, #52]	@ (8000724 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000728 <LoopForever+0xe>)
  movs r3, #0
 80006f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f4:	e002      	b.n	80006fc <LoopCopyDataInit>

080006f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006fa:	3304      	adds	r3, #4

080006fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000700:	d3f9      	bcc.n	80006f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000702:	4a0a      	ldr	r2, [pc, #40]	@ (800072c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000704:	4c0a      	ldr	r4, [pc, #40]	@ (8000730 <LoopForever+0x16>)
  movs r3, #0
 8000706:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000708:	e001      	b.n	800070e <LoopFillZerobss>

0800070a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800070a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800070c:	3204      	adds	r2, #4

0800070e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800070e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000710:	d3fb      	bcc.n	800070a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000712:	f002 fbf7 	bl	8002f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000716:	f7ff fd9b 	bl	8000250 <main>

0800071a <LoopForever>:

LoopForever:
    b LoopForever
 800071a:	e7fe      	b.n	800071a <LoopForever>
  ldr   r0, =_estack
 800071c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000720:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000724:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000728:	08002fc0 	.word	0x08002fc0
  ldr r2, =_sbss
 800072c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000730:	2000049c 	.word	0x2000049c

08000734 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000734:	e7fe      	b.n	8000734 <ADC1_IRQHandler>
	...

08000738 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800073c:	4b07      	ldr	r3, [pc, #28]	@ (800075c <HAL_Init+0x24>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <HAL_Init+0x24>)
 8000742:	2110      	movs	r1, #16
 8000744:	430a      	orrs	r2, r1
 8000746:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000748:	2003      	movs	r0, #3
 800074a:	f7ff ff2b 	bl	80005a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800074e:	f7ff feb3 	bl	80004b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000752:	2300      	movs	r3, #0
}
 8000754:	0018      	movs	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			@ (mov r8, r8)
 800075c:	40022000 	.word	0x40022000

08000760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000764:	4b05      	ldr	r3, [pc, #20]	@ (800077c <HAL_IncTick+0x1c>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	001a      	movs	r2, r3
 800076a:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <HAL_IncTick+0x20>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	18d2      	adds	r2, r2, r3
 8000770:	4b03      	ldr	r3, [pc, #12]	@ (8000780 <HAL_IncTick+0x20>)
 8000772:	601a      	str	r2, [r3, #0]
}
 8000774:	46c0      	nop			@ (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	20000008 	.word	0x20000008
 8000780:	20000358 	.word	0x20000358

08000784 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  return uwTick;
 8000788:	4b02      	ldr	r3, [pc, #8]	@ (8000794 <HAL_GetTick+0x10>)
 800078a:	681b      	ldr	r3, [r3, #0]
}
 800078c:	0018      	movs	r0, r3
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			@ (mov r8, r8)
 8000794:	20000358 	.word	0x20000358

08000798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	0002      	movs	r2, r0
 80007a0:	1dfb      	adds	r3, r7, #7
 80007a2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007a4:	1dfb      	adds	r3, r7, #7
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80007aa:	d809      	bhi.n	80007c0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ac:	1dfb      	adds	r3, r7, #7
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	001a      	movs	r2, r3
 80007b2:	231f      	movs	r3, #31
 80007b4:	401a      	ands	r2, r3
 80007b6:	4b04      	ldr	r3, [pc, #16]	@ (80007c8 <__NVIC_EnableIRQ+0x30>)
 80007b8:	2101      	movs	r1, #1
 80007ba:	4091      	lsls	r1, r2
 80007bc:	000a      	movs	r2, r1
 80007be:	601a      	str	r2, [r3, #0]
  }
}
 80007c0:	46c0      	nop			@ (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b002      	add	sp, #8
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	e000e100 	.word	0xe000e100

080007cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	0002      	movs	r2, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b7f      	cmp	r3, #127	@ 0x7f
 80007e0:	d828      	bhi.n	8000834 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007e2:	4a2f      	ldr	r2, [pc, #188]	@ (80008a0 <__NVIC_SetPriority+0xd4>)
 80007e4:	1dfb      	adds	r3, r7, #7
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b25b      	sxtb	r3, r3
 80007ea:	089b      	lsrs	r3, r3, #2
 80007ec:	33c0      	adds	r3, #192	@ 0xc0
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	589b      	ldr	r3, [r3, r2]
 80007f2:	1dfa      	adds	r2, r7, #7
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	0011      	movs	r1, r2
 80007f8:	2203      	movs	r2, #3
 80007fa:	400a      	ands	r2, r1
 80007fc:	00d2      	lsls	r2, r2, #3
 80007fe:	21ff      	movs	r1, #255	@ 0xff
 8000800:	4091      	lsls	r1, r2
 8000802:	000a      	movs	r2, r1
 8000804:	43d2      	mvns	r2, r2
 8000806:	401a      	ands	r2, r3
 8000808:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	019b      	lsls	r3, r3, #6
 800080e:	22ff      	movs	r2, #255	@ 0xff
 8000810:	401a      	ands	r2, r3
 8000812:	1dfb      	adds	r3, r7, #7
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	0018      	movs	r0, r3
 8000818:	2303      	movs	r3, #3
 800081a:	4003      	ands	r3, r0
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000820:	481f      	ldr	r0, [pc, #124]	@ (80008a0 <__NVIC_SetPriority+0xd4>)
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	b25b      	sxtb	r3, r3
 8000828:	089b      	lsrs	r3, r3, #2
 800082a:	430a      	orrs	r2, r1
 800082c:	33c0      	adds	r3, #192	@ 0xc0
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000832:	e031      	b.n	8000898 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000834:	4a1b      	ldr	r2, [pc, #108]	@ (80008a4 <__NVIC_SetPriority+0xd8>)
 8000836:	1dfb      	adds	r3, r7, #7
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	0019      	movs	r1, r3
 800083c:	230f      	movs	r3, #15
 800083e:	400b      	ands	r3, r1
 8000840:	3b08      	subs	r3, #8
 8000842:	089b      	lsrs	r3, r3, #2
 8000844:	3306      	adds	r3, #6
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	18d3      	adds	r3, r2, r3
 800084a:	3304      	adds	r3, #4
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	1dfa      	adds	r2, r7, #7
 8000850:	7812      	ldrb	r2, [r2, #0]
 8000852:	0011      	movs	r1, r2
 8000854:	2203      	movs	r2, #3
 8000856:	400a      	ands	r2, r1
 8000858:	00d2      	lsls	r2, r2, #3
 800085a:	21ff      	movs	r1, #255	@ 0xff
 800085c:	4091      	lsls	r1, r2
 800085e:	000a      	movs	r2, r1
 8000860:	43d2      	mvns	r2, r2
 8000862:	401a      	ands	r2, r3
 8000864:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	019b      	lsls	r3, r3, #6
 800086a:	22ff      	movs	r2, #255	@ 0xff
 800086c:	401a      	ands	r2, r3
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	0018      	movs	r0, r3
 8000874:	2303      	movs	r3, #3
 8000876:	4003      	ands	r3, r0
 8000878:	00db      	lsls	r3, r3, #3
 800087a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800087c:	4809      	ldr	r0, [pc, #36]	@ (80008a4 <__NVIC_SetPriority+0xd8>)
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	001c      	movs	r4, r3
 8000884:	230f      	movs	r3, #15
 8000886:	4023      	ands	r3, r4
 8000888:	3b08      	subs	r3, #8
 800088a:	089b      	lsrs	r3, r3, #2
 800088c:	430a      	orrs	r2, r1
 800088e:	3306      	adds	r3, #6
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	18c3      	adds	r3, r0, r3
 8000894:	3304      	adds	r3, #4
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b003      	add	sp, #12
 800089e:	bd90      	pop	{r4, r7, pc}
 80008a0:	e000e100 	.word	0xe000e100
 80008a4:	e000ed00 	.word	0xe000ed00

080008a8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	607a      	str	r2, [r7, #4]
 80008b2:	210f      	movs	r1, #15
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	1c02      	adds	r2, r0, #0
 80008b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008ba:	68ba      	ldr	r2, [r7, #8]
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b25b      	sxtb	r3, r3
 80008c2:	0011      	movs	r1, r2
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff ff81 	bl	80007cc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b004      	add	sp, #16
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	0002      	movs	r2, r0
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008de:	1dfb      	adds	r3, r7, #7
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	b25b      	sxtb	r3, r3
 80008e4:	0018      	movs	r0, r3
 80008e6:	f7ff ff57 	bl	8000798 <__NVIC_EnableIRQ>
}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b002      	add	sp, #8
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000902:	e14f      	b.n	8000ba4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2101      	movs	r1, #1
 800090a:	697a      	ldr	r2, [r7, #20]
 800090c:	4091      	lsls	r1, r2
 800090e:	000a      	movs	r2, r1
 8000910:	4013      	ands	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d100      	bne.n	800091c <HAL_GPIO_Init+0x28>
 800091a:	e140      	b.n	8000b9e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	2203      	movs	r2, #3
 8000922:	4013      	ands	r3, r2
 8000924:	2b01      	cmp	r3, #1
 8000926:	d005      	beq.n	8000934 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	2203      	movs	r2, #3
 800092e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000930:	2b02      	cmp	r3, #2
 8000932:	d130      	bne.n	8000996 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	689b      	ldr	r3, [r3, #8]
 8000938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	2203      	movs	r2, #3
 8000940:	409a      	lsls	r2, r3
 8000942:	0013      	movs	r3, r2
 8000944:	43da      	mvns	r2, r3
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	68da      	ldr	r2, [r3, #12]
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	409a      	lsls	r2, r3
 8000956:	0013      	movs	r3, r2
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	4313      	orrs	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800096a:	2201      	movs	r2, #1
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	409a      	lsls	r2, r3
 8000970:	0013      	movs	r3, r2
 8000972:	43da      	mvns	r2, r3
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	4013      	ands	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	091b      	lsrs	r3, r3, #4
 8000980:	2201      	movs	r2, #1
 8000982:	401a      	ands	r2, r3
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	409a      	lsls	r2, r3
 8000988:	0013      	movs	r3, r2
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4313      	orrs	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	2203      	movs	r2, #3
 800099c:	4013      	ands	r3, r2
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d017      	beq.n	80009d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2203      	movs	r2, #3
 80009ae:	409a      	lsls	r2, r3
 80009b0:	0013      	movs	r3, r2
 80009b2:	43da      	mvns	r2, r3
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	4013      	ands	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	689a      	ldr	r2, [r3, #8]
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	409a      	lsls	r2, r3
 80009c4:	0013      	movs	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	2203      	movs	r2, #3
 80009d8:	4013      	ands	r3, r2
 80009da:	2b02      	cmp	r3, #2
 80009dc:	d123      	bne.n	8000a26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	08da      	lsrs	r2, r3, #3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	3208      	adds	r2, #8
 80009e6:	0092      	lsls	r2, r2, #2
 80009e8:	58d3      	ldr	r3, [r2, r3]
 80009ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	2207      	movs	r2, #7
 80009f0:	4013      	ands	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	220f      	movs	r2, #15
 80009f6:	409a      	lsls	r2, r3
 80009f8:	0013      	movs	r3, r2
 80009fa:	43da      	mvns	r2, r3
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	4013      	ands	r3, r2
 8000a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	691a      	ldr	r2, [r3, #16]
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	2107      	movs	r1, #7
 8000a0a:	400b      	ands	r3, r1
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	409a      	lsls	r2, r3
 8000a10:	0013      	movs	r3, r2
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	08da      	lsrs	r2, r3, #3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	3208      	adds	r2, #8
 8000a20:	0092      	lsls	r2, r2, #2
 8000a22:	6939      	ldr	r1, [r7, #16]
 8000a24:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	2203      	movs	r2, #3
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	43da      	mvns	r2, r3
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	2203      	movs	r2, #3
 8000a44:	401a      	ands	r2, r3
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	409a      	lsls	r2, r3
 8000a4c:	0013      	movs	r3, r2
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685a      	ldr	r2, [r3, #4]
 8000a5e:	23c0      	movs	r3, #192	@ 0xc0
 8000a60:	029b      	lsls	r3, r3, #10
 8000a62:	4013      	ands	r3, r2
 8000a64:	d100      	bne.n	8000a68 <HAL_GPIO_Init+0x174>
 8000a66:	e09a      	b.n	8000b9e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a68:	4b54      	ldr	r3, [pc, #336]	@ (8000bbc <HAL_GPIO_Init+0x2c8>)
 8000a6a:	699a      	ldr	r2, [r3, #24]
 8000a6c:	4b53      	ldr	r3, [pc, #332]	@ (8000bbc <HAL_GPIO_Init+0x2c8>)
 8000a6e:	2101      	movs	r1, #1
 8000a70:	430a      	orrs	r2, r1
 8000a72:	619a      	str	r2, [r3, #24]
 8000a74:	4b51      	ldr	r3, [pc, #324]	@ (8000bbc <HAL_GPIO_Init+0x2c8>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	2201      	movs	r2, #1
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a80:	4a4f      	ldr	r2, [pc, #316]	@ (8000bc0 <HAL_GPIO_Init+0x2cc>)
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	3302      	adds	r3, #2
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	589b      	ldr	r3, [r3, r2]
 8000a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	2203      	movs	r2, #3
 8000a92:	4013      	ands	r3, r2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	220f      	movs	r2, #15
 8000a98:	409a      	lsls	r2, r3
 8000a9a:	0013      	movs	r3, r2
 8000a9c:	43da      	mvns	r2, r3
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000aa4:	687a      	ldr	r2, [r7, #4]
 8000aa6:	2390      	movs	r3, #144	@ 0x90
 8000aa8:	05db      	lsls	r3, r3, #23
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d013      	beq.n	8000ad6 <HAL_GPIO_Init+0x1e2>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a44      	ldr	r2, [pc, #272]	@ (8000bc4 <HAL_GPIO_Init+0x2d0>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d00d      	beq.n	8000ad2 <HAL_GPIO_Init+0x1de>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a43      	ldr	r2, [pc, #268]	@ (8000bc8 <HAL_GPIO_Init+0x2d4>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d007      	beq.n	8000ace <HAL_GPIO_Init+0x1da>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4a42      	ldr	r2, [pc, #264]	@ (8000bcc <HAL_GPIO_Init+0x2d8>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d101      	bne.n	8000aca <HAL_GPIO_Init+0x1d6>
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	e006      	b.n	8000ad8 <HAL_GPIO_Init+0x1e4>
 8000aca:	2305      	movs	r3, #5
 8000acc:	e004      	b.n	8000ad8 <HAL_GPIO_Init+0x1e4>
 8000ace:	2302      	movs	r3, #2
 8000ad0:	e002      	b.n	8000ad8 <HAL_GPIO_Init+0x1e4>
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e000      	b.n	8000ad8 <HAL_GPIO_Init+0x1e4>
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	2103      	movs	r1, #3
 8000adc:	400a      	ands	r2, r1
 8000ade:	0092      	lsls	r2, r2, #2
 8000ae0:	4093      	lsls	r3, r2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ae8:	4935      	ldr	r1, [pc, #212]	@ (8000bc0 <HAL_GPIO_Init+0x2cc>)
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	089b      	lsrs	r3, r3, #2
 8000aee:	3302      	adds	r3, #2
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000af6:	4b36      	ldr	r3, [pc, #216]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000af8:	689b      	ldr	r3, [r3, #8]
 8000afa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	43da      	mvns	r2, r3
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685a      	ldr	r2, [r3, #4]
 8000b0a:	2380      	movs	r3, #128	@ 0x80
 8000b0c:	035b      	lsls	r3, r3, #13
 8000b0e:	4013      	ands	r3, r2
 8000b10:	d003      	beq.n	8000b1a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b20:	4b2b      	ldr	r3, [pc, #172]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	43da      	mvns	r2, r3
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	685a      	ldr	r2, [r3, #4]
 8000b34:	2380      	movs	r3, #128	@ 0x80
 8000b36:	039b      	lsls	r3, r3, #14
 8000b38:	4013      	ands	r3, r2
 8000b3a:	d003      	beq.n	8000b44 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b44:	4b22      	ldr	r3, [pc, #136]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000b4a:	4b21      	ldr	r3, [pc, #132]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	43da      	mvns	r2, r3
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	4013      	ands	r3, r2
 8000b58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	685a      	ldr	r2, [r3, #4]
 8000b5e:	2380      	movs	r3, #128	@ 0x80
 8000b60:	029b      	lsls	r3, r3, #10
 8000b62:	4013      	ands	r3, r2
 8000b64:	d003      	beq.n	8000b6e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b6e:	4b18      	ldr	r3, [pc, #96]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b70:	693a      	ldr	r2, [r7, #16]
 8000b72:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000b74:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	43da      	mvns	r2, r3
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	4013      	ands	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685a      	ldr	r2, [r3, #4]
 8000b88:	2380      	movs	r3, #128	@ 0x80
 8000b8a:	025b      	lsls	r3, r3, #9
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	d003      	beq.n	8000b98 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b98:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <HAL_GPIO_Init+0x2dc>)
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	40da      	lsrs	r2, r3
 8000bac:	1e13      	subs	r3, r2, #0
 8000bae:	d000      	beq.n	8000bb2 <HAL_GPIO_Init+0x2be>
 8000bb0:	e6a8      	b.n	8000904 <HAL_GPIO_Init+0x10>
  } 
}
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	46c0      	nop			@ (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b006      	add	sp, #24
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	40010000 	.word	0x40010000
 8000bc4:	48000400 	.word	0x48000400
 8000bc8:	48000800 	.word	0x48000800
 8000bcc:	48000c00 	.word	0x48000c00
 8000bd0:	40010400 	.word	0x40010400

08000bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	0008      	movs	r0, r1
 8000bde:	0011      	movs	r1, r2
 8000be0:	1cbb      	adds	r3, r7, #2
 8000be2:	1c02      	adds	r2, r0, #0
 8000be4:	801a      	strh	r2, [r3, #0]
 8000be6:	1c7b      	adds	r3, r7, #1
 8000be8:	1c0a      	adds	r2, r1, #0
 8000bea:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bec:	1c7b      	adds	r3, r7, #1
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d004      	beq.n	8000bfe <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bf4:	1cbb      	adds	r3, r7, #2
 8000bf6:	881a      	ldrh	r2, [r3, #0]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bfc:	e003      	b.n	8000c06 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bfe:	1cbb      	adds	r3, r7, #2
 8000c00:	881a      	ldrh	r2, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}
	...

08000c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b088      	sub	sp, #32
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d101      	bne.n	8000c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e301      	b.n	8001226 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2201      	movs	r2, #1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	d100      	bne.n	8000c2e <HAL_RCC_OscConfig+0x1e>
 8000c2c:	e08d      	b.n	8000d4a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c2e:	4bc3      	ldr	r3, [pc, #780]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	220c      	movs	r2, #12
 8000c34:	4013      	ands	r3, r2
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	d00e      	beq.n	8000c58 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c3a:	4bc0      	ldr	r3, [pc, #768]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	220c      	movs	r2, #12
 8000c40:	4013      	ands	r3, r2
 8000c42:	2b08      	cmp	r3, #8
 8000c44:	d116      	bne.n	8000c74 <HAL_RCC_OscConfig+0x64>
 8000c46:	4bbd      	ldr	r3, [pc, #756]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	2380      	movs	r3, #128	@ 0x80
 8000c4c:	025b      	lsls	r3, r3, #9
 8000c4e:	401a      	ands	r2, r3
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	025b      	lsls	r3, r3, #9
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d10d      	bne.n	8000c74 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c58:	4bb8      	ldr	r3, [pc, #736]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	2380      	movs	r3, #128	@ 0x80
 8000c5e:	029b      	lsls	r3, r3, #10
 8000c60:	4013      	ands	r3, r2
 8000c62:	d100      	bne.n	8000c66 <HAL_RCC_OscConfig+0x56>
 8000c64:	e070      	b.n	8000d48 <HAL_RCC_OscConfig+0x138>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d000      	beq.n	8000c70 <HAL_RCC_OscConfig+0x60>
 8000c6e:	e06b      	b.n	8000d48 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000c70:	2301      	movs	r3, #1
 8000c72:	e2d8      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d107      	bne.n	8000c8c <HAL_RCC_OscConfig+0x7c>
 8000c7c:	4baf      	ldr	r3, [pc, #700]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4bae      	ldr	r3, [pc, #696]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c82:	2180      	movs	r1, #128	@ 0x80
 8000c84:	0249      	lsls	r1, r1, #9
 8000c86:	430a      	orrs	r2, r1
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	e02f      	b.n	8000cec <HAL_RCC_OscConfig+0xdc>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d10c      	bne.n	8000cae <HAL_RCC_OscConfig+0x9e>
 8000c94:	4ba9      	ldr	r3, [pc, #676]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4ba8      	ldr	r3, [pc, #672]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000c9a:	49a9      	ldr	r1, [pc, #676]	@ (8000f40 <HAL_RCC_OscConfig+0x330>)
 8000c9c:	400a      	ands	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	4ba6      	ldr	r3, [pc, #664]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4ba5      	ldr	r3, [pc, #660]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ca6:	49a7      	ldr	r1, [pc, #668]	@ (8000f44 <HAL_RCC_OscConfig+0x334>)
 8000ca8:	400a      	ands	r2, r1
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	e01e      	b.n	8000cec <HAL_RCC_OscConfig+0xdc>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2b05      	cmp	r3, #5
 8000cb4:	d10e      	bne.n	8000cd4 <HAL_RCC_OscConfig+0xc4>
 8000cb6:	4ba1      	ldr	r3, [pc, #644]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	4ba0      	ldr	r3, [pc, #640]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000cbc:	2180      	movs	r1, #128	@ 0x80
 8000cbe:	02c9      	lsls	r1, r1, #11
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	4b9d      	ldr	r3, [pc, #628]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4b9c      	ldr	r3, [pc, #624]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000cca:	2180      	movs	r1, #128	@ 0x80
 8000ccc:	0249      	lsls	r1, r1, #9
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	e00b      	b.n	8000cec <HAL_RCC_OscConfig+0xdc>
 8000cd4:	4b99      	ldr	r3, [pc, #612]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b98      	ldr	r3, [pc, #608]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000cda:	4999      	ldr	r1, [pc, #612]	@ (8000f40 <HAL_RCC_OscConfig+0x330>)
 8000cdc:	400a      	ands	r2, r1
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	4b96      	ldr	r3, [pc, #600]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b95      	ldr	r3, [pc, #596]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ce6:	4997      	ldr	r1, [pc, #604]	@ (8000f44 <HAL_RCC_OscConfig+0x334>)
 8000ce8:	400a      	ands	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d014      	beq.n	8000d1e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf4:	f7ff fd46 	bl	8000784 <HAL_GetTick>
 8000cf8:	0003      	movs	r3, r0
 8000cfa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfc:	e008      	b.n	8000d10 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cfe:	f7ff fd41 	bl	8000784 <HAL_GetTick>
 8000d02:	0002      	movs	r2, r0
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	2b64      	cmp	r3, #100	@ 0x64
 8000d0a:	d901      	bls.n	8000d10 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	e28a      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d10:	4b8a      	ldr	r3, [pc, #552]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	029b      	lsls	r3, r3, #10
 8000d18:	4013      	ands	r3, r2
 8000d1a:	d0f0      	beq.n	8000cfe <HAL_RCC_OscConfig+0xee>
 8000d1c:	e015      	b.n	8000d4a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1e:	f7ff fd31 	bl	8000784 <HAL_GetTick>
 8000d22:	0003      	movs	r3, r0
 8000d24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d26:	e008      	b.n	8000d3a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d28:	f7ff fd2c 	bl	8000784 <HAL_GetTick>
 8000d2c:	0002      	movs	r2, r0
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b64      	cmp	r3, #100	@ 0x64
 8000d34:	d901      	bls.n	8000d3a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000d36:	2303      	movs	r3, #3
 8000d38:	e275      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d3a:	4b80      	ldr	r3, [pc, #512]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	2380      	movs	r3, #128	@ 0x80
 8000d40:	029b      	lsls	r3, r3, #10
 8000d42:	4013      	ands	r3, r2
 8000d44:	d1f0      	bne.n	8000d28 <HAL_RCC_OscConfig+0x118>
 8000d46:	e000      	b.n	8000d4a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d48:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2202      	movs	r2, #2
 8000d50:	4013      	ands	r3, r2
 8000d52:	d100      	bne.n	8000d56 <HAL_RCC_OscConfig+0x146>
 8000d54:	e069      	b.n	8000e2a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d56:	4b79      	ldr	r3, [pc, #484]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	d00b      	beq.n	8000d78 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d60:	4b76      	ldr	r3, [pc, #472]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	220c      	movs	r2, #12
 8000d66:	4013      	ands	r3, r2
 8000d68:	2b08      	cmp	r3, #8
 8000d6a:	d11c      	bne.n	8000da6 <HAL_RCC_OscConfig+0x196>
 8000d6c:	4b73      	ldr	r3, [pc, #460]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	2380      	movs	r3, #128	@ 0x80
 8000d72:	025b      	lsls	r3, r3, #9
 8000d74:	4013      	ands	r3, r2
 8000d76:	d116      	bne.n	8000da6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d78:	4b70      	ldr	r3, [pc, #448]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2202      	movs	r2, #2
 8000d7e:	4013      	ands	r3, r2
 8000d80:	d005      	beq.n	8000d8e <HAL_RCC_OscConfig+0x17e>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	68db      	ldr	r3, [r3, #12]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d001      	beq.n	8000d8e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e24b      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8e:	4b6b      	ldr	r3, [pc, #428]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	22f8      	movs	r2, #248	@ 0xf8
 8000d94:	4393      	bics	r3, r2
 8000d96:	0019      	movs	r1, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	691b      	ldr	r3, [r3, #16]
 8000d9c:	00da      	lsls	r2, r3, #3
 8000d9e:	4b67      	ldr	r3, [pc, #412]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000da0:	430a      	orrs	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000da4:	e041      	b.n	8000e2a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d024      	beq.n	8000df8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dae:	4b63      	ldr	r3, [pc, #396]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	4b62      	ldr	r3, [pc, #392]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000db4:	2101      	movs	r1, #1
 8000db6:	430a      	orrs	r2, r1
 8000db8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dba:	f7ff fce3 	bl	8000784 <HAL_GetTick>
 8000dbe:	0003      	movs	r3, r0
 8000dc0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc2:	e008      	b.n	8000dd6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dc4:	f7ff fcde 	bl	8000784 <HAL_GetTick>
 8000dc8:	0002      	movs	r2, r0
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d901      	bls.n	8000dd6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	e227      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd6:	4b59      	ldr	r3, [pc, #356]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2202      	movs	r2, #2
 8000ddc:	4013      	ands	r3, r2
 8000dde:	d0f1      	beq.n	8000dc4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000de0:	4b56      	ldr	r3, [pc, #344]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	22f8      	movs	r2, #248	@ 0xf8
 8000de6:	4393      	bics	r3, r2
 8000de8:	0019      	movs	r1, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	691b      	ldr	r3, [r3, #16]
 8000dee:	00da      	lsls	r2, r3, #3
 8000df0:	4b52      	ldr	r3, [pc, #328]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000df2:	430a      	orrs	r2, r1
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	e018      	b.n	8000e2a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000df8:	4b50      	ldr	r3, [pc, #320]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4b4f      	ldr	r3, [pc, #316]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000dfe:	2101      	movs	r1, #1
 8000e00:	438a      	bics	r2, r1
 8000e02:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e04:	f7ff fcbe 	bl	8000784 <HAL_GetTick>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0c:	e008      	b.n	8000e20 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e0e:	f7ff fcb9 	bl	8000784 <HAL_GetTick>
 8000e12:	0002      	movs	r2, r0
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d901      	bls.n	8000e20 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	e202      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e20:	4b46      	ldr	r3, [pc, #280]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2202      	movs	r2, #2
 8000e26:	4013      	ands	r3, r2
 8000e28:	d1f1      	bne.n	8000e0e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2208      	movs	r2, #8
 8000e30:	4013      	ands	r3, r2
 8000e32:	d036      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	69db      	ldr	r3, [r3, #28]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d019      	beq.n	8000e70 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e3c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e40:	4b3e      	ldr	r3, [pc, #248]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e42:	2101      	movs	r1, #1
 8000e44:	430a      	orrs	r2, r1
 8000e46:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e48:	f7ff fc9c 	bl	8000784 <HAL_GetTick>
 8000e4c:	0003      	movs	r3, r0
 8000e4e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e50:	e008      	b.n	8000e64 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e52:	f7ff fc97 	bl	8000784 <HAL_GetTick>
 8000e56:	0002      	movs	r2, r0
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d901      	bls.n	8000e64 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e1e0      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e64:	4b35      	ldr	r3, [pc, #212]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e68:	2202      	movs	r2, #2
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	d0f1      	beq.n	8000e52 <HAL_RCC_OscConfig+0x242>
 8000e6e:	e018      	b.n	8000ea2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e70:	4b32      	ldr	r3, [pc, #200]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e74:	4b31      	ldr	r3, [pc, #196]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e76:	2101      	movs	r1, #1
 8000e78:	438a      	bics	r2, r1
 8000e7a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e7c:	f7ff fc82 	bl	8000784 <HAL_GetTick>
 8000e80:	0003      	movs	r3, r0
 8000e82:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e84:	e008      	b.n	8000e98 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e86:	f7ff fc7d 	bl	8000784 <HAL_GetTick>
 8000e8a:	0002      	movs	r2, r0
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d901      	bls.n	8000e98 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000e94:	2303      	movs	r3, #3
 8000e96:	e1c6      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e98:	4b28      	ldr	r3, [pc, #160]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e9c:	2202      	movs	r2, #2
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	d1f1      	bne.n	8000e86 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d100      	bne.n	8000eae <HAL_RCC_OscConfig+0x29e>
 8000eac:	e0b4      	b.n	8001018 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000eae:	201f      	movs	r0, #31
 8000eb0:	183b      	adds	r3, r7, r0
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eb6:	4b21      	ldr	r3, [pc, #132]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000eb8:	69da      	ldr	r2, [r3, #28]
 8000eba:	2380      	movs	r3, #128	@ 0x80
 8000ebc:	055b      	lsls	r3, r3, #21
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	d110      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ec4:	69da      	ldr	r2, [r3, #28]
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ec8:	2180      	movs	r1, #128	@ 0x80
 8000eca:	0549      	lsls	r1, r1, #21
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	61da      	str	r2, [r3, #28]
 8000ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000ed2:	69da      	ldr	r2, [r3, #28]
 8000ed4:	2380      	movs	r3, #128	@ 0x80
 8000ed6:	055b      	lsls	r3, r3, #21
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ede:	183b      	adds	r3, r7, r0
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee4:	4b18      	ldr	r3, [pc, #96]	@ (8000f48 <HAL_RCC_OscConfig+0x338>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	2380      	movs	r3, #128	@ 0x80
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	4013      	ands	r3, r2
 8000eee:	d11a      	bne.n	8000f26 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ef0:	4b15      	ldr	r3, [pc, #84]	@ (8000f48 <HAL_RCC_OscConfig+0x338>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <HAL_RCC_OscConfig+0x338>)
 8000ef6:	2180      	movs	r1, #128	@ 0x80
 8000ef8:	0049      	lsls	r1, r1, #1
 8000efa:	430a      	orrs	r2, r1
 8000efc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000efe:	f7ff fc41 	bl	8000784 <HAL_GetTick>
 8000f02:	0003      	movs	r3, r0
 8000f04:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f06:	e008      	b.n	8000f1a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f08:	f7ff fc3c 	bl	8000784 <HAL_GetTick>
 8000f0c:	0002      	movs	r2, r0
 8000f0e:	69bb      	ldr	r3, [r7, #24]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b64      	cmp	r3, #100	@ 0x64
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e185      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <HAL_RCC_OscConfig+0x338>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	2380      	movs	r3, #128	@ 0x80
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	4013      	ands	r3, r2
 8000f24:	d0f0      	beq.n	8000f08 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d10e      	bne.n	8000f4c <HAL_RCC_OscConfig+0x33c>
 8000f2e:	4b03      	ldr	r3, [pc, #12]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000f30:	6a1a      	ldr	r2, [r3, #32]
 8000f32:	4b02      	ldr	r3, [pc, #8]	@ (8000f3c <HAL_RCC_OscConfig+0x32c>)
 8000f34:	2101      	movs	r1, #1
 8000f36:	430a      	orrs	r2, r1
 8000f38:	621a      	str	r2, [r3, #32]
 8000f3a:	e035      	b.n	8000fa8 <HAL_RCC_OscConfig+0x398>
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	fffeffff 	.word	0xfffeffff
 8000f44:	fffbffff 	.word	0xfffbffff
 8000f48:	40007000 	.word	0x40007000
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d10c      	bne.n	8000f6e <HAL_RCC_OscConfig+0x35e>
 8000f54:	4bb6      	ldr	r3, [pc, #728]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f56:	6a1a      	ldr	r2, [r3, #32]
 8000f58:	4bb5      	ldr	r3, [pc, #724]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	438a      	bics	r2, r1
 8000f5e:	621a      	str	r2, [r3, #32]
 8000f60:	4bb3      	ldr	r3, [pc, #716]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f62:	6a1a      	ldr	r2, [r3, #32]
 8000f64:	4bb2      	ldr	r3, [pc, #712]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f66:	2104      	movs	r1, #4
 8000f68:	438a      	bics	r2, r1
 8000f6a:	621a      	str	r2, [r3, #32]
 8000f6c:	e01c      	b.n	8000fa8 <HAL_RCC_OscConfig+0x398>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	2b05      	cmp	r3, #5
 8000f74:	d10c      	bne.n	8000f90 <HAL_RCC_OscConfig+0x380>
 8000f76:	4bae      	ldr	r3, [pc, #696]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f78:	6a1a      	ldr	r2, [r3, #32]
 8000f7a:	4bad      	ldr	r3, [pc, #692]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	621a      	str	r2, [r3, #32]
 8000f82:	4bab      	ldr	r3, [pc, #684]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f84:	6a1a      	ldr	r2, [r3, #32]
 8000f86:	4baa      	ldr	r3, [pc, #680]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f88:	2101      	movs	r1, #1
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	621a      	str	r2, [r3, #32]
 8000f8e:	e00b      	b.n	8000fa8 <HAL_RCC_OscConfig+0x398>
 8000f90:	4ba7      	ldr	r3, [pc, #668]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f92:	6a1a      	ldr	r2, [r3, #32]
 8000f94:	4ba6      	ldr	r3, [pc, #664]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f96:	2101      	movs	r1, #1
 8000f98:	438a      	bics	r2, r1
 8000f9a:	621a      	str	r2, [r3, #32]
 8000f9c:	4ba4      	ldr	r3, [pc, #656]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000f9e:	6a1a      	ldr	r2, [r3, #32]
 8000fa0:	4ba3      	ldr	r3, [pc, #652]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000fa2:	2104      	movs	r1, #4
 8000fa4:	438a      	bics	r2, r1
 8000fa6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d014      	beq.n	8000fda <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb0:	f7ff fbe8 	bl	8000784 <HAL_GetTick>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fb8:	e009      	b.n	8000fce <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fba:	f7ff fbe3 	bl	8000784 <HAL_GetTick>
 8000fbe:	0002      	movs	r2, r0
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	4a9b      	ldr	r2, [pc, #620]	@ (8001234 <HAL_RCC_OscConfig+0x624>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e12b      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fce:	4b98      	ldr	r3, [pc, #608]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000fd0:	6a1b      	ldr	r3, [r3, #32]
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d0f0      	beq.n	8000fba <HAL_RCC_OscConfig+0x3aa>
 8000fd8:	e013      	b.n	8001002 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fda:	f7ff fbd3 	bl	8000784 <HAL_GetTick>
 8000fde:	0003      	movs	r3, r0
 8000fe0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fe2:	e009      	b.n	8000ff8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fbce 	bl	8000784 <HAL_GetTick>
 8000fe8:	0002      	movs	r2, r0
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	4a91      	ldr	r2, [pc, #580]	@ (8001234 <HAL_RCC_OscConfig+0x624>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e116      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ff8:	4b8d      	ldr	r3, [pc, #564]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	4013      	ands	r3, r2
 8001000:	d1f0      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001002:	231f      	movs	r3, #31
 8001004:	18fb      	adds	r3, r7, r3
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d105      	bne.n	8001018 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800100c:	4b88      	ldr	r3, [pc, #544]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800100e:	69da      	ldr	r2, [r3, #28]
 8001010:	4b87      	ldr	r3, [pc, #540]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001012:	4989      	ldr	r1, [pc, #548]	@ (8001238 <HAL_RCC_OscConfig+0x628>)
 8001014:	400a      	ands	r2, r1
 8001016:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2210      	movs	r2, #16
 800101e:	4013      	ands	r3, r2
 8001020:	d063      	beq.n	80010ea <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d12a      	bne.n	8001080 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800102a:	4b81      	ldr	r3, [pc, #516]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800102c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800102e:	4b80      	ldr	r3, [pc, #512]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001030:	2104      	movs	r1, #4
 8001032:	430a      	orrs	r2, r1
 8001034:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001036:	4b7e      	ldr	r3, [pc, #504]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800103a:	4b7d      	ldr	r3, [pc, #500]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800103c:	2101      	movs	r1, #1
 800103e:	430a      	orrs	r2, r1
 8001040:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001042:	f7ff fb9f 	bl	8000784 <HAL_GetTick>
 8001046:	0003      	movs	r3, r0
 8001048:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800104c:	f7ff fb9a 	bl	8000784 <HAL_GetTick>
 8001050:	0002      	movs	r2, r0
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e0e3      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800105e:	4b74      	ldr	r3, [pc, #464]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001062:	2202      	movs	r2, #2
 8001064:	4013      	ands	r3, r2
 8001066:	d0f1      	beq.n	800104c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001068:	4b71      	ldr	r3, [pc, #452]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800106a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800106c:	22f8      	movs	r2, #248	@ 0xf8
 800106e:	4393      	bics	r3, r2
 8001070:	0019      	movs	r1, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	00da      	lsls	r2, r3, #3
 8001078:	4b6d      	ldr	r3, [pc, #436]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800107a:	430a      	orrs	r2, r1
 800107c:	635a      	str	r2, [r3, #52]	@ 0x34
 800107e:	e034      	b.n	80010ea <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	695b      	ldr	r3, [r3, #20]
 8001084:	3305      	adds	r3, #5
 8001086:	d111      	bne.n	80010ac <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001088:	4b69      	ldr	r3, [pc, #420]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800108a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800108c:	4b68      	ldr	r3, [pc, #416]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800108e:	2104      	movs	r1, #4
 8001090:	438a      	bics	r2, r1
 8001092:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001094:	4b66      	ldr	r3, [pc, #408]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001098:	22f8      	movs	r2, #248	@ 0xf8
 800109a:	4393      	bics	r3, r2
 800109c:	0019      	movs	r1, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	00da      	lsls	r2, r3, #3
 80010a4:	4b62      	ldr	r3, [pc, #392]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010a6:	430a      	orrs	r2, r1
 80010a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80010aa:	e01e      	b.n	80010ea <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010ac:	4b60      	ldr	r3, [pc, #384]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010b2:	2104      	movs	r1, #4
 80010b4:	430a      	orrs	r2, r1
 80010b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80010b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010bc:	4b5c      	ldr	r3, [pc, #368]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010be:	2101      	movs	r1, #1
 80010c0:	438a      	bics	r2, r1
 80010c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff fb5e 	bl	8000784 <HAL_GetTick>
 80010c8:	0003      	movs	r3, r0
 80010ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010cc:	e008      	b.n	80010e0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010ce:	f7ff fb59 	bl	8000784 <HAL_GetTick>
 80010d2:	0002      	movs	r2, r0
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d901      	bls.n	80010e0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80010dc:	2303      	movs	r3, #3
 80010de:	e0a2      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010e0:	4b53      	ldr	r3, [pc, #332]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010e4:	2202      	movs	r2, #2
 80010e6:	4013      	ands	r3, r2
 80010e8:	d1f1      	bne.n	80010ce <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a1b      	ldr	r3, [r3, #32]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d100      	bne.n	80010f4 <HAL_RCC_OscConfig+0x4e4>
 80010f2:	e097      	b.n	8001224 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	220c      	movs	r2, #12
 80010fa:	4013      	ands	r3, r2
 80010fc:	2b08      	cmp	r3, #8
 80010fe:	d100      	bne.n	8001102 <HAL_RCC_OscConfig+0x4f2>
 8001100:	e06b      	b.n	80011da <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a1b      	ldr	r3, [r3, #32]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d14c      	bne.n	80011a4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800110a:	4b49      	ldr	r3, [pc, #292]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	4b48      	ldr	r3, [pc, #288]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001110:	494a      	ldr	r1, [pc, #296]	@ (800123c <HAL_RCC_OscConfig+0x62c>)
 8001112:	400a      	ands	r2, r1
 8001114:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001116:	f7ff fb35 	bl	8000784 <HAL_GetTick>
 800111a:	0003      	movs	r3, r0
 800111c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001120:	f7ff fb30 	bl	8000784 <HAL_GetTick>
 8001124:	0002      	movs	r2, r0
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e079      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001132:	4b3f      	ldr	r3, [pc, #252]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	049b      	lsls	r3, r3, #18
 800113a:	4013      	ands	r3, r2
 800113c:	d1f0      	bne.n	8001120 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800113e:	4b3c      	ldr	r3, [pc, #240]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001142:	220f      	movs	r2, #15
 8001144:	4393      	bics	r3, r2
 8001146:	0019      	movs	r1, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800114c:	4b38      	ldr	r3, [pc, #224]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800114e:	430a      	orrs	r2, r1
 8001150:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001152:	4b37      	ldr	r3, [pc, #220]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	4a3a      	ldr	r2, [pc, #232]	@ (8001240 <HAL_RCC_OscConfig+0x630>)
 8001158:	4013      	ands	r3, r2
 800115a:	0019      	movs	r1, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001164:	431a      	orrs	r2, r3
 8001166:	4b32      	ldr	r3, [pc, #200]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001168:	430a      	orrs	r2, r1
 800116a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800116c:	4b30      	ldr	r3, [pc, #192]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b2f      	ldr	r3, [pc, #188]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001172:	2180      	movs	r1, #128	@ 0x80
 8001174:	0449      	lsls	r1, r1, #17
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117a:	f7ff fb03 	bl	8000784 <HAL_GetTick>
 800117e:	0003      	movs	r3, r0
 8001180:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001184:	f7ff fafe 	bl	8000784 <HAL_GetTick>
 8001188:	0002      	movs	r2, r0
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e047      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001196:	4b26      	ldr	r3, [pc, #152]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	2380      	movs	r3, #128	@ 0x80
 800119c:	049b      	lsls	r3, r3, #18
 800119e:	4013      	ands	r3, r2
 80011a0:	d0f0      	beq.n	8001184 <HAL_RCC_OscConfig+0x574>
 80011a2:	e03f      	b.n	8001224 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011a4:	4b22      	ldr	r3, [pc, #136]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b21      	ldr	r3, [pc, #132]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80011aa:	4924      	ldr	r1, [pc, #144]	@ (800123c <HAL_RCC_OscConfig+0x62c>)
 80011ac:	400a      	ands	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b0:	f7ff fae8 	bl	8000784 <HAL_GetTick>
 80011b4:	0003      	movs	r3, r0
 80011b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011ba:	f7ff fae3 	bl	8000784 <HAL_GetTick>
 80011be:	0002      	movs	r2, r0
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e02c      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011cc:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	2380      	movs	r3, #128	@ 0x80
 80011d2:	049b      	lsls	r3, r3, #18
 80011d4:	4013      	ands	r3, r2
 80011d6:	d1f0      	bne.n	80011ba <HAL_RCC_OscConfig+0x5aa>
 80011d8:	e024      	b.n	8001224 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d101      	bne.n	80011e6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e01f      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80011ec:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <HAL_RCC_OscConfig+0x620>)
 80011ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011f0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	2380      	movs	r3, #128	@ 0x80
 80011f6:	025b      	lsls	r3, r3, #9
 80011f8:	401a      	ands	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011fe:	429a      	cmp	r2, r3
 8001200:	d10e      	bne.n	8001220 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	220f      	movs	r2, #15
 8001206:	401a      	ands	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800120c:	429a      	cmp	r2, r3
 800120e:	d107      	bne.n	8001220 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001210:	697a      	ldr	r2, [r7, #20]
 8001212:	23f0      	movs	r3, #240	@ 0xf0
 8001214:	039b      	lsls	r3, r3, #14
 8001216:	401a      	ands	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800121c:	429a      	cmp	r2, r3
 800121e:	d001      	beq.n	8001224 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	0018      	movs	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	b008      	add	sp, #32
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			@ (mov r8, r8)
 8001230:	40021000 	.word	0x40021000
 8001234:	00001388 	.word	0x00001388
 8001238:	efffffff 	.word	0xefffffff
 800123c:	feffffff 	.word	0xfeffffff
 8001240:	ffc2ffff 	.word	0xffc2ffff

08001244 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d101      	bne.n	8001258 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	e0b3      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001258:	4b5b      	ldr	r3, [pc, #364]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2201      	movs	r2, #1
 800125e:	4013      	ands	r3, r2
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d911      	bls.n	800128a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001266:	4b58      	ldr	r3, [pc, #352]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2201      	movs	r2, #1
 800126c:	4393      	bics	r3, r2
 800126e:	0019      	movs	r1, r3
 8001270:	4b55      	ldr	r3, [pc, #340]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	430a      	orrs	r2, r1
 8001276:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001278:	4b53      	ldr	r3, [pc, #332]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2201      	movs	r2, #1
 800127e:	4013      	ands	r3, r2
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d001      	beq.n	800128a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e09a      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2202      	movs	r2, #2
 8001290:	4013      	ands	r3, r2
 8001292:	d015      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2204      	movs	r2, #4
 800129a:	4013      	ands	r3, r2
 800129c:	d006      	beq.n	80012ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800129e:	4b4b      	ldr	r3, [pc, #300]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012a0:	685a      	ldr	r2, [r3, #4]
 80012a2:	4b4a      	ldr	r3, [pc, #296]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012a4:	21e0      	movs	r1, #224	@ 0xe0
 80012a6:	00c9      	lsls	r1, r1, #3
 80012a8:	430a      	orrs	r2, r1
 80012aa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012ac:	4b47      	ldr	r3, [pc, #284]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	22f0      	movs	r2, #240	@ 0xf0
 80012b2:	4393      	bics	r3, r2
 80012b4:	0019      	movs	r1, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	689a      	ldr	r2, [r3, #8]
 80012ba:	4b44      	ldr	r3, [pc, #272]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012bc:	430a      	orrs	r2, r1
 80012be:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2201      	movs	r2, #1
 80012c6:	4013      	ands	r3, r2
 80012c8:	d040      	beq.n	800134c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d107      	bne.n	80012e2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d2:	4b3e      	ldr	r3, [pc, #248]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	2380      	movs	r3, #128	@ 0x80
 80012d8:	029b      	lsls	r3, r3, #10
 80012da:	4013      	ands	r3, r2
 80012dc:	d114      	bne.n	8001308 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e06e      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d107      	bne.n	80012fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ea:	4b38      	ldr	r3, [pc, #224]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	2380      	movs	r3, #128	@ 0x80
 80012f0:	049b      	lsls	r3, r3, #18
 80012f2:	4013      	ands	r3, r2
 80012f4:	d108      	bne.n	8001308 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e062      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fa:	4b34      	ldr	r3, [pc, #208]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2202      	movs	r2, #2
 8001300:	4013      	ands	r3, r2
 8001302:	d101      	bne.n	8001308 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e05b      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001308:	4b30      	ldr	r3, [pc, #192]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2203      	movs	r2, #3
 800130e:	4393      	bics	r3, r2
 8001310:	0019      	movs	r1, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685a      	ldr	r2, [r3, #4]
 8001316:	4b2d      	ldr	r3, [pc, #180]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 8001318:	430a      	orrs	r2, r1
 800131a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800131c:	f7ff fa32 	bl	8000784 <HAL_GetTick>
 8001320:	0003      	movs	r3, r0
 8001322:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001324:	e009      	b.n	800133a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001326:	f7ff fa2d 	bl	8000784 <HAL_GetTick>
 800132a:	0002      	movs	r2, r0
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	4a27      	ldr	r2, [pc, #156]	@ (80013d0 <HAL_RCC_ClockConfig+0x18c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d901      	bls.n	800133a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e042      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133a:	4b24      	ldr	r3, [pc, #144]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	220c      	movs	r2, #12
 8001340:	401a      	ands	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	429a      	cmp	r2, r3
 800134a:	d1ec      	bne.n	8001326 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800134c:	4b1e      	ldr	r3, [pc, #120]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2201      	movs	r2, #1
 8001352:	4013      	ands	r3, r2
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d211      	bcs.n	800137e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135a:	4b1b      	ldr	r3, [pc, #108]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2201      	movs	r2, #1
 8001360:	4393      	bics	r3, r2
 8001362:	0019      	movs	r1, r3
 8001364:	4b18      	ldr	r3, [pc, #96]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	430a      	orrs	r2, r1
 800136a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800136c:	4b16      	ldr	r3, [pc, #88]	@ (80013c8 <HAL_RCC_ClockConfig+0x184>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2201      	movs	r2, #1
 8001372:	4013      	ands	r3, r2
 8001374:	683a      	ldr	r2, [r7, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	d001      	beq.n	800137e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e020      	b.n	80013c0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2204      	movs	r2, #4
 8001384:	4013      	ands	r3, r2
 8001386:	d009      	beq.n	800139c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001388:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	4a11      	ldr	r2, [pc, #68]	@ (80013d4 <HAL_RCC_ClockConfig+0x190>)
 800138e:	4013      	ands	r3, r2
 8001390:	0019      	movs	r1, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	4b0d      	ldr	r3, [pc, #52]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 8001398:	430a      	orrs	r2, r1
 800139a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800139c:	f000 f820 	bl	80013e0 <HAL_RCC_GetSysClockFreq>
 80013a0:	0001      	movs	r1, r0
 80013a2:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <HAL_RCC_ClockConfig+0x188>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	091b      	lsrs	r3, r3, #4
 80013a8:	220f      	movs	r2, #15
 80013aa:	4013      	ands	r3, r2
 80013ac:	4a0a      	ldr	r2, [pc, #40]	@ (80013d8 <HAL_RCC_ClockConfig+0x194>)
 80013ae:	5cd3      	ldrb	r3, [r2, r3]
 80013b0:	000a      	movs	r2, r1
 80013b2:	40da      	lsrs	r2, r3
 80013b4:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <HAL_RCC_ClockConfig+0x198>)
 80013b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80013b8:	2003      	movs	r0, #3
 80013ba:	f7ff f8f3 	bl	80005a4 <HAL_InitTick>
  
  return HAL_OK;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	0018      	movs	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	b004      	add	sp, #16
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40022000 	.word	0x40022000
 80013cc:	40021000 	.word	0x40021000
 80013d0:	00001388 	.word	0x00001388
 80013d4:	fffff8ff 	.word	0xfffff8ff
 80013d8:	08002f6c 	.word	0x08002f6c
 80013dc:	20000000 	.word	0x20000000

080013e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80013fa:	4b20      	ldr	r3, [pc, #128]	@ (800147c <HAL_RCC_GetSysClockFreq+0x9c>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	220c      	movs	r2, #12
 8001404:	4013      	ands	r3, r2
 8001406:	2b04      	cmp	r3, #4
 8001408:	d002      	beq.n	8001410 <HAL_RCC_GetSysClockFreq+0x30>
 800140a:	2b08      	cmp	r3, #8
 800140c:	d003      	beq.n	8001416 <HAL_RCC_GetSysClockFreq+0x36>
 800140e:	e02c      	b.n	800146a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001412:	613b      	str	r3, [r7, #16]
      break;
 8001414:	e02c      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	0c9b      	lsrs	r3, r3, #18
 800141a:	220f      	movs	r2, #15
 800141c:	4013      	ands	r3, r2
 800141e:	4a19      	ldr	r2, [pc, #100]	@ (8001484 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001420:	5cd3      	ldrb	r3, [r2, r3]
 8001422:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001424:	4b15      	ldr	r3, [pc, #84]	@ (800147c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001428:	220f      	movs	r2, #15
 800142a:	4013      	ands	r3, r2
 800142c:	4a16      	ldr	r2, [pc, #88]	@ (8001488 <HAL_RCC_GetSysClockFreq+0xa8>)
 800142e:	5cd3      	ldrb	r3, [r2, r3]
 8001430:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	2380      	movs	r3, #128	@ 0x80
 8001436:	025b      	lsls	r3, r3, #9
 8001438:	4013      	ands	r3, r2
 800143a:	d009      	beq.n	8001450 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	4810      	ldr	r0, [pc, #64]	@ (8001480 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001440:	f7fe fe62 	bl	8000108 <__udivsi3>
 8001444:	0003      	movs	r3, r0
 8001446:	001a      	movs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4353      	muls	r3, r2
 800144c:	617b      	str	r3, [r7, #20]
 800144e:	e009      	b.n	8001464 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001450:	6879      	ldr	r1, [r7, #4]
 8001452:	000a      	movs	r2, r1
 8001454:	0152      	lsls	r2, r2, #5
 8001456:	1a52      	subs	r2, r2, r1
 8001458:	0193      	lsls	r3, r2, #6
 800145a:	1a9b      	subs	r3, r3, r2
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	185b      	adds	r3, r3, r1
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	613b      	str	r3, [r7, #16]
      break;
 8001468:	e002      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800146a:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_RCC_GetSysClockFreq+0xa0>)
 800146c:	613b      	str	r3, [r7, #16]
      break;
 800146e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001470:	693b      	ldr	r3, [r7, #16]
}
 8001472:	0018      	movs	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	b006      	add	sp, #24
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			@ (mov r8, r8)
 800147c:	40021000 	.word	0x40021000
 8001480:	007a1200 	.word	0x007a1200
 8001484:	08002f84 	.word	0x08002f84
 8001488:	08002f94 	.word	0x08002f94

0800148c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001490:	4b02      	ldr	r3, [pc, #8]	@ (800149c <HAL_RCC_GetHCLKFreq+0x10>)
 8001492:	681b      	ldr	r3, [r3, #0]
}
 8001494:	0018      	movs	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	20000000 	.word	0x20000000

080014a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80014a4:	f7ff fff2 	bl	800148c <HAL_RCC_GetHCLKFreq>
 80014a8:	0001      	movs	r1, r0
 80014aa:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	0a1b      	lsrs	r3, r3, #8
 80014b0:	2207      	movs	r2, #7
 80014b2:	4013      	ands	r3, r2
 80014b4:	4a04      	ldr	r2, [pc, #16]	@ (80014c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80014b6:	5cd3      	ldrb	r3, [r2, r3]
 80014b8:	40d9      	lsrs	r1, r3
 80014ba:	000b      	movs	r3, r1
}    
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	40021000 	.word	0x40021000
 80014c8:	08002f7c 	.word	0x08002f7c

080014cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2207      	movs	r2, #7
 80014da:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001518 <HAL_RCC_GetClockConfig+0x4c>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2203      	movs	r2, #3
 80014e2:	401a      	ands	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80014e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <HAL_RCC_GetClockConfig+0x4c>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	22f0      	movs	r2, #240	@ 0xf0
 80014ee:	401a      	ands	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80014f4:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <HAL_RCC_GetClockConfig+0x4c>)
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	23e0      	movs	r3, #224	@ 0xe0
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	401a      	ands	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_RCC_GetClockConfig+0x50>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2201      	movs	r2, #1
 8001508:	401a      	ands	r2, r3
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	601a      	str	r2, [r3, #0]
}
 800150e:	46c0      	nop			@ (mov r8, r8)
 8001510:	46bd      	mov	sp, r7
 8001512:	b002      	add	sp, #8
 8001514:	bd80      	pop	{r7, pc}
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	40021000 	.word	0x40021000
 800151c:	40022000 	.word	0x40022000

08001520 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d101      	bne.n	8001532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e042      	b.n	80015b8 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	223d      	movs	r2, #61	@ 0x3d
 8001536:	5c9b      	ldrb	r3, [r3, r2]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b00      	cmp	r3, #0
 800153c:	d107      	bne.n	800154e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	223c      	movs	r2, #60	@ 0x3c
 8001542:	2100      	movs	r1, #0
 8001544:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	0018      	movs	r0, r3
 800154a:	f000 f839 	bl	80015c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	223d      	movs	r2, #61	@ 0x3d
 8001552:	2102      	movs	r1, #2
 8001554:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	3304      	adds	r3, #4
 800155e:	0019      	movs	r1, r3
 8001560:	0010      	movs	r0, r2
 8001562:	f000 f98f 	bl	8001884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2246      	movs	r2, #70	@ 0x46
 800156a:	2101      	movs	r1, #1
 800156c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	223e      	movs	r2, #62	@ 0x3e
 8001572:	2101      	movs	r1, #1
 8001574:	5499      	strb	r1, [r3, r2]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	223f      	movs	r2, #63	@ 0x3f
 800157a:	2101      	movs	r1, #1
 800157c:	5499      	strb	r1, [r3, r2]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2240      	movs	r2, #64	@ 0x40
 8001582:	2101      	movs	r1, #1
 8001584:	5499      	strb	r1, [r3, r2]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2241      	movs	r2, #65	@ 0x41
 800158a:	2101      	movs	r1, #1
 800158c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2242      	movs	r2, #66	@ 0x42
 8001592:	2101      	movs	r1, #1
 8001594:	5499      	strb	r1, [r3, r2]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2243      	movs	r2, #67	@ 0x43
 800159a:	2101      	movs	r1, #1
 800159c:	5499      	strb	r1, [r3, r2]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2244      	movs	r2, #68	@ 0x44
 80015a2:	2101      	movs	r1, #1
 80015a4:	5499      	strb	r1, [r3, r2]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2245      	movs	r2, #69	@ 0x45
 80015aa:	2101      	movs	r1, #1
 80015ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	223d      	movs	r2, #61	@ 0x3d
 80015b2:	2101      	movs	r1, #1
 80015b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	0018      	movs	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b002      	add	sp, #8
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80015c8:	46c0      	nop			@ (mov r8, r8)
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b002      	add	sp, #8
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	223d      	movs	r2, #61	@ 0x3d
 80015dc:	5c9b      	ldrb	r3, [r3, r2]
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d001      	beq.n	80015e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e035      	b.n	8001654 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	223d      	movs	r2, #61	@ 0x3d
 80015ec:	2102      	movs	r1, #2
 80015ee:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2101      	movs	r1, #1
 80015fc:	430a      	orrs	r2, r1
 80015fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a15      	ldr	r2, [pc, #84]	@ (800165c <HAL_TIM_Base_Start_IT+0x8c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d009      	beq.n	800161e <HAL_TIM_Base_Start_IT+0x4e>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a14      	ldr	r2, [pc, #80]	@ (8001660 <HAL_TIM_Base_Start_IT+0x90>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d004      	beq.n	800161e <HAL_TIM_Base_Start_IT+0x4e>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a12      	ldr	r2, [pc, #72]	@ (8001664 <HAL_TIM_Base_Start_IT+0x94>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d111      	bne.n	8001642 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2207      	movs	r2, #7
 8001626:	4013      	ands	r3, r2
 8001628:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2b06      	cmp	r3, #6
 800162e:	d010      	beq.n	8001652 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2101      	movs	r1, #1
 800163c:	430a      	orrs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001640:	e007      	b.n	8001652 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2101      	movs	r1, #1
 800164e:	430a      	orrs	r2, r1
 8001650:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001652:	2300      	movs	r3, #0
}
 8001654:	0018      	movs	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	b004      	add	sp, #16
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40012c00 	.word	0x40012c00
 8001660:	40000400 	.word	0x40000400
 8001664:	40014000 	.word	0x40014000

08001668 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	2202      	movs	r2, #2
 8001684:	4013      	ands	r3, r2
 8001686:	d021      	beq.n	80016cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	2202      	movs	r2, #2
 800168c:	4013      	ands	r3, r2
 800168e:	d01d      	beq.n	80016cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2203      	movs	r2, #3
 8001696:	4252      	negs	r2, r2
 8001698:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2201      	movs	r2, #1
 800169e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	2203      	movs	r2, #3
 80016a8:	4013      	ands	r3, r2
 80016aa:	d004      	beq.n	80016b6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	0018      	movs	r0, r3
 80016b0:	f000 f8d0 	bl	8001854 <HAL_TIM_IC_CaptureCallback>
 80016b4:	e007      	b.n	80016c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	0018      	movs	r0, r3
 80016ba:	f000 f8c3 	bl	8001844 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	0018      	movs	r0, r3
 80016c2:	f000 f8cf 	bl	8001864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	2204      	movs	r2, #4
 80016d0:	4013      	ands	r3, r2
 80016d2:	d022      	beq.n	800171a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2204      	movs	r2, #4
 80016d8:	4013      	ands	r3, r2
 80016da:	d01e      	beq.n	800171a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2205      	movs	r2, #5
 80016e2:	4252      	negs	r2, r2
 80016e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2202      	movs	r2, #2
 80016ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	699a      	ldr	r2, [r3, #24]
 80016f2:	23c0      	movs	r3, #192	@ 0xc0
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	d004      	beq.n	8001704 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	0018      	movs	r0, r3
 80016fe:	f000 f8a9 	bl	8001854 <HAL_TIM_IC_CaptureCallback>
 8001702:	e007      	b.n	8001714 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	0018      	movs	r0, r3
 8001708:	f000 f89c 	bl	8001844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	0018      	movs	r0, r3
 8001710:	f000 f8a8 	bl	8001864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	2208      	movs	r2, #8
 800171e:	4013      	ands	r3, r2
 8001720:	d021      	beq.n	8001766 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2208      	movs	r2, #8
 8001726:	4013      	ands	r3, r2
 8001728:	d01d      	beq.n	8001766 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2209      	movs	r2, #9
 8001730:	4252      	negs	r2, r2
 8001732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2204      	movs	r2, #4
 8001738:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	2203      	movs	r2, #3
 8001742:	4013      	ands	r3, r2
 8001744:	d004      	beq.n	8001750 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	0018      	movs	r0, r3
 800174a:	f000 f883 	bl	8001854 <HAL_TIM_IC_CaptureCallback>
 800174e:	e007      	b.n	8001760 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	0018      	movs	r0, r3
 8001754:	f000 f876 	bl	8001844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	0018      	movs	r0, r3
 800175c:	f000 f882 	bl	8001864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2210      	movs	r2, #16
 800176a:	4013      	ands	r3, r2
 800176c:	d022      	beq.n	80017b4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2210      	movs	r2, #16
 8001772:	4013      	ands	r3, r2
 8001774:	d01e      	beq.n	80017b4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2211      	movs	r2, #17
 800177c:	4252      	negs	r2, r2
 800177e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2208      	movs	r2, #8
 8001784:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	69da      	ldr	r2, [r3, #28]
 800178c:	23c0      	movs	r3, #192	@ 0xc0
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4013      	ands	r3, r2
 8001792:	d004      	beq.n	800179e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	0018      	movs	r0, r3
 8001798:	f000 f85c 	bl	8001854 <HAL_TIM_IC_CaptureCallback>
 800179c:	e007      	b.n	80017ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	0018      	movs	r0, r3
 80017a2:	f000 f84f 	bl	8001844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	0018      	movs	r0, r3
 80017aa:	f000 f85b 	bl	8001864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2201      	movs	r2, #1
 80017b8:	4013      	ands	r3, r2
 80017ba:	d00c      	beq.n	80017d6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2201      	movs	r2, #1
 80017c0:	4013      	ands	r3, r2
 80017c2:	d008      	beq.n	80017d6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2202      	movs	r2, #2
 80017ca:	4252      	negs	r2, r2
 80017cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	0018      	movs	r0, r3
 80017d2:	f7fe fe2f 	bl	8000434 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	2280      	movs	r2, #128	@ 0x80
 80017da:	4013      	ands	r3, r2
 80017dc:	d00c      	beq.n	80017f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2280      	movs	r2, #128	@ 0x80
 80017e2:	4013      	ands	r3, r2
 80017e4:	d008      	beq.n	80017f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2281      	movs	r2, #129	@ 0x81
 80017ec:	4252      	negs	r2, r2
 80017ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	0018      	movs	r0, r3
 80017f4:	f000 f8d2 	bl	800199c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2240      	movs	r2, #64	@ 0x40
 80017fc:	4013      	ands	r3, r2
 80017fe:	d00c      	beq.n	800181a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2240      	movs	r2, #64	@ 0x40
 8001804:	4013      	ands	r3, r2
 8001806:	d008      	beq.n	800181a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2241      	movs	r2, #65	@ 0x41
 800180e:	4252      	negs	r2, r2
 8001810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	0018      	movs	r0, r3
 8001816:	f000 f82d 	bl	8001874 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2220      	movs	r2, #32
 800181e:	4013      	ands	r3, r2
 8001820:	d00c      	beq.n	800183c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2220      	movs	r2, #32
 8001826:	4013      	ands	r3, r2
 8001828:	d008      	beq.n	800183c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2221      	movs	r2, #33	@ 0x21
 8001830:	4252      	negs	r2, r2
 8001832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	0018      	movs	r0, r3
 8001838:	f000 f8a8 	bl	800198c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800183c:	46c0      	nop			@ (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	b004      	add	sp, #16
 8001842:	bd80      	pop	{r7, pc}

08001844 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800184c:	46c0      	nop			@ (mov r8, r8)
 800184e:	46bd      	mov	sp, r7
 8001850:	b002      	add	sp, #8
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800185c:	46c0      	nop			@ (mov r8, r8)
 800185e:	46bd      	mov	sp, r7
 8001860:	b002      	add	sp, #8
 8001862:	bd80      	pop	{r7, pc}

08001864 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800186c:	46c0      	nop			@ (mov r8, r8)
 800186e:	46bd      	mov	sp, r7
 8001870:	b002      	add	sp, #8
 8001872:	bd80      	pop	{r7, pc}

08001874 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800187c:	46c0      	nop			@ (mov r8, r8)
 800187e:	46bd      	mov	sp, r7
 8001880:	b002      	add	sp, #8
 8001882:	bd80      	pop	{r7, pc}

08001884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a36      	ldr	r2, [pc, #216]	@ (8001970 <TIM_Base_SetConfig+0xec>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d003      	beq.n	80018a4 <TIM_Base_SetConfig+0x20>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a35      	ldr	r2, [pc, #212]	@ (8001974 <TIM_Base_SetConfig+0xf0>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d108      	bne.n	80018b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2270      	movs	r2, #112	@ 0x70
 80018a8:	4393      	bics	r3, r2
 80018aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001970 <TIM_Base_SetConfig+0xec>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d013      	beq.n	80018e6 <TIM_Base_SetConfig+0x62>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a2c      	ldr	r2, [pc, #176]	@ (8001974 <TIM_Base_SetConfig+0xf0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d00f      	beq.n	80018e6 <TIM_Base_SetConfig+0x62>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a2b      	ldr	r2, [pc, #172]	@ (8001978 <TIM_Base_SetConfig+0xf4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d00b      	beq.n	80018e6 <TIM_Base_SetConfig+0x62>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a2a      	ldr	r2, [pc, #168]	@ (800197c <TIM_Base_SetConfig+0xf8>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d007      	beq.n	80018e6 <TIM_Base_SetConfig+0x62>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a29      	ldr	r2, [pc, #164]	@ (8001980 <TIM_Base_SetConfig+0xfc>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d003      	beq.n	80018e6 <TIM_Base_SetConfig+0x62>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a28      	ldr	r2, [pc, #160]	@ (8001984 <TIM_Base_SetConfig+0x100>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d108      	bne.n	80018f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4a27      	ldr	r2, [pc, #156]	@ (8001988 <TIM_Base_SetConfig+0x104>)
 80018ea:	4013      	ands	r3, r2
 80018ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2280      	movs	r2, #128	@ 0x80
 80018fc:	4393      	bics	r3, r2
 80018fe:	001a      	movs	r2, r3
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	4313      	orrs	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	689a      	ldr	r2, [r3, #8]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a13      	ldr	r2, [pc, #76]	@ (8001970 <TIM_Base_SetConfig+0xec>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d00b      	beq.n	800193e <TIM_Base_SetConfig+0xba>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a14      	ldr	r2, [pc, #80]	@ (800197c <TIM_Base_SetConfig+0xf8>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d007      	beq.n	800193e <TIM_Base_SetConfig+0xba>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a13      	ldr	r2, [pc, #76]	@ (8001980 <TIM_Base_SetConfig+0xfc>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d003      	beq.n	800193e <TIM_Base_SetConfig+0xba>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a12      	ldr	r2, [pc, #72]	@ (8001984 <TIM_Base_SetConfig+0x100>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d103      	bne.n	8001946 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	691a      	ldr	r2, [r3, #16]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2201      	movs	r2, #1
 800194a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	2201      	movs	r2, #1
 8001952:	4013      	ands	r3, r2
 8001954:	2b01      	cmp	r3, #1
 8001956:	d106      	bne.n	8001966 <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	691b      	ldr	r3, [r3, #16]
 800195c:	2201      	movs	r2, #1
 800195e:	4393      	bics	r3, r2
 8001960:	001a      	movs	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	611a      	str	r2, [r3, #16]
  }
}
 8001966:	46c0      	nop			@ (mov r8, r8)
 8001968:	46bd      	mov	sp, r7
 800196a:	b004      	add	sp, #16
 800196c:	bd80      	pop	{r7, pc}
 800196e:	46c0      	nop			@ (mov r8, r8)
 8001970:	40012c00 	.word	0x40012c00
 8001974:	40000400 	.word	0x40000400
 8001978:	40002000 	.word	0x40002000
 800197c:	40014000 	.word	0x40014000
 8001980:	40014400 	.word	0x40014400
 8001984:	40014800 	.word	0x40014800
 8001988:	fffffcff 	.word	0xfffffcff

0800198c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001994:	46c0      	nop			@ (mov r8, r8)
 8001996:	46bd      	mov	sp, r7
 8001998:	b002      	add	sp, #8
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80019a4:	46c0      	nop			@ (mov r8, r8)
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b002      	add	sp, #8
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e044      	b.n	8001a48 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d107      	bne.n	80019d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2278      	movs	r2, #120	@ 0x78
 80019ca:	2100      	movs	r1, #0
 80019cc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	0018      	movs	r0, r3
 80019d2:	f7fe fd9b 	bl	800050c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2224      	movs	r2, #36	@ 0x24
 80019da:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2101      	movs	r1, #1
 80019e8:	438a      	bics	r2, r1
 80019ea:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	0018      	movs	r0, r3
 80019f8:	f000 f96c 	bl	8001cd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	0018      	movs	r0, r3
 8001a00:	f000 f828 	bl	8001a54 <UART_SetConfig>
 8001a04:	0003      	movs	r3, r0
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d101      	bne.n	8001a0e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e01c      	b.n	8001a48 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	490d      	ldr	r1, [pc, #52]	@ (8001a50 <HAL_UART_Init+0xa4>)
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2108      	movs	r1, #8
 8001a2a:	438a      	bics	r2, r1
 8001a2c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2101      	movs	r1, #1
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f000 f9fb 	bl	8001e3c <UART_CheckIdleState>
 8001a46:	0003      	movs	r3, r0
}
 8001a48:	0018      	movs	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b002      	add	sp, #8
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	fffff7ff 	.word	0xfffff7ff

08001a54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b088      	sub	sp, #32
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a5c:	231e      	movs	r3, #30
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a8d      	ldr	r2, [pc, #564]	@ (8001cb8 <UART_SetConfig+0x264>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	0019      	movs	r1, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	4a88      	ldr	r2, [pc, #544]	@ (8001cbc <UART_SetConfig+0x268>)
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	4a7f      	ldr	r2, [pc, #508]	@ (8001cc0 <UART_SetConfig+0x26c>)
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a7b      	ldr	r2, [pc, #492]	@ (8001cc4 <UART_SetConfig+0x270>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d127      	bne.n	8001b2a <UART_SetConfig+0xd6>
 8001ada:	4b7b      	ldr	r3, [pc, #492]	@ (8001cc8 <UART_SetConfig+0x274>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	2203      	movs	r2, #3
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b03      	cmp	r3, #3
 8001ae4:	d00d      	beq.n	8001b02 <UART_SetConfig+0xae>
 8001ae6:	d81b      	bhi.n	8001b20 <UART_SetConfig+0xcc>
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d014      	beq.n	8001b16 <UART_SetConfig+0xc2>
 8001aec:	d818      	bhi.n	8001b20 <UART_SetConfig+0xcc>
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d002      	beq.n	8001af8 <UART_SetConfig+0xa4>
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d00a      	beq.n	8001b0c <UART_SetConfig+0xb8>
 8001af6:	e013      	b.n	8001b20 <UART_SetConfig+0xcc>
 8001af8:	231f      	movs	r3, #31
 8001afa:	18fb      	adds	r3, r7, r3
 8001afc:	2200      	movs	r2, #0
 8001afe:	701a      	strb	r2, [r3, #0]
 8001b00:	e021      	b.n	8001b46 <UART_SetConfig+0xf2>
 8001b02:	231f      	movs	r3, #31
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	2202      	movs	r2, #2
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	e01c      	b.n	8001b46 <UART_SetConfig+0xf2>
 8001b0c:	231f      	movs	r3, #31
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	2204      	movs	r2, #4
 8001b12:	701a      	strb	r2, [r3, #0]
 8001b14:	e017      	b.n	8001b46 <UART_SetConfig+0xf2>
 8001b16:	231f      	movs	r3, #31
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	e012      	b.n	8001b46 <UART_SetConfig+0xf2>
 8001b20:	231f      	movs	r3, #31
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	2210      	movs	r2, #16
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e00d      	b.n	8001b46 <UART_SetConfig+0xf2>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a67      	ldr	r2, [pc, #412]	@ (8001ccc <UART_SetConfig+0x278>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d104      	bne.n	8001b3e <UART_SetConfig+0xea>
 8001b34:	231f      	movs	r3, #31
 8001b36:	18fb      	adds	r3, r7, r3
 8001b38:	2200      	movs	r2, #0
 8001b3a:	701a      	strb	r2, [r3, #0]
 8001b3c:	e003      	b.n	8001b46 <UART_SetConfig+0xf2>
 8001b3e:	231f      	movs	r3, #31
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	2210      	movs	r2, #16
 8001b44:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	69da      	ldr	r2, [r3, #28]
 8001b4a:	2380      	movs	r3, #128	@ 0x80
 8001b4c:	021b      	lsls	r3, r3, #8
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d15c      	bne.n	8001c0c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8001b52:	231f      	movs	r3, #31
 8001b54:	18fb      	adds	r3, r7, r3
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b08      	cmp	r3, #8
 8001b5a:	d015      	beq.n	8001b88 <UART_SetConfig+0x134>
 8001b5c:	dc18      	bgt.n	8001b90 <UART_SetConfig+0x13c>
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d00d      	beq.n	8001b7e <UART_SetConfig+0x12a>
 8001b62:	dc15      	bgt.n	8001b90 <UART_SetConfig+0x13c>
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <UART_SetConfig+0x11a>
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d005      	beq.n	8001b78 <UART_SetConfig+0x124>
 8001b6c:	e010      	b.n	8001b90 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b6e:	f7ff fc97 	bl	80014a0 <HAL_RCC_GetPCLK1Freq>
 8001b72:	0003      	movs	r3, r0
 8001b74:	61bb      	str	r3, [r7, #24]
        break;
 8001b76:	e012      	b.n	8001b9e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001b78:	4b55      	ldr	r3, [pc, #340]	@ (8001cd0 <UART_SetConfig+0x27c>)
 8001b7a:	61bb      	str	r3, [r7, #24]
        break;
 8001b7c:	e00f      	b.n	8001b9e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001b7e:	f7ff fc2f 	bl	80013e0 <HAL_RCC_GetSysClockFreq>
 8001b82:	0003      	movs	r3, r0
 8001b84:	61bb      	str	r3, [r7, #24]
        break;
 8001b86:	e00a      	b.n	8001b9e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001b88:	2380      	movs	r3, #128	@ 0x80
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	61bb      	str	r3, [r7, #24]
        break;
 8001b8e:	e006      	b.n	8001b9e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001b94:	231e      	movs	r3, #30
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	2201      	movs	r2, #1
 8001b9a:	701a      	strb	r2, [r3, #0]
        break;
 8001b9c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d100      	bne.n	8001ba6 <UART_SetConfig+0x152>
 8001ba4:	e07a      	b.n	8001c9c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	005a      	lsls	r2, r3, #1
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	085b      	lsrs	r3, r3, #1
 8001bb0:	18d2      	adds	r2, r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	0010      	movs	r0, r2
 8001bba:	f7fe faa5 	bl	8000108 <__udivsi3>
 8001bbe:	0003      	movs	r3, r0
 8001bc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2b0f      	cmp	r3, #15
 8001bc6:	d91c      	bls.n	8001c02 <UART_SetConfig+0x1ae>
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	2380      	movs	r3, #128	@ 0x80
 8001bcc:	025b      	lsls	r3, r3, #9
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d217      	bcs.n	8001c02 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	200e      	movs	r0, #14
 8001bd8:	183b      	adds	r3, r7, r0
 8001bda:	210f      	movs	r1, #15
 8001bdc:	438a      	bics	r2, r1
 8001bde:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	085b      	lsrs	r3, r3, #1
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	2207      	movs	r2, #7
 8001be8:	4013      	ands	r3, r2
 8001bea:	b299      	uxth	r1, r3
 8001bec:	183b      	adds	r3, r7, r0
 8001bee:	183a      	adds	r2, r7, r0
 8001bf0:	8812      	ldrh	r2, [r2, #0]
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	183a      	adds	r2, r7, r0
 8001bfc:	8812      	ldrh	r2, [r2, #0]
 8001bfe:	60da      	str	r2, [r3, #12]
 8001c00:	e04c      	b.n	8001c9c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8001c02:	231e      	movs	r3, #30
 8001c04:	18fb      	adds	r3, r7, r3
 8001c06:	2201      	movs	r2, #1
 8001c08:	701a      	strb	r2, [r3, #0]
 8001c0a:	e047      	b.n	8001c9c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001c0c:	231f      	movs	r3, #31
 8001c0e:	18fb      	adds	r3, r7, r3
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b08      	cmp	r3, #8
 8001c14:	d015      	beq.n	8001c42 <UART_SetConfig+0x1ee>
 8001c16:	dc18      	bgt.n	8001c4a <UART_SetConfig+0x1f6>
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d00d      	beq.n	8001c38 <UART_SetConfig+0x1e4>
 8001c1c:	dc15      	bgt.n	8001c4a <UART_SetConfig+0x1f6>
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <UART_SetConfig+0x1d4>
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d005      	beq.n	8001c32 <UART_SetConfig+0x1de>
 8001c26:	e010      	b.n	8001c4a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c28:	f7ff fc3a 	bl	80014a0 <HAL_RCC_GetPCLK1Freq>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	61bb      	str	r3, [r7, #24]
        break;
 8001c30:	e012      	b.n	8001c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001c32:	4b27      	ldr	r3, [pc, #156]	@ (8001cd0 <UART_SetConfig+0x27c>)
 8001c34:	61bb      	str	r3, [r7, #24]
        break;
 8001c36:	e00f      	b.n	8001c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c38:	f7ff fbd2 	bl	80013e0 <HAL_RCC_GetSysClockFreq>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	61bb      	str	r3, [r7, #24]
        break;
 8001c40:	e00a      	b.n	8001c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001c42:	2380      	movs	r3, #128	@ 0x80
 8001c44:	021b      	lsls	r3, r3, #8
 8001c46:	61bb      	str	r3, [r7, #24]
        break;
 8001c48:	e006      	b.n	8001c58 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001c4e:	231e      	movs	r3, #30
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
        break;
 8001c56:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d01e      	beq.n	8001c9c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	085a      	lsrs	r2, r3, #1
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	18d2      	adds	r2, r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	0019      	movs	r1, r3
 8001c6e:	0010      	movs	r0, r2
 8001c70:	f7fe fa4a 	bl	8000108 <__udivsi3>
 8001c74:	0003      	movs	r3, r0
 8001c76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	2b0f      	cmp	r3, #15
 8001c7c:	d90a      	bls.n	8001c94 <UART_SetConfig+0x240>
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	2380      	movs	r3, #128	@ 0x80
 8001c82:	025b      	lsls	r3, r3, #9
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d205      	bcs.n	8001c94 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	e003      	b.n	8001c9c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8001c94:	231e      	movs	r3, #30
 8001c96:	18fb      	adds	r3, r7, r3
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8001ca8:	231e      	movs	r3, #30
 8001caa:	18fb      	adds	r3, r7, r3
 8001cac:	781b      	ldrb	r3, [r3, #0]
}
 8001cae:	0018      	movs	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	b008      	add	sp, #32
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	ffff69f3 	.word	0xffff69f3
 8001cbc:	ffffcfff 	.word	0xffffcfff
 8001cc0:	fffff4ff 	.word	0xfffff4ff
 8001cc4:	40013800 	.word	0x40013800
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	40004400 	.word	0x40004400
 8001cd0:	007a1200 	.word	0x007a1200

08001cd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	2208      	movs	r2, #8
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d00b      	beq.n	8001cfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	4a4a      	ldr	r2, [pc, #296]	@ (8001e18 <UART_AdvFeatureConfig+0x144>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d02:	2201      	movs	r2, #1
 8001d04:	4013      	ands	r3, r2
 8001d06:	d00b      	beq.n	8001d20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	4a43      	ldr	r2, [pc, #268]	@ (8001e1c <UART_AdvFeatureConfig+0x148>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	0019      	movs	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d24:	2202      	movs	r2, #2
 8001d26:	4013      	ands	r3, r2
 8001d28:	d00b      	beq.n	8001d42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	4a3b      	ldr	r2, [pc, #236]	@ (8001e20 <UART_AdvFeatureConfig+0x14c>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	0019      	movs	r1, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d46:	2204      	movs	r2, #4
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d00b      	beq.n	8001d64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	4a34      	ldr	r2, [pc, #208]	@ (8001e24 <UART_AdvFeatureConfig+0x150>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	0019      	movs	r1, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d68:	2210      	movs	r2, #16
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d00b      	beq.n	8001d86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	4a2c      	ldr	r2, [pc, #176]	@ (8001e28 <UART_AdvFeatureConfig+0x154>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	0019      	movs	r1, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d00b      	beq.n	8001da8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	4a25      	ldr	r2, [pc, #148]	@ (8001e2c <UART_AdvFeatureConfig+0x158>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	2240      	movs	r2, #64	@ 0x40
 8001dae:	4013      	ands	r3, r2
 8001db0:	d01d      	beq.n	8001dee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	4a1d      	ldr	r2, [pc, #116]	@ (8001e30 <UART_AdvFeatureConfig+0x15c>)
 8001dba:	4013      	ands	r3, r2
 8001dbc:	0019      	movs	r1, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dce:	2380      	movs	r3, #128	@ 0x80
 8001dd0:	035b      	lsls	r3, r3, #13
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d10b      	bne.n	8001dee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	4a15      	ldr	r2, [pc, #84]	@ (8001e34 <UART_AdvFeatureConfig+0x160>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df2:	2280      	movs	r2, #128	@ 0x80
 8001df4:	4013      	ands	r3, r2
 8001df6:	d00b      	beq.n	8001e10 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8001e38 <UART_AdvFeatureConfig+0x164>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	0019      	movs	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	605a      	str	r2, [r3, #4]
  }
}
 8001e10:	46c0      	nop			@ (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b002      	add	sp, #8
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	ffff7fff 	.word	0xffff7fff
 8001e1c:	fffdffff 	.word	0xfffdffff
 8001e20:	fffeffff 	.word	0xfffeffff
 8001e24:	fffbffff 	.word	0xfffbffff
 8001e28:	ffffefff 	.word	0xffffefff
 8001e2c:	ffffdfff 	.word	0xffffdfff
 8001e30:	ffefffff 	.word	0xffefffff
 8001e34:	ff9fffff 	.word	0xff9fffff
 8001e38:	fff7ffff 	.word	0xfff7ffff

08001e3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b092      	sub	sp, #72	@ 0x48
 8001e40:	af02      	add	r7, sp, #8
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2284      	movs	r2, #132	@ 0x84
 8001e48:	2100      	movs	r1, #0
 8001e4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001e4c:	f7fe fc9a 	bl	8000784 <HAL_GetTick>
 8001e50:	0003      	movs	r3, r0
 8001e52:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2208      	movs	r2, #8
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d12c      	bne.n	8001ebc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e64:	2280      	movs	r2, #128	@ 0x80
 8001e66:	0391      	lsls	r1, r2, #14
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	4a46      	ldr	r2, [pc, #280]	@ (8001f84 <UART_CheckIdleState+0x148>)
 8001e6c:	9200      	str	r2, [sp, #0]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f000 f88c 	bl	8001f8c <UART_WaitOnFlagUntilTimeout>
 8001e74:	1e03      	subs	r3, r0, #0
 8001e76:	d021      	beq.n	8001ebc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e78:	f3ef 8310 	mrs	r3, PRIMASK
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001e80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e82:	2301      	movs	r3, #1
 8001e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e88:	f383 8810 	msr	PRIMASK, r3
}
 8001e8c:	46c0      	nop			@ (mov r8, r8)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2180      	movs	r1, #128	@ 0x80
 8001e9a:	438a      	bics	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ea4:	f383 8810 	msr	PRIMASK, r3
}
 8001ea8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2220      	movs	r2, #32
 8001eae:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2278      	movs	r2, #120	@ 0x78
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e05f      	b.n	8001f7c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	d146      	bne.n	8001f58 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ecc:	2280      	movs	r2, #128	@ 0x80
 8001ece:	03d1      	lsls	r1, r2, #15
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8001f84 <UART_CheckIdleState+0x148>)
 8001ed4:	9200      	str	r2, [sp, #0]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f000 f858 	bl	8001f8c <UART_WaitOnFlagUntilTimeout>
 8001edc:	1e03      	subs	r3, r0, #0
 8001ede:	d03b      	beq.n	8001f58 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8001ee4:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ee8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001eea:	2301      	movs	r3, #1
 8001eec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	f383 8810 	msr	PRIMASK, r3
}
 8001ef4:	46c0      	nop			@ (mov r8, r8)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4921      	ldr	r1, [pc, #132]	@ (8001f88 <UART_CheckIdleState+0x14c>)
 8001f02:	400a      	ands	r2, r1
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f383 8810 	msr	PRIMASK, r3
}
 8001f10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f12:	f3ef 8310 	mrs	r3, PRIMASK
 8001f16:	61bb      	str	r3, [r7, #24]
  return(result);
 8001f18:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f383 8810 	msr	PRIMASK, r3
}
 8001f26:	46c0      	nop			@ (mov r8, r8)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2101      	movs	r1, #1
 8001f34:	438a      	bics	r2, r1
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f3a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f3c:	6a3b      	ldr	r3, [r7, #32]
 8001f3e:	f383 8810 	msr	PRIMASK, r3
}
 8001f42:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2280      	movs	r2, #128	@ 0x80
 8001f48:	2120      	movs	r1, #32
 8001f4a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2278      	movs	r2, #120	@ 0x78
 8001f50:	2100      	movs	r1, #0
 8001f52:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e011      	b.n	8001f7c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2280      	movs	r2, #128	@ 0x80
 8001f62:	2120      	movs	r1, #32
 8001f64:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2278      	movs	r2, #120	@ 0x78
 8001f76:	2100      	movs	r1, #0
 8001f78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b010      	add	sp, #64	@ 0x40
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	01ffffff 	.word	0x01ffffff
 8001f88:	fffffedf 	.word	0xfffffedf

08001f8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	1dfb      	adds	r3, r7, #7
 8001f9a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f9c:	e051      	b.n	8002042 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	d04e      	beq.n	8002042 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fa4:	f7fe fbee 	bl	8000784 <HAL_GetTick>
 8001fa8:	0002      	movs	r2, r0
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d302      	bcc.n	8001fba <UART_WaitOnFlagUntilTimeout+0x2e>
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e051      	b.n	8002062 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d03b      	beq.n	8002042 <UART_WaitOnFlagUntilTimeout+0xb6>
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	2b80      	cmp	r3, #128	@ 0x80
 8001fce:	d038      	beq.n	8002042 <UART_WaitOnFlagUntilTimeout+0xb6>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2b40      	cmp	r3, #64	@ 0x40
 8001fd4:	d035      	beq.n	8002042 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	2208      	movs	r2, #8
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	d111      	bne.n	8002008 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2208      	movs	r2, #8
 8001fea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f000 f83c 	bl	800206c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2284      	movs	r2, #132	@ 0x84
 8001ff8:	2108      	movs	r1, #8
 8001ffa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2278      	movs	r2, #120	@ 0x78
 8002000:	2100      	movs	r1, #0
 8002002:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e02c      	b.n	8002062 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	69da      	ldr	r2, [r3, #28]
 800200e:	2380      	movs	r3, #128	@ 0x80
 8002010:	011b      	lsls	r3, r3, #4
 8002012:	401a      	ands	r2, r3
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	429a      	cmp	r2, r3
 800201a:	d112      	bne.n	8002042 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2280      	movs	r2, #128	@ 0x80
 8002022:	0112      	lsls	r2, r2, #4
 8002024:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	0018      	movs	r0, r3
 800202a:	f000 f81f 	bl	800206c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2284      	movs	r2, #132	@ 0x84
 8002032:	2120      	movs	r1, #32
 8002034:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2278      	movs	r2, #120	@ 0x78
 800203a:	2100      	movs	r1, #0
 800203c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e00f      	b.n	8002062 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	68ba      	ldr	r2, [r7, #8]
 800204a:	4013      	ands	r3, r2
 800204c:	68ba      	ldr	r2, [r7, #8]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	425a      	negs	r2, r3
 8002052:	4153      	adcs	r3, r2
 8002054:	b2db      	uxtb	r3, r3
 8002056:	001a      	movs	r2, r3
 8002058:	1dfb      	adds	r3, r7, #7
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d09e      	beq.n	8001f9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	0018      	movs	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	b004      	add	sp, #16
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08e      	sub	sp, #56	@ 0x38
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002074:	f3ef 8310 	mrs	r3, PRIMASK
 8002078:	617b      	str	r3, [r7, #20]
  return(result);
 800207a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800207c:	637b      	str	r3, [r7, #52]	@ 0x34
 800207e:	2301      	movs	r3, #1
 8002080:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	f383 8810 	msr	PRIMASK, r3
}
 8002088:	46c0      	nop			@ (mov r8, r8)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4926      	ldr	r1, [pc, #152]	@ (8002130 <UART_EndRxTransfer+0xc4>)
 8002096:	400a      	ands	r2, r1
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800209c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	f383 8810 	msr	PRIMASK, r3
}
 80020a4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020a6:	f3ef 8310 	mrs	r3, PRIMASK
 80020aa:	623b      	str	r3, [r7, #32]
  return(result);
 80020ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80020b0:	2301      	movs	r3, #1
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b6:	f383 8810 	msr	PRIMASK, r3
}
 80020ba:	46c0      	nop			@ (mov r8, r8)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2101      	movs	r1, #1
 80020c8:	438a      	bics	r2, r1
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d2:	f383 8810 	msr	PRIMASK, r3
}
 80020d6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d118      	bne.n	8002112 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020e0:	f3ef 8310 	mrs	r3, PRIMASK
 80020e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80020e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020ea:	2301      	movs	r3, #1
 80020ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f383 8810 	msr	PRIMASK, r3
}
 80020f4:	46c0      	nop			@ (mov r8, r8)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2110      	movs	r1, #16
 8002102:	438a      	bics	r2, r1
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002108:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	f383 8810 	msr	PRIMASK, r3
}
 8002110:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2280      	movs	r2, #128	@ 0x80
 8002116:	2120      	movs	r1, #32
 8002118:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002126:	46c0      	nop			@ (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b00e      	add	sp, #56	@ 0x38
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			@ (mov r8, r8)
 8002130:	fffffedf 	.word	0xfffffedf

08002134 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002138:	f000 f99c 	bl	8002474 <vTaskStartScheduler>
  
  return osOK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	0018      	movs	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3308      	adds	r3, #8
 8002150:	001a      	movs	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	4252      	negs	r2, r2
 800215c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3308      	adds	r3, #8
 8002162:	001a      	movs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3308      	adds	r3, #8
 800216c:	001a      	movs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002178:	46c0      	nop			@ (mov r8, r8)
 800217a:	46bd      	mov	sp, r7
 800217c:	b002      	add	sp, #8
 800217e:	bd80      	pop	{r7, pc}

08002180 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b002      	add	sp, #8
 8002194:	bd80      	pop	{r7, pc}

08002196 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b084      	sub	sp, #16
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
 800219e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	601a      	str	r2, [r3, #0]
}
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	46bd      	mov	sp, r7
 80021d6:	b004      	add	sp, #16
 80021d8:	bd80      	pop	{r7, pc}

080021da <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b084      	sub	sp, #16
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6892      	ldr	r2, [r2, #8]
 80021f0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6852      	ldr	r2, [r2, #4]
 80021fa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	429a      	cmp	r2, r3
 8002204:	d103      	bne.n	800220e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	1e5a      	subs	r2, r3, #1
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
}
 8002222:	0018      	movs	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	b004      	add	sp, #16
 8002228:	bd80      	pop	{r7, pc}

0800222a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800222a:	b590      	push	{r4, r7, lr}
 800222c:	b08d      	sub	sp, #52	@ 0x34
 800222e:	af04      	add	r7, sp, #16
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	607a      	str	r2, [r7, #4]
 8002236:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800223a:	2b00      	cmp	r3, #0
 800223c:	d102      	bne.n	8002244 <xTaskCreateStatic+0x1a>
 800223e:	b672      	cpsid	i
 8002240:	46c0      	nop			@ (mov r8, r8)
 8002242:	e7fd      	b.n	8002240 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8002244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002246:	2b00      	cmp	r3, #0
 8002248:	d102      	bne.n	8002250 <xTaskCreateStatic+0x26>
 800224a:	b672      	cpsid	i
 800224c:	46c0      	nop			@ (mov r8, r8)
 800224e:	e7fd      	b.n	800224c <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002250:	2354      	movs	r3, #84	@ 0x54
 8002252:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	2b54      	cmp	r3, #84	@ 0x54
 8002258:	d002      	beq.n	8002260 <xTaskCreateStatic+0x36>
 800225a:	b672      	cpsid	i
 800225c:	46c0      	nop			@ (mov r8, r8)
 800225e:	e7fd      	b.n	800225c <xTaskCreateStatic+0x32>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002262:	2b00      	cmp	r3, #0
 8002264:	d020      	beq.n	80022a8 <xTaskCreateStatic+0x7e>
 8002266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002268:	2b00      	cmp	r3, #0
 800226a:	d01d      	beq.n	80022a8 <xTaskCreateStatic+0x7e>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800226c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226e:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002274:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	2251      	movs	r2, #81	@ 0x51
 800227a:	2102      	movs	r1, #2
 800227c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800227e:	683c      	ldr	r4, [r7, #0]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	68b9      	ldr	r1, [r7, #8]
 8002284:	68f8      	ldr	r0, [r7, #12]
 8002286:	2300      	movs	r3, #0
 8002288:	9303      	str	r3, [sp, #12]
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	9302      	str	r3, [sp, #8]
 800228e:	2318      	movs	r3, #24
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	0023      	movs	r3, r4
 800229a:	f000 f80d 	bl	80022b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	0018      	movs	r0, r3
 80022a2:	f000 f883 	bl	80023ac <prvAddNewTaskToReadyList>
 80022a6:	e001      	b.n	80022ac <xTaskCreateStatic+0x82>
		}
		else
		{
			xReturn = NULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80022ac:	69bb      	ldr	r3, [r7, #24]
	}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b009      	add	sp, #36	@ 0x24
 80022b4:	bd90      	pop	{r4, r7, pc}
	...

080022b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
 80022c4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80022c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4936      	ldr	r1, [pc, #216]	@ (80023a8 <prvInitialiseNewTask+0xf0>)
 80022ce:	468c      	mov	ip, r1
 80022d0:	4463      	add	r3, ip
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	18d3      	adds	r3, r2, r3
 80022d6:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	2207      	movs	r2, #7
 80022dc:	4393      	bics	r3, r2
 80022de:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	2207      	movs	r2, #7
 80022e4:	4013      	ands	r3, r2
 80022e6:	d002      	beq.n	80022ee <prvInitialiseNewTask+0x36>
 80022e8:	b672      	cpsid	i
 80022ea:	46c0      	nop			@ (mov r8, r8)
 80022ec:	e7fd      	b.n	80022ea <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	e013      	b.n	800231c <prvInitialiseNewTask+0x64>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	18d3      	adds	r3, r2, r3
 80022fa:	7818      	ldrb	r0, [r3, #0]
 80022fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022fe:	2134      	movs	r1, #52	@ 0x34
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	18d3      	adds	r3, r2, r3
 8002304:	185b      	adds	r3, r3, r1
 8002306:	1c02      	adds	r2, r0, #0
 8002308:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	18d3      	adds	r3, r2, r3
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d006      	beq.n	8002324 <prvInitialiseNewTask+0x6c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	3301      	adds	r3, #1
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	2b0f      	cmp	r3, #15
 8002320:	d9e8      	bls.n	80022f4 <prvInitialiseNewTask+0x3c>
 8002322:	e000      	b.n	8002326 <prvInitialiseNewTask+0x6e>
		{
			break;
 8002324:	46c0      	nop			@ (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002328:	2243      	movs	r2, #67	@ 0x43
 800232a:	2100      	movs	r1, #0
 800232c:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800232e:	6a3b      	ldr	r3, [r7, #32]
 8002330:	2b06      	cmp	r3, #6
 8002332:	d901      	bls.n	8002338 <prvInitialiseNewTask+0x80>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002334:	2306      	movs	r3, #6
 8002336:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233a:	6a3a      	ldr	r2, [r7, #32]
 800233c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800233e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002340:	6a3a      	ldr	r2, [r7, #32]
 8002342:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002346:	2200      	movs	r2, #0
 8002348:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800234a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800234c:	3304      	adds	r3, #4
 800234e:	0018      	movs	r0, r3
 8002350:	f7ff ff16 	bl	8002180 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002356:	3318      	adds	r3, #24
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff ff11 	bl	8002180 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800235e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002360:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002362:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	2207      	movs	r2, #7
 8002368:	1ad2      	subs	r2, r2, r3
 800236a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800236c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800236e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002370:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002372:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002376:	2200      	movs	r2, #0
 8002378:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800237a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237c:	2250      	movs	r2, #80	@ 0x50
 800237e:	2100      	movs	r1, #0
 8002380:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	68f9      	ldr	r1, [r7, #12]
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	0018      	movs	r0, r3
 800238a:	f000 fbdd 	bl	8002b48 <pxPortInitialiseStack>
 800238e:	0002      	movs	r2, r0
 8002390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002392:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002396:	2b00      	cmp	r3, #0
 8002398:	d002      	beq.n	80023a0 <prvInitialiseNewTask+0xe8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800239a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800239e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80023a0:	46c0      	nop			@ (mov r8, r8)
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b006      	add	sp, #24
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	3fffffff 	.word	0x3fffffff

080023ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80023b4:	f000 fc64 	bl	8002c80 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80023b8:	4b28      	ldr	r3, [pc, #160]	@ (800245c <prvAddNewTaskToReadyList+0xb0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	1c5a      	adds	r2, r3, #1
 80023be:	4b27      	ldr	r3, [pc, #156]	@ (800245c <prvAddNewTaskToReadyList+0xb0>)
 80023c0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80023c2:	4b27      	ldr	r3, [pc, #156]	@ (8002460 <prvAddNewTaskToReadyList+0xb4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d109      	bne.n	80023de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80023ca:	4b25      	ldr	r3, [pc, #148]	@ (8002460 <prvAddNewTaskToReadyList+0xb4>)
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023d0:	4b22      	ldr	r3, [pc, #136]	@ (800245c <prvAddNewTaskToReadyList+0xb0>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d110      	bne.n	80023fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80023d8:	f000 fa4a 	bl	8002870 <prvInitialiseTaskLists>
 80023dc:	e00d      	b.n	80023fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80023de:	4b21      	ldr	r3, [pc, #132]	@ (8002464 <prvAddNewTaskToReadyList+0xb8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002460 <prvAddNewTaskToReadyList+0xb4>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d802      	bhi.n	80023fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80023f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002460 <prvAddNewTaskToReadyList+0xb4>)
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80023fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <prvAddNewTaskToReadyList+0xbc>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <prvAddNewTaskToReadyList+0xbc>)
 8002402:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002408:	4b18      	ldr	r3, [pc, #96]	@ (800246c <prvAddNewTaskToReadyList+0xc0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	429a      	cmp	r2, r3
 800240e:	d903      	bls.n	8002418 <prvAddNewTaskToReadyList+0x6c>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002414:	4b15      	ldr	r3, [pc, #84]	@ (800246c <prvAddNewTaskToReadyList+0xc0>)
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800241c:	0013      	movs	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	189b      	adds	r3, r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4a12      	ldr	r2, [pc, #72]	@ (8002470 <prvAddNewTaskToReadyList+0xc4>)
 8002426:	189a      	adds	r2, r3, r2
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3304      	adds	r3, #4
 800242c:	0019      	movs	r1, r3
 800242e:	0010      	movs	r0, r2
 8002430:	f7ff feb1 	bl	8002196 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002434:	f000 fc36 	bl	8002ca4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002438:	4b0a      	ldr	r3, [pc, #40]	@ (8002464 <prvAddNewTaskToReadyList+0xb8>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d008      	beq.n	8002452 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002440:	4b07      	ldr	r3, [pc, #28]	@ (8002460 <prvAddNewTaskToReadyList+0xb4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244a:	429a      	cmp	r2, r3
 800244c:	d201      	bcs.n	8002452 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800244e:	f000 fc07 	bl	8002c60 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b002      	add	sp, #8
 8002458:	bd80      	pop	{r7, pc}
 800245a:	46c0      	nop			@ (mov r8, r8)
 800245c:	2000045c 	.word	0x2000045c
 8002460:	2000035c 	.word	0x2000035c
 8002464:	20000468 	.word	0x20000468
 8002468:	20000478 	.word	0x20000478
 800246c:	20000464 	.word	0x20000464
 8002470:	20000360 	.word	0x20000360

08002474 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b089      	sub	sp, #36	@ 0x24
 8002478:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800247e:	2300      	movs	r3, #0
 8002480:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002482:	003a      	movs	r2, r7
 8002484:	1d39      	adds	r1, r7, #4
 8002486:	2308      	movs	r3, #8
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	0018      	movs	r0, r3
 800248c:	f7fd fec8 	bl	8000220 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002490:	683c      	ldr	r4, [r7, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	4918      	ldr	r1, [pc, #96]	@ (80024f8 <vTaskStartScheduler+0x84>)
 8002498:	4818      	ldr	r0, [pc, #96]	@ (80024fc <vTaskStartScheduler+0x88>)
 800249a:	9202      	str	r2, [sp, #8]
 800249c:	9301      	str	r3, [sp, #4]
 800249e:	2300      	movs	r3, #0
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	2300      	movs	r3, #0
 80024a4:	0022      	movs	r2, r4
 80024a6:	f7ff fec0 	bl	800222a <xTaskCreateStatic>
 80024aa:	0002      	movs	r2, r0
 80024ac:	4b14      	ldr	r3, [pc, #80]	@ (8002500 <vTaskStartScheduler+0x8c>)
 80024ae:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80024b0:	4b13      	ldr	r3, [pc, #76]	@ (8002500 <vTaskStartScheduler+0x8c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80024b8:	2301      	movs	r3, #1
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	e001      	b.n	80024c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80024be:	2300      	movs	r3, #0
 80024c0:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d10d      	bne.n	80024e4 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80024c8:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80024ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002504 <vTaskStartScheduler+0x90>)
 80024cc:	2201      	movs	r2, #1
 80024ce:	4252      	negs	r2, r2
 80024d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80024d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002508 <vTaskStartScheduler+0x94>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80024d8:	4b0c      	ldr	r3, [pc, #48]	@ (800250c <vTaskStartScheduler+0x98>)
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024de:	f000 fb9b 	bl	8002c18 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80024e2:	e005      	b.n	80024f0 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3301      	adds	r3, #1
 80024e8:	d102      	bne.n	80024f0 <vTaskStartScheduler+0x7c>
 80024ea:	b672      	cpsid	i
 80024ec:	46c0      	nop			@ (mov r8, r8)
 80024ee:	e7fd      	b.n	80024ec <vTaskStartScheduler+0x78>
}
 80024f0:	46c0      	nop			@ (mov r8, r8)
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b005      	add	sp, #20
 80024f6:	bd90      	pop	{r4, r7, pc}
 80024f8:	08002f64 	.word	0x08002f64
 80024fc:	08002851 	.word	0x08002851
 8002500:	20000480 	.word	0x20000480
 8002504:	2000047c 	.word	0x2000047c
 8002508:	20000468 	.word	0x20000468
 800250c:	20000460 	.word	0x20000460

08002510 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002514:	4b03      	ldr	r3, [pc, #12]	@ (8002524 <vTaskSuspendAll+0x14>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	4b02      	ldr	r3, [pc, #8]	@ (8002524 <vTaskSuspendAll+0x14>)
 800251c:	601a      	str	r2, [r3, #0]
}
 800251e:	46c0      	nop			@ (mov r8, r8)
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000484 	.word	0x20000484

08002528 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800252e:	2300      	movs	r3, #0
 8002530:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002536:	4b3a      	ldr	r3, [pc, #232]	@ (8002620 <xTaskResumeAll+0xf8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d102      	bne.n	8002544 <xTaskResumeAll+0x1c>
 800253e:	b672      	cpsid	i
 8002540:	46c0      	nop			@ (mov r8, r8)
 8002542:	e7fd      	b.n	8002540 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002544:	f000 fb9c 	bl	8002c80 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002548:	4b35      	ldr	r3, [pc, #212]	@ (8002620 <xTaskResumeAll+0xf8>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	1e5a      	subs	r2, r3, #1
 800254e:	4b34      	ldr	r3, [pc, #208]	@ (8002620 <xTaskResumeAll+0xf8>)
 8002550:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002552:	4b33      	ldr	r3, [pc, #204]	@ (8002620 <xTaskResumeAll+0xf8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d15b      	bne.n	8002612 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800255a:	4b32      	ldr	r3, [pc, #200]	@ (8002624 <xTaskResumeAll+0xfc>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d057      	beq.n	8002612 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002562:	e02f      	b.n	80025c4 <xTaskResumeAll+0x9c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002564:	4b30      	ldr	r3, [pc, #192]	@ (8002628 <xTaskResumeAll+0x100>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	3318      	adds	r3, #24
 8002570:	0018      	movs	r0, r3
 8002572:	f7ff fe32 	bl	80021da <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	3304      	adds	r3, #4
 800257a:	0018      	movs	r0, r3
 800257c:	f7ff fe2d 	bl	80021da <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002584:	4b29      	ldr	r3, [pc, #164]	@ (800262c <xTaskResumeAll+0x104>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	429a      	cmp	r2, r3
 800258a:	d903      	bls.n	8002594 <xTaskResumeAll+0x6c>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002590:	4b26      	ldr	r3, [pc, #152]	@ (800262c <xTaskResumeAll+0x104>)
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002598:	0013      	movs	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	189b      	adds	r3, r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4a23      	ldr	r2, [pc, #140]	@ (8002630 <xTaskResumeAll+0x108>)
 80025a2:	189a      	adds	r2, r3, r2
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	3304      	adds	r3, #4
 80025a8:	0019      	movs	r1, r3
 80025aa:	0010      	movs	r0, r2
 80025ac:	f7ff fdf3 	bl	8002196 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002634 <xTaskResumeAll+0x10c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d302      	bcc.n	80025c4 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80025be:	4b1e      	ldr	r3, [pc, #120]	@ (8002638 <xTaskResumeAll+0x110>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025c4:	4b18      	ldr	r3, [pc, #96]	@ (8002628 <xTaskResumeAll+0x100>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1cb      	bne.n	8002564 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80025d2:	f000 f9e9 	bl	80029a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80025d6:	4b19      	ldr	r3, [pc, #100]	@ (800263c <xTaskResumeAll+0x114>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00f      	beq.n	8002602 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80025e2:	f000 f82d 	bl	8002640 <xTaskIncrementTick>
 80025e6:	1e03      	subs	r3, r0, #0
 80025e8:	d002      	beq.n	80025f0 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 80025ea:	4b13      	ldr	r3, [pc, #76]	@ (8002638 <xTaskResumeAll+0x110>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1f2      	bne.n	80025e2 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 80025fc:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <xTaskResumeAll+0x114>)
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002602:	4b0d      	ldr	r3, [pc, #52]	@ (8002638 <xTaskResumeAll+0x110>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800260a:	2301      	movs	r3, #1
 800260c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800260e:	f000 fb27 	bl	8002c60 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002612:	f000 fb47 	bl	8002ca4 <vPortExitCritical>

	return xAlreadyYielded;
 8002616:	68bb      	ldr	r3, [r7, #8]
}
 8002618:	0018      	movs	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	b004      	add	sp, #16
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000484 	.word	0x20000484
 8002624:	2000045c 	.word	0x2000045c
 8002628:	2000041c 	.word	0x2000041c
 800262c:	20000464 	.word	0x20000464
 8002630:	20000360 	.word	0x20000360
 8002634:	2000035c 	.word	0x2000035c
 8002638:	20000470 	.word	0x20000470
 800263c:	2000046c 	.word	0x2000046c

08002640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800264a:	4b4d      	ldr	r3, [pc, #308]	@ (8002780 <xTaskIncrementTick+0x140>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d000      	beq.n	8002654 <xTaskIncrementTick+0x14>
 8002652:	e084      	b.n	800275e <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002654:	4b4b      	ldr	r3, [pc, #300]	@ (8002784 <xTaskIncrementTick+0x144>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	3301      	adds	r3, #1
 800265a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800265c:	4b49      	ldr	r3, [pc, #292]	@ (8002784 <xTaskIncrementTick+0x144>)
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d118      	bne.n	800269a <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002668:	4b47      	ldr	r3, [pc, #284]	@ (8002788 <xTaskIncrementTick+0x148>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d002      	beq.n	8002678 <xTaskIncrementTick+0x38>
 8002672:	b672      	cpsid	i
 8002674:	46c0      	nop			@ (mov r8, r8)
 8002676:	e7fd      	b.n	8002674 <xTaskIncrementTick+0x34>
 8002678:	4b43      	ldr	r3, [pc, #268]	@ (8002788 <xTaskIncrementTick+0x148>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b43      	ldr	r3, [pc, #268]	@ (800278c <xTaskIncrementTick+0x14c>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	4b41      	ldr	r3, [pc, #260]	@ (8002788 <xTaskIncrementTick+0x148>)
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	4b41      	ldr	r3, [pc, #260]	@ (800278c <xTaskIncrementTick+0x14c>)
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	4b40      	ldr	r3, [pc, #256]	@ (8002790 <xTaskIncrementTick+0x150>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	1c5a      	adds	r2, r3, #1
 8002692:	4b3f      	ldr	r3, [pc, #252]	@ (8002790 <xTaskIncrementTick+0x150>)
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	f000 f987 	bl	80029a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800269a:	4b3e      	ldr	r3, [pc, #248]	@ (8002794 <xTaskIncrementTick+0x154>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d34e      	bcc.n	8002742 <xTaskIncrementTick+0x102>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026a4:	4b38      	ldr	r3, [pc, #224]	@ (8002788 <xTaskIncrementTick+0x148>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <xTaskIncrementTick+0x72>
 80026ae:	2301      	movs	r3, #1
 80026b0:	e000      	b.n	80026b4 <xTaskIncrementTick+0x74>
 80026b2:	2300      	movs	r3, #0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <xTaskIncrementTick+0x82>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026b8:	4b36      	ldr	r3, [pc, #216]	@ (8002794 <xTaskIncrementTick+0x154>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	4252      	negs	r2, r2
 80026be:	601a      	str	r2, [r3, #0]
					break;
 80026c0:	e03f      	b.n	8002742 <xTaskIncrementTick+0x102>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80026c2:	4b31      	ldr	r3, [pc, #196]	@ (8002788 <xTaskIncrementTick+0x148>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d203      	bcs.n	80026e2 <xTaskIncrementTick+0xa2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80026da:	4b2e      	ldr	r3, [pc, #184]	@ (8002794 <xTaskIncrementTick+0x154>)
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	601a      	str	r2, [r3, #0]
						break;
 80026e0:	e02f      	b.n	8002742 <xTaskIncrementTick+0x102>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	3304      	adds	r3, #4
 80026e6:	0018      	movs	r0, r3
 80026e8:	f7ff fd77 	bl	80021da <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d004      	beq.n	80026fe <xTaskIncrementTick+0xbe>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	3318      	adds	r3, #24
 80026f8:	0018      	movs	r0, r3
 80026fa:	f7ff fd6e 	bl	80021da <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002702:	4b25      	ldr	r3, [pc, #148]	@ (8002798 <xTaskIncrementTick+0x158>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d903      	bls.n	8002712 <xTaskIncrementTick+0xd2>
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800270e:	4b22      	ldr	r3, [pc, #136]	@ (8002798 <xTaskIncrementTick+0x158>)
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002716:	0013      	movs	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	189b      	adds	r3, r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4a1f      	ldr	r2, [pc, #124]	@ (800279c <xTaskIncrementTick+0x15c>)
 8002720:	189a      	adds	r2, r3, r2
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	3304      	adds	r3, #4
 8002726:	0019      	movs	r1, r3
 8002728:	0010      	movs	r0, r2
 800272a:	f7ff fd34 	bl	8002196 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002732:	4b1b      	ldr	r3, [pc, #108]	@ (80027a0 <xTaskIncrementTick+0x160>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002738:	429a      	cmp	r2, r3
 800273a:	d3b3      	bcc.n	80026a4 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800273c:	2301      	movs	r3, #1
 800273e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002740:	e7b0      	b.n	80026a4 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002742:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <xTaskIncrementTick+0x160>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002748:	4914      	ldr	r1, [pc, #80]	@ (800279c <xTaskIncrementTick+0x15c>)
 800274a:	0013      	movs	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	189b      	adds	r3, r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	585b      	ldr	r3, [r3, r1]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d907      	bls.n	8002768 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8002758:	2301      	movs	r3, #1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	e004      	b.n	8002768 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800275e:	4b11      	ldr	r3, [pc, #68]	@ (80027a4 <xTaskIncrementTick+0x164>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <xTaskIncrementTick+0x164>)
 8002766:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002768:	4b0f      	ldr	r3, [pc, #60]	@ (80027a8 <xTaskIncrementTick+0x168>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
 8002770:	2301      	movs	r3, #1
 8002772:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002774:	697b      	ldr	r3, [r7, #20]
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b006      	add	sp, #24
 800277c:	bd80      	pop	{r7, pc}
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	20000484 	.word	0x20000484
 8002784:	20000460 	.word	0x20000460
 8002788:	20000414 	.word	0x20000414
 800278c:	20000418 	.word	0x20000418
 8002790:	20000474 	.word	0x20000474
 8002794:	2000047c 	.word	0x2000047c
 8002798:	20000464 	.word	0x20000464
 800279c:	20000360 	.word	0x20000360
 80027a0:	2000035c 	.word	0x2000035c
 80027a4:	2000046c 	.word	0x2000046c
 80027a8:	20000470 	.word	0x20000470

080027ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027b2:	4b22      	ldr	r3, [pc, #136]	@ (800283c <vTaskSwitchContext+0x90>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80027ba:	4b21      	ldr	r3, [pc, #132]	@ (8002840 <vTaskSwitchContext+0x94>)
 80027bc:	2201      	movs	r2, #1
 80027be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80027c0:	e038      	b.n	8002834 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 80027c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002840 <vTaskSwitchContext+0x94>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80027c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002844 <vTaskSwitchContext+0x98>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	607b      	str	r3, [r7, #4]
 80027ce:	e008      	b.n	80027e2 <vTaskSwitchContext+0x36>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d102      	bne.n	80027dc <vTaskSwitchContext+0x30>
 80027d6:	b672      	cpsid	i
 80027d8:	46c0      	nop			@ (mov r8, r8)
 80027da:	e7fd      	b.n	80027d8 <vTaskSwitchContext+0x2c>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	4919      	ldr	r1, [pc, #100]	@ (8002848 <vTaskSwitchContext+0x9c>)
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	0013      	movs	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	189b      	adds	r3, r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	585b      	ldr	r3, [r3, r1]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0ed      	beq.n	80027d0 <vTaskSwitchContext+0x24>
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	0013      	movs	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	189b      	adds	r3, r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4a12      	ldr	r2, [pc, #72]	@ (8002848 <vTaskSwitchContext+0x9c>)
 8002800:	189b      	adds	r3, r3, r2
 8002802:	603b      	str	r3, [r7, #0]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	3308      	adds	r3, #8
 8002816:	429a      	cmp	r2, r3
 8002818:	d104      	bne.n	8002824 <vTaskSwitchContext+0x78>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	68da      	ldr	r2, [r3, #12]
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <vTaskSwitchContext+0xa0>)
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	4b05      	ldr	r3, [pc, #20]	@ (8002844 <vTaskSwitchContext+0x98>)
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	601a      	str	r2, [r3, #0]
}
 8002834:	46c0      	nop			@ (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	b002      	add	sp, #8
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000484 	.word	0x20000484
 8002840:	20000470 	.word	0x20000470
 8002844:	20000464 	.word	0x20000464
 8002848:	20000360 	.word	0x20000360
 800284c:	2000035c 	.word	0x2000035c

08002850 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002858:	f000 f84e 	bl	80028f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800285c:	4b03      	ldr	r3, [pc, #12]	@ (800286c <prvIdleTask+0x1c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d9f9      	bls.n	8002858 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002864:	f000 f9fc 	bl	8002c60 <vPortYield>
		prvCheckTasksWaitingTermination();
 8002868:	e7f6      	b.n	8002858 <prvIdleTask+0x8>
 800286a:	46c0      	nop			@ (mov r8, r8)
 800286c:	20000360 	.word	0x20000360

08002870 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002876:	2300      	movs	r3, #0
 8002878:	607b      	str	r3, [r7, #4]
 800287a:	e00c      	b.n	8002896 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	0013      	movs	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	189b      	adds	r3, r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <prvInitialiseTaskLists+0x68>)
 8002888:	189b      	adds	r3, r3, r2
 800288a:	0018      	movs	r0, r3
 800288c:	f7ff fc5a 	bl	8002144 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3301      	adds	r3, #1
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b06      	cmp	r3, #6
 800289a:	d9ef      	bls.n	800287c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800289c:	4b0f      	ldr	r3, [pc, #60]	@ (80028dc <prvInitialiseTaskLists+0x6c>)
 800289e:	0018      	movs	r0, r3
 80028a0:	f7ff fc50 	bl	8002144 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80028a4:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <prvInitialiseTaskLists+0x70>)
 80028a6:	0018      	movs	r0, r3
 80028a8:	f7ff fc4c 	bl	8002144 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80028ac:	4b0d      	ldr	r3, [pc, #52]	@ (80028e4 <prvInitialiseTaskLists+0x74>)
 80028ae:	0018      	movs	r0, r3
 80028b0:	f7ff fc48 	bl	8002144 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80028b4:	4b0c      	ldr	r3, [pc, #48]	@ (80028e8 <prvInitialiseTaskLists+0x78>)
 80028b6:	0018      	movs	r0, r3
 80028b8:	f7ff fc44 	bl	8002144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80028bc:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <prvInitialiseTaskLists+0x7c>)
 80028be:	0018      	movs	r0, r3
 80028c0:	f7ff fc40 	bl	8002144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <prvInitialiseTaskLists+0x80>)
 80028c6:	4a05      	ldr	r2, [pc, #20]	@ (80028dc <prvInitialiseTaskLists+0x6c>)
 80028c8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80028ca:	4b0a      	ldr	r3, [pc, #40]	@ (80028f4 <prvInitialiseTaskLists+0x84>)
 80028cc:	4a04      	ldr	r2, [pc, #16]	@ (80028e0 <prvInitialiseTaskLists+0x70>)
 80028ce:	601a      	str	r2, [r3, #0]
}
 80028d0:	46c0      	nop			@ (mov r8, r8)
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b002      	add	sp, #8
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000360 	.word	0x20000360
 80028dc:	200003ec 	.word	0x200003ec
 80028e0:	20000400 	.word	0x20000400
 80028e4:	2000041c 	.word	0x2000041c
 80028e8:	20000430 	.word	0x20000430
 80028ec:	20000448 	.word	0x20000448
 80028f0:	20000414 	.word	0x20000414
 80028f4:	20000418 	.word	0x20000418

080028f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80028fe:	e01a      	b.n	8002936 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8002900:	f000 f9be 	bl	8002c80 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002904:	4b10      	ldr	r3, [pc, #64]	@ (8002948 <prvCheckTasksWaitingTermination+0x50>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3304      	adds	r3, #4
 8002910:	0018      	movs	r0, r3
 8002912:	f7ff fc62 	bl	80021da <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002916:	4b0d      	ldr	r3, [pc, #52]	@ (800294c <prvCheckTasksWaitingTermination+0x54>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	1e5a      	subs	r2, r3, #1
 800291c:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <prvCheckTasksWaitingTermination+0x54>)
 800291e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <prvCheckTasksWaitingTermination+0x58>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	1e5a      	subs	r2, r3, #1
 8002926:	4b0a      	ldr	r3, [pc, #40]	@ (8002950 <prvCheckTasksWaitingTermination+0x58>)
 8002928:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800292a:	f000 f9bb 	bl	8002ca4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	0018      	movs	r0, r3
 8002932:	f000 f80f 	bl	8002954 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <prvCheckTasksWaitingTermination+0x58>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1e0      	bne.n	8002900 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	46c0      	nop			@ (mov r8, r8)
 8002942:	46bd      	mov	sp, r7
 8002944:	b002      	add	sp, #8
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20000430 	.word	0x20000430
 800294c:	2000045c 	.word	0x2000045c
 8002950:	20000444 	.word	0x20000444

08002954 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2251      	movs	r2, #81	@ 0x51
 8002960:	5c9b      	ldrb	r3, [r3, r2]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d109      	bne.n	800297a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296a:	0018      	movs	r0, r3
 800296c:	f000 fa20 	bl	8002db0 <vPortFree>
				vPortFree( pxTCB );
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	0018      	movs	r0, r3
 8002974:	f000 fa1c 	bl	8002db0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002978:	e011      	b.n	800299e <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2251      	movs	r2, #81	@ 0x51
 800297e:	5c9b      	ldrb	r3, [r3, r2]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d104      	bne.n	800298e <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	0018      	movs	r0, r3
 8002988:	f000 fa12 	bl	8002db0 <vPortFree>
	}
 800298c:	e007      	b.n	800299e <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2251      	movs	r2, #81	@ 0x51
 8002992:	5c9b      	ldrb	r3, [r3, r2]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d002      	beq.n	800299e <prvDeleteTCB+0x4a>
 8002998:	b672      	cpsid	i
 800299a:	46c0      	nop			@ (mov r8, r8)
 800299c:	e7fd      	b.n	800299a <prvDeleteTCB+0x46>
	}
 800299e:	46c0      	nop			@ (mov r8, r8)
 80029a0:	46bd      	mov	sp, r7
 80029a2:	b002      	add	sp, #8
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029ae:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <prvResetNextTaskUnblockTime+0x40>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <prvResetNextTaskUnblockTime+0x14>
 80029b8:	2301      	movs	r3, #1
 80029ba:	e000      	b.n	80029be <prvResetNextTaskUnblockTime+0x16>
 80029bc:	2300      	movs	r3, #0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80029c2:	4b0a      	ldr	r3, [pc, #40]	@ (80029ec <prvResetNextTaskUnblockTime+0x44>)
 80029c4:	2201      	movs	r2, #1
 80029c6:	4252      	negs	r2, r2
 80029c8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80029ca:	e008      	b.n	80029de <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <prvResetNextTaskUnblockTime+0x40>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	4b04      	ldr	r3, [pc, #16]	@ (80029ec <prvResetNextTaskUnblockTime+0x44>)
 80029dc:	601a      	str	r2, [r3, #0]
}
 80029de:	46c0      	nop			@ (mov r8, r8)
 80029e0:	46bd      	mov	sp, r7
 80029e2:	b002      	add	sp, #8
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	46c0      	nop			@ (mov r8, r8)
 80029e8:	20000414 	.word	0x20000414
 80029ec:	2000047c 	.word	0x2000047c

080029f0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b088      	sub	sp, #32
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	603b      	str	r3, [r7, #0]
 80029fc:	1dfb      	adds	r3, r7, #7
 80029fe:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8002a00:	2301      	movs	r3, #1
 8002a02:	61fb      	str	r3, [r7, #28]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d102      	bne.n	8002a10 <xTaskGenericNotifyFromISR+0x20>
 8002a0a:	b672      	cpsid	i
 8002a0c:	46c0      	nop			@ (mov r8, r8)
 8002a0e:	e7fd      	b.n	8002a0c <xTaskGenericNotifyFromISR+0x1c>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	61bb      	str	r3, [r7, #24]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002a14:	f000 f95e 	bl	8002cd4 <ulSetInterruptMaskFromISR>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	617b      	str	r3, [r7, #20]
		{
			if( pulPreviousNotificationValue != NULL )
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <xTaskGenericNotifyFromISR+0x3a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8002a2a:	2313      	movs	r3, #19
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	2150      	movs	r1, #80	@ 0x50
 8002a32:	5c52      	ldrb	r2, [r2, r1]
 8002a34:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	2250      	movs	r2, #80	@ 0x50
 8002a3a:	2102      	movs	r1, #2
 8002a3c:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 8002a3e:	1dfb      	adds	r3, r7, #7
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b04      	cmp	r3, #4
 8002a44:	d822      	bhi.n	8002a8c <xTaskGenericNotifyFromISR+0x9c>
 8002a46:	009a      	lsls	r2, r3, #2
 8002a48:	4b38      	ldr	r3, [pc, #224]	@ (8002b2c <xTaskGenericNotifyFromISR+0x13c>)
 8002a4a:	18d3      	adds	r3, r2, r3
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	431a      	orrs	r2, r3
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8002a5c:	e016      	b.n	8002a8c <xTaskGenericNotifyFromISR+0x9c>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8002a68:	e010      	b.n	8002a8c <xTaskGenericNotifyFromISR+0x9c>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8002a70:	e00c      	b.n	8002a8c <xTaskGenericNotifyFromISR+0x9c>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8002a72:	2313      	movs	r3, #19
 8002a74:	18fb      	adds	r3, r7, r3
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d003      	beq.n	8002a84 <xTaskGenericNotifyFromISR+0x94>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8002a82:	e003      	b.n	8002a8c <xTaskGenericNotifyFromISR+0x9c>
						xReturn = pdFAIL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	61fb      	str	r3, [r7, #28]
					break;
 8002a88:	e000      	b.n	8002a8c <xTaskGenericNotifyFromISR+0x9c>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
 8002a8a:	46c0      	nop			@ (mov r8, r8)

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8002a8c:	2313      	movs	r3, #19
 8002a8e:	18fb      	adds	r3, r7, r3
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d141      	bne.n	8002b1a <xTaskGenericNotifyFromISR+0x12a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <xTaskGenericNotifyFromISR+0xb4>
 8002a9e:	b672      	cpsid	i
 8002aa0:	46c0      	nop			@ (mov r8, r8)
 8002aa2:	e7fd      	b.n	8002aa0 <xTaskGenericNotifyFromISR+0xb0>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002aa4:	4b22      	ldr	r3, [pc, #136]	@ (8002b30 <xTaskGenericNotifyFromISR+0x140>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d11d      	bne.n	8002ae8 <xTaskGenericNotifyFromISR+0xf8>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	3304      	adds	r3, #4
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f7ff fb92 	bl	80021da <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aba:	4b1e      	ldr	r3, [pc, #120]	@ (8002b34 <xTaskGenericNotifyFromISR+0x144>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d903      	bls.n	8002aca <xTaskGenericNotifyFromISR+0xda>
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <xTaskGenericNotifyFromISR+0x144>)
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ace:	0013      	movs	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	189b      	adds	r3, r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4a18      	ldr	r2, [pc, #96]	@ (8002b38 <xTaskGenericNotifyFromISR+0x148>)
 8002ad8:	189a      	adds	r2, r3, r2
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	3304      	adds	r3, #4
 8002ade:	0019      	movs	r1, r3
 8002ae0:	0010      	movs	r0, r2
 8002ae2:	f7ff fb58 	bl	8002196 <vListInsertEnd>
 8002ae6:	e007      	b.n	8002af8 <xTaskGenericNotifyFromISR+0x108>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	3318      	adds	r3, #24
 8002aec:	001a      	movs	r2, r3
 8002aee:	4b13      	ldr	r3, [pc, #76]	@ (8002b3c <xTaskGenericNotifyFromISR+0x14c>)
 8002af0:	0011      	movs	r1, r2
 8002af2:	0018      	movs	r0, r3
 8002af4:	f7ff fb4f 	bl	8002196 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002afc:	4b10      	ldr	r3, [pc, #64]	@ (8002b40 <xTaskGenericNotifyFromISR+0x150>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d909      	bls.n	8002b1a <xTaskGenericNotifyFromISR+0x12a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8002b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <xTaskGenericNotifyFromISR+0x124>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8002b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0e:	2201      	movs	r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	e002      	b.n	8002b1a <xTaskGenericNotifyFromISR+0x12a>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <xTaskGenericNotifyFromISR+0x154>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f000 f8df 	bl	8002ce0 <vClearInterruptMaskFromISR>

		return xReturn;
 8002b22:	69fb      	ldr	r3, [r7, #28]
	}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b008      	add	sp, #32
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	08002fa4 	.word	0x08002fa4
 8002b30:	20000484 	.word	0x20000484
 8002b34:	20000464 	.word	0x20000464
 8002b38:	20000360 	.word	0x20000360
 8002b3c:	2000041c 	.word	0x2000041c
 8002b40:	2000035c 	.word	0x2000035c
 8002b44:	20000470 	.word	0x20000470

08002b48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	3b04      	subs	r3, #4
 8002b58:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2280      	movs	r2, #128	@ 0x80
 8002b5e:	0452      	lsls	r2, r2, #17
 8002b60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	3b04      	subs	r3, #4
 8002b66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	3b04      	subs	r3, #4
 8002b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b74:	4a08      	ldr	r2, [pc, #32]	@ (8002b98 <pxPortInitialiseStack+0x50>)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	3b14      	subs	r3, #20
 8002b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	3b20      	subs	r3, #32
 8002b8a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
}
 8002b8e:	0018      	movs	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	b004      	add	sp, #16
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	46c0      	nop			@ (mov r8, r8)
 8002b98:	08002b9d 	.word	0x08002b9d

08002b9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002ba6:	4b08      	ldr	r3, [pc, #32]	@ (8002bc8 <prvTaskExitError+0x2c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	3301      	adds	r3, #1
 8002bac:	d002      	beq.n	8002bb4 <prvTaskExitError+0x18>
 8002bae:	b672      	cpsid	i
 8002bb0:	46c0      	nop			@ (mov r8, r8)
 8002bb2:	e7fd      	b.n	8002bb0 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8002bb4:	b672      	cpsid	i
	while( ulDummy == 0 )
 8002bb6:	46c0      	nop			@ (mov r8, r8)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0fc      	beq.n	8002bb8 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002bbe:	46c0      	nop			@ (mov r8, r8)
 8002bc0:	46c0      	nop			@ (mov r8, r8)
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	b002      	add	sp, #8
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	2000000c 	.word	0x2000000c

08002bcc <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8002bd0:	46c0      	nop			@ (mov r8, r8)
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
	...

08002be0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8002be0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c10 <pxCurrentTCBConst2>)
 8002be2:	6813      	ldr	r3, [r2, #0]
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	3020      	adds	r0, #32
 8002be8:	f380 8809 	msr	PSP, r0
 8002bec:	2002      	movs	r0, #2
 8002bee:	f380 8814 	msr	CONTROL, r0
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8002bf8:	46ae      	mov	lr, r5
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	bc04      	pop	{r2}
 8002bfe:	b662      	cpsie	i
 8002c00:	4718      	bx	r3
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	46c0      	nop			@ (mov r8, r8)
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	46c0      	nop			@ (mov r8, r8)
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	46c0      	nop			@ (mov r8, r8)
 8002c0e:	46c0      	nop			@ (mov r8, r8)

08002c10 <pxCurrentTCBConst2>:
 8002c10:	2000035c 	.word	0x2000035c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8002c14:	46c0      	nop			@ (mov r8, r8)
 8002c16:	46c0      	nop			@ (mov r8, r8)

08002c18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8002c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c58 <xPortStartScheduler+0x40>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b0d      	ldr	r3, [pc, #52]	@ (8002c58 <xPortStartScheduler+0x40>)
 8002c22:	21ff      	movs	r1, #255	@ 0xff
 8002c24:	0409      	lsls	r1, r1, #16
 8002c26:	430a      	orrs	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <xPortStartScheduler+0x40>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c58 <xPortStartScheduler+0x40>)
 8002c30:	21ff      	movs	r1, #255	@ 0xff
 8002c32:	0609      	lsls	r1, r1, #24
 8002c34:	430a      	orrs	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8002c38:	f000 f898 	bl	8002d6c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002c3c:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <xPortStartScheduler+0x44>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8002c42:	f7ff ffcd 	bl	8002be0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002c46:	f7ff fdb1 	bl	80027ac <vTaskSwitchContext>
	prvTaskExitError();
 8002c4a:	f7ff ffa7 	bl	8002b9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	0018      	movs	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	46c0      	nop			@ (mov r8, r8)
 8002c58:	e000ed20 	.word	0xe000ed20
 8002c5c:	2000000c 	.word	0x2000000c

08002c60 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8002c64:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <vPortYield+0x1c>)
 8002c66:	2280      	movs	r2, #128	@ 0x80
 8002c68:	0552      	lsls	r2, r2, #21
 8002c6a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8002c6c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002c70:	f3bf 8f6f 	isb	sy
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	e000ed04 	.word	0xe000ed04

08002c80 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8002c84:	b672      	cpsid	i
    uxCriticalNesting++;
 8002c86:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <vPortEnterCritical+0x20>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	4b04      	ldr	r3, [pc, #16]	@ (8002ca0 <vPortEnterCritical+0x20>)
 8002c8e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8002c90:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002c94:	f3bf 8f6f 	isb	sy
}
 8002c98:	46c0      	nop			@ (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	2000000c 	.word	0x2000000c

08002ca4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002ca8:	4b09      	ldr	r3, [pc, #36]	@ (8002cd0 <vPortExitCritical+0x2c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d102      	bne.n	8002cb6 <vPortExitCritical+0x12>
 8002cb0:	b672      	cpsid	i
 8002cb2:	46c0      	nop			@ (mov r8, r8)
 8002cb4:	e7fd      	b.n	8002cb2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8002cb6:	4b06      	ldr	r3, [pc, #24]	@ (8002cd0 <vPortExitCritical+0x2c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	1e5a      	subs	r2, r3, #1
 8002cbc:	4b04      	ldr	r3, [pc, #16]	@ (8002cd0 <vPortExitCritical+0x2c>)
 8002cbe:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8002cc0:	4b03      	ldr	r3, [pc, #12]	@ (8002cd0 <vPortExitCritical+0x2c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d100      	bne.n	8002cca <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 8002cc8:	b662      	cpsie	i
    }
}
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	2000000c 	.word	0x2000000c

08002cd4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8002cd4:	f3ef 8010 	mrs	r0, PRIMASK
 8002cd8:	b672      	cpsid	i
 8002cda:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	0018      	movs	r0, r3

08002ce0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8002ce0:	f380 8810 	msr	PRIMASK, r0
 8002ce4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8002ce6:	46c0      	nop			@ (mov r8, r8)
	...

08002cf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002cf0:	f3ef 8009 	mrs	r0, PSP
 8002cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8002d30 <pxCurrentTCBConst>)
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	3820      	subs	r0, #32
 8002cfa:	6010      	str	r0, [r2, #0]
 8002cfc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002cfe:	4644      	mov	r4, r8
 8002d00:	464d      	mov	r5, r9
 8002d02:	4656      	mov	r6, sl
 8002d04:	465f      	mov	r7, fp
 8002d06:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002d08:	b508      	push	{r3, lr}
 8002d0a:	b672      	cpsid	i
 8002d0c:	f7ff fd4e 	bl	80027ac <vTaskSwitchContext>
 8002d10:	b662      	cpsie	i
 8002d12:	bc0c      	pop	{r2, r3}
 8002d14:	6811      	ldr	r1, [r2, #0]
 8002d16:	6808      	ldr	r0, [r1, #0]
 8002d18:	3010      	adds	r0, #16
 8002d1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002d1c:	46a0      	mov	r8, r4
 8002d1e:	46a9      	mov	r9, r5
 8002d20:	46b2      	mov	sl, r6
 8002d22:	46bb      	mov	fp, r7
 8002d24:	f380 8809 	msr	PSP, r0
 8002d28:	3820      	subs	r0, #32
 8002d2a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002d2c:	4718      	bx	r3
 8002d2e:	46c0      	nop			@ (mov r8, r8)

08002d30 <pxCurrentTCBConst>:
 8002d30:	2000035c 	.word	0x2000035c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8002d34:	46c0      	nop			@ (mov r8, r8)
 8002d36:	46c0      	nop			@ (mov r8, r8)

08002d38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d3e:	f7ff ffc9 	bl	8002cd4 <ulSetInterruptMaskFromISR>
 8002d42:	0003      	movs	r3, r0
 8002d44:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002d46:	f7ff fc7b 	bl	8002640 <xTaskIncrementTick>
 8002d4a:	1e03      	subs	r3, r0, #0
 8002d4c:	d003      	beq.n	8002d56 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8002d4e:	4b06      	ldr	r3, [pc, #24]	@ (8002d68 <SysTick_Handler+0x30>)
 8002d50:	2280      	movs	r2, #128	@ 0x80
 8002d52:	0552      	lsls	r2, r2, #21
 8002d54:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	0018      	movs	r0, r3
 8002d5a:	f7ff ffc1 	bl	8002ce0 <vClearInterruptMaskFromISR>
}
 8002d5e:	46c0      	nop			@ (mov r8, r8)
 8002d60:	46bd      	mov	sp, r7
 8002d62:	b002      	add	sp, #8
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	46c0      	nop			@ (mov r8, r8)
 8002d68:	e000ed04 	.word	0xe000ed04

08002d6c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8002d70:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <prvSetupTimerInterrupt+0x34>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8002d76:	4b0b      	ldr	r3, [pc, #44]	@ (8002da4 <prvSetupTimerInterrupt+0x38>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <prvSetupTimerInterrupt+0x3c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	22fa      	movs	r2, #250	@ 0xfa
 8002d82:	0091      	lsls	r1, r2, #2
 8002d84:	0018      	movs	r0, r3
 8002d86:	f7fd f9bf 	bl	8000108 <__udivsi3>
 8002d8a:	0003      	movs	r3, r0
 8002d8c:	001a      	movs	r2, r3
 8002d8e:	4b07      	ldr	r3, [pc, #28]	@ (8002dac <prvSetupTimerInterrupt+0x40>)
 8002d90:	3a01      	subs	r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8002d94:	4b02      	ldr	r3, [pc, #8]	@ (8002da0 <prvSetupTimerInterrupt+0x34>)
 8002d96:	2207      	movs	r2, #7
 8002d98:	601a      	str	r2, [r3, #0]
}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	e000e010 	.word	0xe000e010
 8002da4:	e000e018 	.word	0xe000e018
 8002da8:	20000000 	.word	0x20000000
 8002dac:	e000e014 	.word	0xe000e014

08002db0 <vPortFree>:
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d037      	beq.n	8002e32 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	425b      	negs	r3, r3
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	18d3      	adds	r3, r2, r3
 8002dca:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	4b19      	ldr	r3, [pc, #100]	@ (8002e3c <vPortFree+0x8c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	d102      	bne.n	8002de2 <vPortFree+0x32>
 8002ddc:	b672      	cpsid	i
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	e7fd      	b.n	8002dde <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <vPortFree+0x40>
 8002dea:	b672      	cpsid	i
 8002dec:	46c0      	nop			@ (mov r8, r8)
 8002dee:	e7fd      	b.n	8002dec <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	4b11      	ldr	r3, [pc, #68]	@ (8002e3c <vPortFree+0x8c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d01a      	beq.n	8002e32 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d116      	bne.n	8002e32 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	4b0c      	ldr	r3, [pc, #48]	@ (8002e3c <vPortFree+0x8c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	401a      	ands	r2, r3
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002e14:	f7ff fb7c 	bl	8002510 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4b08      	ldr	r3, [pc, #32]	@ (8002e40 <vPortFree+0x90>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	18d2      	adds	r2, r2, r3
 8002e22:	4b07      	ldr	r3, [pc, #28]	@ (8002e40 <vPortFree+0x90>)
 8002e24:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f000 f80b 	bl	8002e44 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002e2e:	f7ff fb7b 	bl	8002528 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002e32:	46c0      	nop			@ (mov r8, r8)
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b004      	add	sp, #16
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	20000498 	.word	0x20000498
 8002e40:	20000494 	.word	0x20000494

08002e44 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002e4c:	4b27      	ldr	r3, [pc, #156]	@ (8002eec <prvInsertBlockIntoFreeList+0xa8>)
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	e002      	b.n	8002e58 <prvInsertBlockIntoFreeList+0x14>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d8f7      	bhi.n	8002e52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	18d3      	adds	r3, r2, r3
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d108      	bne.n	8002e86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	18d2      	adds	r2, r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	18d2      	adds	r2, r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d118      	bne.n	8002ecc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4b14      	ldr	r3, [pc, #80]	@ (8002ef0 <prvInsertBlockIntoFreeList+0xac>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d00d      	beq.n	8002ec2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	18d2      	adds	r2, r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	e008      	b.n	8002ed4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef0 <prvInsertBlockIntoFreeList+0xac>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	e003      	b.n	8002ed4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d002      	beq.n	8002ee2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	b004      	add	sp, #16
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	20000488 	.word	0x20000488
 8002ef0:	20000490 	.word	0x20000490

08002ef4 <memset>:
 8002ef4:	0003      	movs	r3, r0
 8002ef6:	1882      	adds	r2, r0, r2
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d100      	bne.n	8002efe <memset+0xa>
 8002efc:	4770      	bx	lr
 8002efe:	7019      	strb	r1, [r3, #0]
 8002f00:	3301      	adds	r3, #1
 8002f02:	e7f9      	b.n	8002ef8 <memset+0x4>

08002f04 <__libc_init_array>:
 8002f04:	b570      	push	{r4, r5, r6, lr}
 8002f06:	2600      	movs	r6, #0
 8002f08:	4c0c      	ldr	r4, [pc, #48]	@ (8002f3c <__libc_init_array+0x38>)
 8002f0a:	4d0d      	ldr	r5, [pc, #52]	@ (8002f40 <__libc_init_array+0x3c>)
 8002f0c:	1b64      	subs	r4, r4, r5
 8002f0e:	10a4      	asrs	r4, r4, #2
 8002f10:	42a6      	cmp	r6, r4
 8002f12:	d109      	bne.n	8002f28 <__libc_init_array+0x24>
 8002f14:	2600      	movs	r6, #0
 8002f16:	f000 f819 	bl	8002f4c <_init>
 8002f1a:	4c0a      	ldr	r4, [pc, #40]	@ (8002f44 <__libc_init_array+0x40>)
 8002f1c:	4d0a      	ldr	r5, [pc, #40]	@ (8002f48 <__libc_init_array+0x44>)
 8002f1e:	1b64      	subs	r4, r4, r5
 8002f20:	10a4      	asrs	r4, r4, #2
 8002f22:	42a6      	cmp	r6, r4
 8002f24:	d105      	bne.n	8002f32 <__libc_init_array+0x2e>
 8002f26:	bd70      	pop	{r4, r5, r6, pc}
 8002f28:	00b3      	lsls	r3, r6, #2
 8002f2a:	58eb      	ldr	r3, [r5, r3]
 8002f2c:	4798      	blx	r3
 8002f2e:	3601      	adds	r6, #1
 8002f30:	e7ee      	b.n	8002f10 <__libc_init_array+0xc>
 8002f32:	00b3      	lsls	r3, r6, #2
 8002f34:	58eb      	ldr	r3, [r5, r3]
 8002f36:	4798      	blx	r3
 8002f38:	3601      	adds	r6, #1
 8002f3a:	e7f2      	b.n	8002f22 <__libc_init_array+0x1e>
 8002f3c:	08002fb8 	.word	0x08002fb8
 8002f40:	08002fb8 	.word	0x08002fb8
 8002f44:	08002fbc 	.word	0x08002fbc
 8002f48:	08002fb8 	.word	0x08002fb8

08002f4c <_init>:
 8002f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f52:	bc08      	pop	{r3}
 8002f54:	469e      	mov	lr, r3
 8002f56:	4770      	bx	lr

08002f58 <_fini>:
 8002f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
 8002f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f5e:	bc08      	pop	{r3}
 8002f60:	469e      	mov	lr, r3
 8002f62:	4770      	bx	lr
