---
structs:
  enet_qos:
    description: ENET_QOS
    instances:
      - name: ENET_QOS
        address: '0x4043C000'
    fields:
      - name: MAC_CONFIGURATION
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) MAC Configuration Register
        fields:
          - name: SARC
            description: Source Address Insertion or Replacement Control
            index: 28
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_CONFIGURATION_SARC
          - name: IPC
            description: Checksum Offload
            index: 27
            width: 1
            read: true
            write: true
          - name: IPG
            description: Inter-Packet Gap These bits control the minimum IPG between
              packets during transmission.
            index: 24
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_CONFIGURATION_IPG
          - name: GPSLCE
            description: Giant Packet Size Limit Control Enable
            index: 23
            width: 1
            read: true
            write: true
          - name: S2KP
            description: IEEE 802.
            index: 22
            width: 1
            read: true
            write: true
          - name: CST
            description: CRC stripping for Type packets When this bit is set, the
              last four bytes (FCS) of all packets of Ether type (type field greater
              than 1,536) are stripped and dropped before forwarding the packet to
              the application.
            index: 21
            width: 1
            read: true
            write: true
          - name: ACS
            description: Automatic Pad or CRC Stripping When this bit is set, the
              MAC strips the Pad or FCS field on the incoming packets only if the
              value of the length field is less than 1,536 bytes.
            index: 20
            width: 1
            read: true
            write: true
          - name: WD
            description: Watchdog Disable
            index: 19
            width: 1
            read: true
            write: true
          - name: BE
            description: Packet Burst Enable When this bit is set, the MAC allows
              packet bursting during transmission in the GMII half-duplex mode.
            index: 18
            width: 1
            read: true
            write: true
          - name: JD
            description: Jabber Disable
            index: 17
            width: 1
            read: true
            write: true
          - name: JE
            description: Jumbo Packet Enable When this bit is set, the MAC allows
              jumbo packets of 9,018 bytes (9,022 bytes for VLAN tagged packets) without
              reporting a giant packet error in the Rx packet status.
            index: 16
            width: 1
            read: true
            write: true
          - name: PS
            description: Port Select
            index: 15
            width: 1
            read: true
            write: true
          - name: FES
            description: Speed
            index: 14
            width: 1
            read: true
            write: true
          - name: DM
            description: Duplex Mode
            index: 13
            width: 1
            read: true
            write: true
          - name: LM
            description: Loopback Mode
            index: 12
            width: 1
            read: true
            write: true
          - name: ECRSFD
            description: Enable Carrier Sense Before Transmission in Full-Duplex Mode
            index: 11
            width: 1
            read: true
            write: true
          - name: DO
            description: Disable Receive Own
            index: 10
            width: 1
            read: true
            write: true
          - name: DCRS
            description: Disable Carrier Sense During Transmission
            index: 9
            width: 1
            read: true
            write: true
          - name: DR
            description: Disable Retry
            index: 8
            width: 1
            read: true
            write: true
          - name: BL
            description: Back-Off Limit
            index: 5
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_CONFIGURATION_BL
          - name: DC
            description: Deferral Check
            index: 4
            width: 1
            read: true
            write: true
          - name: PRELEN
            description: Preamble Length for Transmit packets
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_CONFIGURATION_PRELEN
          - name: TE
            description: Transmitter Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: RE
            description: Receiver Enable
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_EXT_CONFIGURATION
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) MAC Extended Configuration Register
        fields:
          - name: EIPG
            description: Extended Inter-Packet Gap
            index: 25
            width: 5
            read: true
            write: true
          - name: EIPGEN
            description: Extended Inter-Packet Gap Enable
            index: 24
            width: 1
            read: true
            write: true
          - name: PDC
            description: Packet Duplication Control
            index: 19
            width: 1
            read: true
            write: true
          - name: USP
            description: Unicast Slow Protocol Packet Detect
            index: 18
            width: 1
            read: true
            write: true
          - name: SPEN
            description: Slow Protocol Detection Enable
            index: 17
            width: 1
            read: true
            write: true
          - name: DCRCC
            description: Disable CRC Checking for Received Packets
            index: 16
            width: 1
            read: true
            write: true
          - name: GPSL
            description: Giant Packet Size Limit
            index: 0
            width: 14
            read: true
            write: true
      - name: MAC_PACKET_FILTER
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) MAC Packet Filter
        fields:
          - name: RA
            description: Receive All
            index: 31
            width: 1
            read: true
            write: true
          - name: DNTU
            description: Drop Non-TCP/UDP over IP Packets
            index: 21
            width: 1
            read: true
            write: true
          - name: IPFE
            description: Layer 3 and Layer 4 Filter Enable
            index: 20
            width: 1
            read: true
            write: true
          - name: VTFE
            description: VLAN Tag Filter Enable
            index: 16
            width: 1
            read: true
            write: true
          - name: HPF
            description: Hash or Perfect Filter
            index: 10
            width: 1
            read: true
            write: true
          - name: SAF
            description: Source Address Filter Enable
            index: 9
            width: 1
            read: true
            write: true
          - name: SAIF
            description: SA Inverse Filtering
            index: 8
            width: 1
            read: true
            write: true
          - name: PCF
            description: Pass Control Packets These bits control the forwarding of
              all control packets (including unicast and multicast Pause packets).
            index: 6
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_PACKET_FILTER_PCF
          - name: DBF
            description: Disable Broadcast Packets
            index: 5
            width: 1
            read: true
            write: true
          - name: PM
            description: Pass All Multicast
            index: 4
            width: 1
            read: true
            write: true
          - name: DAIF
            description: DA Inverse Filtering
            index: 3
            width: 1
            read: true
            write: true
          - name: HMC
            description: Hash Multicast
            index: 2
            width: 1
            read: true
            write: true
          - name: HUC
            description: Hash Unicast
            index: 1
            width: 1
            read: true
            write: true
          - name: PR
            description: Promiscuous Mode
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_WATCHDOG_TIMEOUT
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) Watchdog Timeout
        fields:
          - name: PWE
            description: Programmable Watchdog Enable
            index: 8
            width: 1
            read: true
            write: true
          - name: WTO
            description: Watchdog Timeout
            index: 0
            width: 4
            read: true
            write: true
            type: ENET_QOS_MAC_WATCHDOG_TIMEOUT_WTO
      - name: MAC_HASH_TABLE_REG0
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) MAC Hash Table Register 0
        fields:
          - name: HT31T0
            description: MAC Hash Table First 32 Bits This field contains the first
              32 Bits [31:0] of the Hash table.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_HASH_TABLE_REG1
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) MAC Hash Table Register 1
        fields:
          - name: HT63T32
            description: MAC Hash Table Second 32 Bits This field contains the second
              32 Bits [63:32] of the Hash table.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_VLAN_TAG_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        description: (read-write) MAC VLAN Tag Control
        fields:
          - name: EIVLRXS
            description: Enable Inner VLAN Tag in Rx Status
            index: 31
            width: 1
            read: true
            write: true
          - name: EIVLS
            description: Enable Inner VLAN Tag Stripping on Receive This field indicates
              the stripping operation on inner VLAN Tag in received packet.
            index: 28
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_VLAN_TAG_CTRL_EIVLS
          - name: ERIVLT
            description: ERIVLT
            index: 27
            width: 1
            read: true
            write: true
          - name: EDVLP
            description: Enable Double VLAN Processing
            index: 26
            width: 1
            read: true
            write: true
          - name: VTHM
            description: VLAN Tag Hash Table Match Enable
            index: 25
            width: 1
            read: true
            write: true
          - name: EVLRXS
            description: Enable VLAN Tag in Rx status
            index: 24
            width: 1
            read: true
            write: true
          - name: EVLS
            description: Enable VLAN Tag Stripping on Receive This field indicates
              the stripping operation on the outer VLAN Tag in received packet.
            index: 21
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_VLAN_TAG_CTRL_EVLS
          - name: ESVL
            description: Enable S-VLAN When this bit is set, the MAC transmitter and
              receiver consider the S-VLAN packets (Type = 0x88A8) as valid VLAN tagged
              packets.
            index: 18
            width: 1
            read: true
            write: true
          - name: VTIM
            description: VLAN Tag Inverse Match Enable
            index: 17
            width: 1
            read: true
            write: true
          - name: OFS
            description: Offset
            index: 2
            width: 5
            read: true
            write: true
          - name: CT
            description: Command Type
            index: 1
            width: 1
            read: true
            write: true
          - name: OB
            description: Operation Busy
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_VLAN_TAG_DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 84
        description: (read-write) MAC VLAN Tag Data
        fields:
          - name: DMACHN
            description: DMA Channel Number
            index: 25
            width: 3
            read: true
            write: true
          - name: DMACHEN
            description: DMA Channel Number Enable
            index: 24
            width: 1
            read: true
            write: true
          - name: ERIVLT
            description: Enable Inner VLAN Tag Comparison
            index: 20
            width: 1
            read: true
            write: true
          - name: ERSVLM
            description: Enable S-VLAN Match for received Frames
            index: 19
            width: 1
            read: true
            write: true
          - name: DOVLTC
            description: Disable VLAN Type Comparison
            index: 18
            width: 1
            read: true
            write: true
          - name: ETV
            description: 12bits or 16bits VLAN comparison
            index: 17
            width: 1
            read: true
            write: true
          - name: VEN
            description: VLAN Tag Enable
            index: 16
            width: 1
            read: true
            write: true
          - name: VID
            description: VLAN Tag ID
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_VLAN_HASH_TABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 88
        description: (read-write) MAC VLAN Hash Table
        fields:
          - name: VLHT
            description: VLAN Hash Table This field contains the 16-bit VLAN Hash
              Table.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_VLAN_INCL
        type: uint32_t
        expected_size: 4
        expected_offset: 96
        description: (read-write) VLAN Tag Inclusion or Replacement
        fields:
          - name: BUSY
            description: Busy
            index: 31
            width: 1
            read: true
            write: false
          - name: RDWR
            description: Read write control
            index: 30
            width: 1
            read: true
            write: true
          - name: ADDR
            description: Address
            index: 24
            width: 3
            read: true
            write: true
          - name: CBTI
            description: Channel based tag insertion
            index: 21
            width: 1
            read: true
            write: true
          - name: VLTI
            description: 'VLAN Tag Input When this bit is set, it indicates that the
              VLAN tag to be inserted or replaced in Tx packet should be taken from:
              - The Tx descriptor'
            index: 20
            width: 1
            read: true
            write: true
          - name: CSVL
            description: C-VLAN or S-VLAN
            index: 19
            width: 1
            read: true
            write: true
          - name: VLP
            description: VLAN Priority Control
            index: 18
            width: 1
            read: true
            write: true
          - name: VLC
            description: "VLAN Tag Control in Transmit Packets - 2'b00: No VLAN tag
              deletion, insertion, or replacement - 2'b01: VLAN tag deletion The MAC
              removes the VLAN type (bytes 13 and 14) and VLAN tag (bytes 15 and 16)
              of all transmitted packets with VLAN tags."
            index: 16
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_VLAN_INCL_VLC
          - name: VLT
            description: VLAN Tag for Transmit Packets
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_INNER_VLAN_INCL
        type: uint32_t
        expected_size: 4
        expected_offset: 100
        description: (read-write) MAC Inner VLAN Tag Inclusion or Replacement
        fields:
          - name: VLTI
            description: 'VLAN Tag Input When this bit is set, it indicates that the
              VLAN tag to be inserted or replaced in Tx packet should be taken from:
              - The Tx descriptor'
            index: 20
            width: 1
            read: true
            write: true
          - name: CSVL
            description: C-VLAN or S-VLAN
            index: 19
            width: 1
            read: true
            write: true
          - name: VLP
            description: VLAN Priority Control
            index: 18
            width: 1
            read: true
            write: true
          - name: VLC
            description: VLAN Tag Control in Transmit Packets
            index: 16
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_INNER_VLAN_INCL_VLC
          - name: VLT
            description: VLAN Tag for Transmit Packets
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_Q0_TX_FLOW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 112
        description: (read-write) MAC Q0 Tx Flow Control
        fields:
          - name: PT
            description: Pause Time
            index: 16
            width: 16
            read: true
            write: true
          - name: DZPQ
            description: Disable Zero-Quanta Pause
            index: 7
            width: 1
            read: true
            write: true
          - name: PLT
            description: Pause Low Threshold
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_Q0_TX_FLOW_CTRL_PLT
          - name: TFE
            description: Transmit Flow Control Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: FCB_BPA
            description: Flow Control Busy or Backpressure Activate
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_Q1_TX_FLOW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 116
        description: (read-write) MAC Q1 Tx Flow Control
        fields:
          - name: PT
            description: Pause Time
            index: 16
            width: 16
            read: true
            write: true
          - name: DZPQ
            description: Disable Zero-Quanta Pause
            index: 7
            width: 1
            read: true
            write: true
          - name: PLT
            description: Pause Low Threshold
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_Q1_TX_FLOW_CTRL_PLT
          - name: TFE
            description: Transmit Flow Control Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: FCB_BPA
            description: Flow Control Busy
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_Q2_TX_FLOW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 120
        description: (read-write) MAC Q2 Tx Flow Control
        fields:
          - name: PT
            description: Pause Time
            index: 16
            width: 16
            read: true
            write: true
          - name: DZPQ
            description: Disable Zero-Quanta Pause
            index: 7
            width: 1
            read: true
            write: true
          - name: PLT
            description: Pause Low Threshold
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_Q2_TX_FLOW_CTRL_PLT
          - name: TFE
            description: Transmit Flow Control Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: FCB_BPA
            description: Flow Control Busy
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_Q3_TX_FLOW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 124
        description: (read-write) MAC Q3 Tx Flow Control
        fields:
          - name: PT
            description: Pause Time
            index: 16
            width: 16
            read: true
            write: true
          - name: DZPQ
            description: Disable Zero-Quanta Pause
            index: 7
            width: 1
            read: true
            write: true
          - name: PLT
            description: Pause Low Threshold
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_Q3_TX_FLOW_CTRL_PLT
          - name: TFE
            description: Transmit Flow Control Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: FCB_BPA
            description: Flow Control Busy
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_Q4_TX_FLOW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 128
        description: (read-write) MAC Q4 Tx Flow Control
        fields:
          - name: PT
            description: Pause Time
            index: 16
            width: 16
            read: true
            write: true
          - name: DZPQ
            description: Disable Zero-Quanta Pause
            index: 7
            width: 1
            read: true
            write: true
          - name: PLT
            description: Pause Low Threshold
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_Q4_TX_FLOW_CTRL_PLT
          - name: TFE
            description: Transmit Flow Control Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: FCB_BPA
            description: Flow Control Busy
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_RX_FLOW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 144
        description: (read-write) MAC Rx Flow Control
        fields:
          - name: PFCE
            description: Priority Based Flow Control Enable
            index: 8
            width: 1
            read: true
            write: true
          - name: UP
            description: Unicast Pause Packet Detect
            index: 1
            width: 1
            read: true
            write: true
          - name: RFE
            description: Receive Flow Control Enable
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_RXQ_CTRL4
        type: uint32_t
        expected_size: 4
        expected_offset: 148
        description: (read-write) Receive Queue Control 4
        fields:
          - name: VFFQ
            description: VLAN Tag Filter Fail Packets Queue
            index: 17
            width: 3
            read: true
            write: true
          - name: VFFQE
            description: VLAN Tag Filter Fail Packets Queuing Enable
            index: 16
            width: 1
            read: true
            write: true
          - name: MFFQ
            description: Multicast Address Filter Fail Packets Queue.
            index: 9
            width: 3
            read: true
            write: true
          - name: MFFQE
            description: Multicast Address Filter Fail Packets Queuing Enable.
            index: 8
            width: 1
            read: true
            write: true
          - name: UFFQ
            description: Unicast Address Filter Fail Packets Queue.
            index: 1
            width: 3
            read: true
            write: true
          - name: UFFQE
            description: Unicast Address Filter Fail Packets Queuing Enable.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_TXQ_PRTY_MAP0
        type: uint32_t
        expected_size: 4
        expected_offset: 152
        description: (read-write) Transmit Queue Priority Mapping 0
        fields:
          - name: PSTQ3
            description: Priorities Selected in Transmit Queue 3 This bit is similar
              to the PSTQ0 bit.
            index: 24
            width: 8
            read: true
            write: true
          - name: PSTQ2
            description: Priorities Selected in Transmit Queue 2 This bit is similar
              to the PSTQ0 bit.
            index: 16
            width: 8
            read: true
            write: true
          - name: PSTQ1
            description: Priorities Selected in Transmit Queue 1 This bit is similar
              to the PSTQ0 bit.
            index: 8
            width: 8
            read: true
            write: true
          - name: PSTQ0
            description: Priorities Selected in Transmit Queue 0
            index: 0
            width: 8
            read: true
            write: true
      - name: MAC_TXQ_PRTY_MAP1
        type: uint32_t
        expected_size: 4
        expected_offset: 156
        description: (read-write) Transmit Queue Priority Mapping 1
        fields:
          - name: PSTQ4
            description: Priorities Selected in Transmit Queue 4
            index: 0
            width: 8
            read: true
            write: true
      - name: MAC_RXQ_CTRL0
        type: uint32_t
        expected_size: 4
        expected_offset: 160
        description: (read-write) Receive Queue Control 0
        fields:
          - name: RXQ4EN
            description: Receive Queue 4 Enable This field is similar to the RXQ0EN
              field.
            index: 8
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL0_RXQ4EN
          - name: RXQ3EN
            description: Receive Queue 3 Enable This field is similar to the RXQ0EN
              field.
            index: 6
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL0_RXQ3EN
          - name: RXQ2EN
            description: Receive Queue 2 Enable This field is similar to the RXQ0EN
              field.
            index: 4
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL0_RXQ2EN
          - name: RXQ1EN
            description: Receive Queue 1 Enable This field is similar to the RXQ0EN
              field.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL0_RXQ1EN
          - name: RXQ0EN
            description: Receive Queue 0 Enable This field indicates whether Rx Queue
              0 is enabled for AV or DCB.
            index: 0
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL0_RXQ0EN
      - name: MAC_RXQ_CTRL1
        type: uint32_t
        expected_size: 4
        expected_offset: 164
        description: (read-write) Receive Queue Control 1
        fields:
          - name: FPRQ
            description: Frame Preemption Residue Queue
            index: 24
            width: 3
            read: true
            write: true
          - name: TPQC
            description: Tagged PTP over Ethernet Packets Queuing Control.
            index: 22
            width: 2
            read: true
            write: true
          - name: TACPQE
            description: Tagged AV Control Packets Queuing Enable.
            index: 21
            width: 1
            read: true
            write: true
          - name: MCBCQEN
            description: Multicast and Broadcast Queue Enable This bit specifies that
              Multicast or Broadcast packets routing to the Rx Queue is enabled and
              the Multicast or Broadcast packets must be routed to Rx Queue specified
              in MCBCQ field.
            index: 20
            width: 1
            read: true
            write: true
          - name: MCBCQ
            description: Multicast and Broadcast Queue
            index: 16
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL1_MCBCQ
          - name: UPQ
            description: Untagged Packet Queue
            index: 12
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL1_UPQ
          - name: DCBCPQ
            description: DCB Control Packets Queue
            index: 8
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL1_DCBCPQ
          - name: PTPQ
            description: PTP Packets Queue
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL1_PTPQ
          - name: AVCPQ
            description: AV Untagged Control Packets Queue
            index: 0
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_RXQ_CTRL1_AVCPQ
      - name: MAC_RXQ_CTRL2
        type: uint32_t
        expected_size: 4
        expected_offset: 168
        description: (read-write) Receive Queue Control 2
        fields:
          - name: PSRQ3
            description: Priorities Selected in the Receive Queue 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PSRQ2
            description: Priorities Selected in the Receive Queue 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PSRQ1
            description: Priorities Selected in the Receive Queue 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PSRQ0
            description: Priorities Selected in the Receive Queue 0
            index: 0
            width: 8
            read: true
            write: true
      - name: MAC_RXQ_CTRL3
        type: uint32_t
        expected_size: 4
        expected_offset: 172
        description: (read-write) Receive Queue Control 3
        fields:
          - name: PSRQ4
            description: Priorities Selected in the Receive Queue 4
            index: 0
            width: 8
            read: true
            write: true
      - name: MAC_INTERRUPT_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 176
        description: (read-write) Interrupt Status
        fields:
          - name: MFRIS
            description: MMC FPE Receive Interrupt Status
            index: 20
            width: 1
            read: true
            write: false
          - name: MFTIS
            description: MMC FPE Transmit Interrupt Status
            index: 19
            width: 1
            read: true
            write: false
          - name: MDIOIS
            description: MDIO Interrupt Status
            index: 18
            width: 1
            read: true
            write: false
          - name: FPEIS
            description: Frame Preemption Interrupt Status
            index: 17
            width: 1
            read: true
            write: false
          - name: RXSTSIS
            description: Receive Status Interrupt
            index: 14
            width: 1
            read: true
            write: false
          - name: TXSTSIS
            description: Transmit Status Interrupt
            index: 13
            width: 1
            read: true
            write: false
          - name: TSIS
            description: Timestamp Interrupt Status
            index: 12
            width: 1
            read: true
            write: false
          - name: MMCRXIPIS
            description: MMC Receive Checksum Offload Interrupt Status
            index: 11
            width: 1
            read: true
            write: false
          - name: MMCTXIS
            description: MMC Transmit Interrupt Status
            index: 10
            width: 1
            read: true
            write: false
          - name: MMCRXIS
            description: MMC Receive Interrupt Status
            index: 9
            width: 1
            read: true
            write: false
          - name: MMCIS
            description: MMC Interrupt Status
            index: 8
            width: 1
            read: true
            write: false
          - name: LPIIS
            description: LPI Interrupt Status
            index: 5
            width: 1
            read: true
            write: false
          - name: PMTIS
            description: PMT Interrupt Status
            index: 4
            width: 1
            read: true
            write: false
          - name: PHYIS
            description: PHY Interrupt
            index: 3
            width: 1
            read: true
            write: false
          - name: RGSMIIIS
            description: RGMII or SMII Interrupt Status
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_INTERRUPT_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 180
        description: (read-write) Interrupt Enable
        fields:
          - name: MDIOIE
            description: MDIO Interrupt Enable When this bit is set, it enables the
              assertion of the interrupt when MDIOIS field is set in the MAC_INTERRUPT_STATUS
              register.
            index: 18
            width: 1
            read: true
            write: true
          - name: FPEIE
            description: Frame Preemption Interrupt Enable When this bit is set, it
              enables the assertion of the interrupt when FPEIS field is set in the
              MAC_INTERRUPT_STATUS.
            index: 17
            width: 1
            read: true
            write: true
          - name: RXSTSIE
            description: Receive Status Interrupt Enable When this bit is set, it
              enables the assertion of the interrupt signal because of the setting
              of MAC_INTERRUPT_STATUS[RXSTSIS].
            index: 14
            width: 1
            read: true
            write: true
          - name: TXSTSIE
            description: Transmit Status Interrupt Enable When this bit is set, it
              enables the assertion of the interrupt signal because of the setting
              of MAC_INTERRUPT_STATUS[TXSTSIS].
            index: 13
            width: 1
            read: true
            write: true
          - name: TSIE
            description: Timestamp Interrupt Enable When this bit is set, it enables
              the assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[TSIS].
            index: 12
            width: 1
            read: true
            write: true
          - name: LPIIE
            description: LPI Interrupt Enable When this bit is set, it enables the
              assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[LPIIS].
            index: 5
            width: 1
            read: true
            write: true
          - name: PMTIE
            description: PMT Interrupt Enable When this bit is set, it enables the
              assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[PMTIS].
            index: 4
            width: 1
            read: true
            write: true
          - name: PHYIE
            description: PHY Interrupt Enable When this bit is set, it enables the
              assertion of the interrupt signal because of the setting of MAC_INTERRUPT_STATUS[PHYIS].
            index: 3
            width: 1
            read: true
            write: true
          - name: RGSMIIIE
            description: RGMII or SMII Interrupt Enable When this bit is set, it enables
              the assertion of the interrupt signal because of the setting of RGSMIIIS
              bit in MAC_INTERRUPT_STATUS register.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_RX_TX_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 184
        description: (read-write) Receive Transmit Status
        fields:
          - name: RWT
            description: Receive Watchdog Timeout This bit is set when a packet with
              length greater than 2,048 bytes is received (10, 240 bytes when Jumbo
              Packet mode is enabled) and the WD bit is reset in the MAC_CONFIGURATION
              register.
            index: 8
            width: 1
            read: true
            write: false
          - name: EXCOL
            description: Excessive Collisions When the DTXSTS bit is set in the MAC_OPERATION_MODE
              register, this bit indicates that the transmission aborted after 16
              successive collisions while attempting to transmit the current packet.
            index: 5
            width: 1
            read: true
            write: false
          - name: LCOL
            description: Late Collision When the DTXSTS bit is set in the MAC_OPERATION_MODE
              register, this bit indicates that the packet transmission aborted because
              a collision occurred after the collision window (64 bytes including
              Preamble in MII mode; 512 bytes including Preamble and Carrier Extension
              in GMII mode).
            index: 4
            width: 1
            read: true
            write: false
          - name: EXDEF
            description: Excessive Deferral When the DTXSTS bit is set in the MAC_OPERATION_MODE
              register and the DC bit is set in the MAC_CONFIGURATION register, this
              bit indicates that the transmission ended because of excessive deferral
              of over 24,288 bit times (155,680 in 1000/2500 Mbps mode or when Jumbo
              packet is enabled).
            index: 3
            width: 1
            read: true
            write: false
          - name: LCARR
            description: Loss of Carrier When the DTXSTS bit is set in the MAC_OPERATION_MODE
              register, this bit indicates that the loss of carrier occurred during
              packet transmission, that is, the phy_crs_i signal was inactive for
              one or more transmission clock periods during packet transmission.
            index: 2
            width: 1
            read: true
            write: false
          - name: NCARR
            description: No Carrier When the DTXSTS bit is set in the MAC_OPERATION_MODE
              register, this bit indicates that the carrier signal from the PHY is
              not present at the end of preamble transmission.
            index: 1
            width: 1
            read: true
            write: false
          - name: TJT
            description: Transmit Jabber Timeout This bit indicates that the Transmit
              Jabber Timer expired which happens when the packet size exceeds 2,048
              bytes (10,240 bytes when the Jumbo packet is enabled) and JD bit is
              reset in the MAC_CONFIGURATION register.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_PMT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 192
        description: (read-write) PMT Control and Status
        fields:
          - name: RWKFILTRST
            description: Remote Wake-Up Packet Filter Register Pointer Reset When
              this bit is set, the remote wake-up packet filter register pointer is
              reset to 3'b000.
            index: 31
            width: 1
            read: true
            write: true
          - name: RWKPTR
            description: Remote Wake-up FIFO Pointer This field gives the current
              value (0 to 7, 15, or 31 when 4, 8, or 16 Remote Wake-up Packet Filters
              are selected) of the Remote Wake-up Packet Filter register pointer.
            index: 24
            width: 5
            read: true
            write: false
          - name: RWKPFE
            description: Remote Wake-up Packet Forwarding Enable When this bit is
              set along with RWKPKTEN, the MAC receiver drops all received frames
              until it receives the expected Wake-up frame.
            index: 10
            width: 1
            read: true
            write: true
          - name: GLBLUCAST
            description: Global Unicast When this bit set, any unicast packet filtered
              by the MAC (DAF) address recognition is detected as a remote wake-up
              packet.
            index: 9
            width: 1
            read: true
            write: true
          - name: RWKPRCVD
            description: Remote Wake-Up Packet Received When this bit is set, it indicates
              that the power management event is generated because of the reception
              of a remote wake-up packet.
            index: 6
            width: 1
            read: true
            write: false
          - name: MGKPRCVD
            description: Magic Packet Received When this bit is set, it indicates
              that the power management event is generated because of the reception
              of a magic packet.
            index: 5
            width: 1
            read: true
            write: false
          - name: RWKPKTEN
            description: Remote Wake-Up Packet Enable When this bit is set, a power
              management event is generated when the MAC receives a remote wake-up
              packet.
            index: 2
            width: 1
            read: true
            write: true
          - name: MGKPKTEN
            description: Magic Packet Enable When this bit is set, a power management
              event is generated when the MAC receives a magic packet.
            index: 1
            width: 1
            read: true
            write: true
          - name: PWRDWN
            description: Power Down When this bit is set, the MAC receiver drops all
              received packets until it receives the expected magic packet or remote
              wake-up packet.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_RWK_PACKET_FILTER
        type: uint32_t
        expected_size: 4
        expected_offset: 196
        description: (read-write) Remote Wakeup Filter
        fields:
          - name: WKUPFRMFTR
            description: RWK Packet Filter This field contains the various controls
              of RWK Packet filter.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LPI_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 208
        description: (read-write) LPI Control and Status
        fields:
          - name: LPITCSE
            description: LPI Tx Clock Stop Enable When this bit is set, the MAC asserts
              sbd_tx_clk_gating_ctrl_o signal high after it enters Tx LPI mode to
              indicate that the Tx clock to MAC can be stopped.
            index: 21
            width: 1
            read: true
            write: true
          - name: LPIATE
            description: LPI Timer Enable This bit controls the automatic entry of
              the MAC Transmitter into and exit out of the LPI state.
            index: 20
            width: 1
            read: true
            write: true
          - name: LPITXA
            description: LPI Tx Automate This bit controls the behavior of the MAC
              when it is entering or coming out of the LPI mode on the Transmit side.
            index: 19
            width: 1
            read: true
            write: true
          - name: PLSEN
            description: PHY Link Status Enable This bit enables the link status received
              on the RGMII, SGMII, or SMII Receive paths to be used for activating
              the LPI LS TIMER.
            index: 18
            width: 1
            read: true
            write: true
          - name: PLS
            description: PHY Link Status This bit indicates the link status of the
              PHY.
            index: 17
            width: 1
            read: true
            write: true
          - name: LPIEN
            description: LPI Enable When this bit is set, it instructs the MAC Transmitter
              to enter the LPI state.
            index: 16
            width: 1
            read: true
            write: true
          - name: RLPIST
            description: Receive LPI State When this bit is set, it indicates that
              the MAC is receiving the LPI pattern on the GMII or MII interface.
            index: 9
            width: 1
            read: true
            write: false
          - name: TLPIST
            description: Transmit LPI State When this bit is set, it indicates that
              the MAC is transmitting the LPI pattern on the GMII or MII interface.
            index: 8
            width: 1
            read: true
            write: false
          - name: RLPIEX
            description: Receive LPI Exit When this bit is set, it indicates that
              the MAC Receiver has stopped receiving the LPI pattern on the GMII or
              MII interface, exited the LPI state, and resumed the normal reception.
            index: 3
            width: 1
            read: true
            write: false
          - name: RLPIEN
            description: Receive LPI Entry When this bit is set, it indicates that
              the MAC Receiver has received an LPI pattern and entered the LPI state.
            index: 2
            width: 1
            read: true
            write: false
          - name: TLPIEX
            description: Transmit LPI Exit When this bit is set, it indicates that
              the MAC transmitter exited the LPI state after the application cleared
              the LPIEN bit and the LPI TW Timer has expired.
            index: 1
            width: 1
            read: true
            write: false
          - name: TLPIEN
            description: Transmit LPI Entry When this bit is set, it indicates that
              the MAC Transmitter has entered the LPI state because of the setting
              of the LPIEN bit.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_LPI_TIMERS_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 212
        description: (read-write) LPI Timers Control
        fields:
          - name: LST
            description: LPI LS Timer This field specifies the minimum time (in milliseconds)
              for which the link status from the PHY should be up (OKAY) before the
              LPI pattern can be transmitted to the PHY.
            index: 16
            width: 10
            read: true
            write: true
          - name: TWT
            description: LPI TW Timer This field specifies the minimum time (in microseconds)
              for which the MAC waits after it stops transmitting the LPI pattern
              to the PHY and before it resumes the normal transmission.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LPI_ENTRY_TIMER
        type: uint32_t
        expected_size: 4
        expected_offset: 216
        description: (read-write) Tx LPI Entry Timer Control
        fields:
          - name: LPIET
            description: LPI Entry Timer This field specifies the time in microseconds
              the MAC waits to enter LPI mode, after it has transmitted all the frames.
            index: 3
            width: 17
            read: true
            write: true
      - name: MAC_ONEUS_TIC_COUNTER
        type: uint32_t
        expected_size: 4
        expected_offset: 220
        description: (read-write) One-microsecond Reference Timer
        fields:
          - name: TIC_1US_CNTR
            description: 1US TIC Counter The application must program this counter
              so that the number of clock cycles of CSR clock is 1us.
            index: 0
            width: 12
            read: true
            write: true
      - name: MAC_PHYIF_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 248
        description: (read-write) PHY Interface Control and Status
        fields:
          - name: LNKSTS
            description: Link Status This bit indicates whether the link is up (1'b1)
              or down (1'b0).
            index: 19
            width: 1
            read: true
            write: false
          - name: LNKSPEED
            description: Link Speed This bit indicates the current speed of the link.
            index: 17
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_PHYIF_CONTROL_STATUS_LNKSPEED
          - name: LNKMOD
            description: Link Mode This bit indicates the current mode of operation
              of the link.
            index: 16
            width: 1
            read: true
            write: false
          - name: LUD
            description: Link Up or Down This bit indicates whether the link is up
              or down during transmission of configuration in the RGMII, SGMII, or
              SMII interface.
            index: 1
            width: 1
            read: true
            write: true
          - name: TC
            description: Transmit Configuration in RGMII, SGMII, or SMII When set,
              this bit enables the transmission of duplex mode, link speed, and link
              up or down information to the PHY in the RGMII, SMII, or SGMII port.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_VERSION
        type: uint32_t
        expected_size: 4
        expected_offset: 272
        description: (read-write) MAC Version
        fields:
          - name: USERVER
            description: User-defined Version (8'h10)
            index: 8
            width: 8
            read: true
            write: false
          - name: SNPSVER
            description: Synopsys-defined Version
            index: 0
            width: 8
            read: true
            write: false
      - name: MAC_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 276
        description: (read-write) MAC Debug
        fields:
          - name: TFCSTS
            description: MAC Transmit Packet Controller Status This field indicates
              the state of the MAC Transmit Packet Controller module.
            index: 17
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_DEBUG_TFCSTS
          - name: TPESTS
            description: MAC GMII or MII Transmit Protocol Engine Status When this
              bit is set, it indicates that the MAC GMII or MII transmit protocol
              engine is actively transmitting data, and it is not in the Idle state.
            index: 16
            width: 1
            read: true
            write: false
          - name: RFCFCSTS
            description: MAC Receive Packet Controller FIFO Status When this bit is
              set, this field indicates the active state of the small FIFO Read and
              Write controllers of the MAC Receive Packet Controller module.
            index: 1
            width: 2
            read: true
            write: false
          - name: RPESTS
            description: MAC GMII or MII Receive Protocol Engine Status When this
              bit is set, it indicates that the MAC GMII or MII receive protocol engine
              is actively receiving data, and it is not in the Idle state.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_HW_FEATURE0
        type: uint32_t
        expected_size: 4
        expected_offset: 284
        description: (read-write) Optional Features or Functions 0
        fields:
          - name: ACTPHYSEL
            description: Active PHY Selected When you have multiple PHY interfaces
              in your configuration, this field indicates the sampled value of phy_intf_sel_i
              during reset de-assertion.
            index: 28
            width: 3
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE0_ACTPHYSEL
          - name: SAVLANINS
            description: Source Address or VLAN Insertion Enable This bit is set to
              1 when the Enable SA and VLAN Insertion on Tx option is selected
            index: 27
            width: 1
            read: true
            write: false
          - name: TSSTSSEL
            description: 'Timestamp System Time Source This bit indicates the source
              of the Timestamp system time: This bit is set to 1 when the Enable IEEE
              1588 Timestamp Support option is selected'
            index: 25
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE0_TSSTSSEL
          - name: MACADR64SEL
            description: MAC Addresses 64-127 Selected This bit is set to 1 when the
              Enable Additional 64 MAC Address Registers (64-127) option is selected
            index: 24
            width: 1
            read: true
            write: false
          - name: MACADR32SEL
            description: MAC Addresses 32-63 Selected This bit is set to 1 when the
              Enable Additional 32 MAC Address Registers (32-63) option is selected
            index: 23
            width: 1
            read: true
            write: false
          - name: ADDMACADRSEL
            description: MAC Addresses 1-31 Selected This bit is set to 1 when the
              non-zero value is selected for Enable Additional 1-31 MAC Address Registers
              option
            index: 18
            width: 5
            read: true
            write: false
          - name: RXCOESEL
            description: Receive Checksum Offload Enabled This bit is set to 1 when
              the Enable Receive TCP/IP Checksum Check option is selected
            index: 16
            width: 1
            read: true
            write: false
          - name: TXCOESEL
            description: Transmit Checksum Offload Enabled This bit is set to 1 when
              the Enable Transmit TCP/IP Checksum Insertion option is selected
            index: 14
            width: 1
            read: true
            write: false
          - name: EEESEL
            description: Energy Efficient Ethernet Enabled This bit is set to 1 when
              the Enable Energy Efficient Ethernet (EEE) option is selected
            index: 13
            width: 1
            read: true
            write: false
          - name: TSSEL
            description: IEEE 1588-2008 Timestamp Enabled This bit is set to 1 when
              the Enable IEEE 1588 Timestamp Support option is selected
            index: 12
            width: 1
            read: true
            write: false
          - name: ARPOFFSEL
            description: ARP Offload Enabled This bit is set to 1 when the Enable
              IPv4 ARP Offload option is selected
            index: 9
            width: 1
            read: true
            write: false
          - name: MMCSEL
            description: RMON Module Enable This bit is set to 1 when the Enable MAC
              Management Counters (MMC) option is selected
            index: 8
            width: 1
            read: true
            write: false
          - name: MGKSEL
            description: PMT Magic Packet Enable This bit is set to 1 when the Enable
              Magic Packet Detection option is selected
            index: 7
            width: 1
            read: true
            write: false
          - name: RWKSEL
            description: PMT Remote Wake-up Packet Enable This bit is set to 1 when
              the Enable Remote Wake-Up Packet Detection option is selected
            index: 6
            width: 1
            read: true
            write: false
          - name: SMASEL
            description: SMA (MDIO) Interface This bit is set to 1 when the Enable
              Station Management (MDIO Interface) option is selected
            index: 5
            width: 1
            read: true
            write: false
          - name: VLHASH
            description: VLAN Hash Filter Selected This bit is set to 1 when the Enable
              VLAN Hash Table Based Filtering option is selected
            index: 4
            width: 1
            read: true
            write: false
          - name: PCSSEL
            description: PCS Registers (TBI, SGMII, or RTBI PHY interface) This bit
              is set to 1 when the TBI, SGMII, or RTBI PHY interface option is selected
            index: 3
            width: 1
            read: true
            write: false
          - name: HDSEL
            description: Half-duplex Support This bit is set to 1 when the half-duplex
              mode is selected
            index: 2
            width: 1
            read: true
            write: false
          - name: GMIISEL
            description: 1000 Mbps Support This bit is set to 1 when 1000 Mbps is
              selected as the Mode of Operation
            index: 1
            width: 1
            read: true
            write: false
          - name: MIISEL
            description: 10 or 100 Mbps Support This bit is set to 1 when 10/100 Mbps
              is selected as the Mode of Operation
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_HW_FEATURE1
        type: uint32_t
        expected_size: 4
        expected_offset: 288
        description: (read-write) Optional Features or Functions 1
        fields:
          - name: L3L4FNUM
            description: 'Total number of L3 or L4 Filters This field indicates the
              total number of L3 or L4 filters:'
            index: 27
            width: 4
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE1_L3L4FNUM
          - name: HASHTBLSZ
            description: 'Hash Table Size This field indicates the size of the hash
              table:'
            index: 24
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE1_HASHTBLSZ
          - name: POUOST
            description: One Step for PTP over UDP/IP Feature Enable This bit is set
              to 1 when the Enable One step timestamp for PTP over UDP/IP feature
              is selected.
            index: 23
            width: 1
            read: true
            write: false
          - name: RAVSEL
            description: Rx Side Only AV Feature Enable This bit is set to 1 when
              the Enable Audio Video Bridging option on Rx Side Only is selected.
            index: 21
            width: 1
            read: true
            write: false
          - name: AVSEL
            description: AV Feature Enable This bit is set to 1 when the Enable Audio
              Video Bridging option is selected.
            index: 20
            width: 1
            read: true
            write: false
          - name: DBGMEMA
            description: DMA Debug Registers Enable This bit is set to 1 when the
              Debug Mode Enable option is selected
            index: 19
            width: 1
            read: true
            write: false
          - name: TSOEN
            description: TCP Segmentation Offload Enable This bit is set to 1 when
              the Enable TCP Segmentation Offloading for TCP/IP Packets option is
              selected
            index: 18
            width: 1
            read: true
            write: false
          - name: SPHEN
            description: Split Header Feature Enable This bit is set to 1 when the
              Enable Split Header Structure option is selected
            index: 17
            width: 1
            read: true
            write: false
          - name: DCBEN
            description: DCB Feature Enable This bit is set to 1 when the Enable Data
              Center Bridging option is selected
            index: 16
            width: 1
            read: true
            write: false
          - name: ADDR64
            description: Address Width.
            index: 14
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE1_ADDR64
          - name: ADVTHWORD
            description: IEEE 1588 High Word Register Enable This bit is set to 1
              when the Add IEEE 1588 Higher Word Register option is selected
            index: 13
            width: 1
            read: true
            write: false
          - name: PTOEN
            description: PTP Offload Enable This bit is set to 1 when the Enable PTP
              Timestamp Offload Feature is selected.
            index: 12
            width: 1
            read: true
            write: false
          - name: OSTEN
            description: One-Step Timestamping Enable This bit is set to 1 when the
              Enable One-Step Timestamp Feature is selected.
            index: 11
            width: 1
            read: true
            write: false
          - name: TXFIFOSIZE
            description: 'MTL Transmit FIFO Size This field contains the configured
              value of MTL Tx FIFO in bytes expressed as Log to base 2 minus 7, that
              is, Log2(TXFIFO_SIZE) -7:'
            index: 6
            width: 5
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE1_TXFIFOSIZE
          - name: SPRAM
            description: Single Port RAM Enable This bit is set to 1 when the Use
              single port RAM Feature is selected.
            index: 5
            width: 1
            read: true
            write: false
          - name: RXFIFOSIZE
            description: 'MTL Receive FIFO Size This field contains the configured
              value of MTL Rx FIFO in bytes expressed as Log to base 2 minus 7, that
              is, Log2(RXFIFO_SIZE) -7:'
            index: 0
            width: 5
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE1_RXFIFOSIZE
      - name: MAC_HW_FEATURE2
        type: uint32_t
        expected_size: 4
        expected_offset: 292
        description: (read-write) Optional Features or Functions 2
        fields:
          - name: AUXSNAPNUM
            description: 'Number of Auxiliary Snapshot Inputs This field indicates
              the number of auxiliary snapshot inputs:'
            index: 28
            width: 3
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE2_AUXSNAPNUM
          - name: PPSOUTNUM
            description: 'Number of PPS Outputs This field indicates the number of
              PPS outputs:'
            index: 24
            width: 3
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE2_PPSOUTNUM
          - name: TXCHCNT
            description: 'Number of DMA Transmit Channels This field indicates the
              number of DMA Transmit channels:'
            index: 18
            width: 4
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE2_TXCHCNT
          - name: RXCHCNT
            description: 'Number of DMA Receive Channels This field indicates the
              number of DMA Receive channels:'
            index: 12
            width: 4
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE2_RXCHCNT
          - name: TXQCNT
            description: 'Number of MTL Transmit Queues This field indicates the number
              of MTL Transmit queues:'
            index: 6
            width: 4
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE2_TXQCNT
          - name: RXQCNT
            description: 'Number of MTL Receive Queues This field indicates the number
              of MTL Receive queues:'
            index: 0
            width: 4
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE2_RXQCNT
      - name: MAC_HW_FEATURE3
        type: uint32_t
        expected_size: 4
        expected_offset: 296
        description: (read-write) Optional Features or Functions 3
        fields:
          - name: ASP
            description: Automotive Safety Package Following are the encoding for
              the different Safety features
            index: 28
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE3_ASP
          - name: TBSSEL
            description: Time Based Scheduling Enable This bit is set to 1 when the
              Time Based Scheduling feature is selected.
            index: 27
            width: 1
            read: true
            write: false
          - name: FPESEL
            description: Frame Preemption Enable This bit is set to 1 when the Enable
              Frame preemption feature is selected.
            index: 26
            width: 1
            read: true
            write: false
          - name: ESTWID
            description: Width of the Time Interval field in the Gate Control List
              This field indicates the width of the Configured Time Interval Field
            index: 20
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE3_ESTWID
          - name: ESTDEP
            description: Depth of the Gate Control List This field indicates the depth
              of Gate Control list expressed as Log2(DWC_EQOS_EST_DEP)-5
            index: 17
            width: 3
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE3_ESTDEP
          - name: ESTSEL
            description: Enhancements to Scheduling Traffic Enable This bit is set
              to 1 when the Enable Enhancements to Scheduling Traffic feature is selected.
            index: 16
            width: 1
            read: true
            write: false
          - name: FRPES
            description: Flexible Receive Parser Table Entries size This field indicates
              the Max Number of Parser Entries supported by Flexible Receive Parser.
            index: 13
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE3_FRPES
          - name: FRPBS
            description: Flexible Receive Parser Buffer size This field indicates
              the supported Max Number of bytes of the packet data to be Parsed by
              Flexible Receive Parser.
            index: 11
            width: 2
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE3_FRPBS
          - name: FRPSEL
            description: Flexible Receive Parser Selected This bit is set to 1 when
              the Enable Flexible Programmable Receive Parser option is selected.
            index: 10
            width: 1
            read: true
            write: false
          - name: PDUPSEL
            description: Broadcast/Multicast Packet Duplication This bit is set to
              1 when the Broadcast/Multicast Packet Duplication feature is selected.
            index: 9
            width: 1
            read: true
            write: false
          - name: DVLAN
            description: Double VLAN Tag Processing Selected This bit is set to 1
              when the Enable Double VLAN Processing Feature is selected.
            index: 5
            width: 1
            read: true
            write: false
          - name: CBTISEL
            description: Queue/Channel based VLAN tag insertion on Tx Enable This
              bit is set to 1 when the Enable Queue/Channel based VLAN tag insertion
              on Tx Feature is selected.
            index: 4
            width: 1
            read: true
            write: false
          - name: NRVF
            description: 'Number of Extended VLAN Tag Filters Enabled This field indicates
              the Number of Extended VLAN Tag Filters selected:'
            index: 0
            width: 3
            read: true
            write: false
            type: ENET_QOS_MAC_HW_FEATURE3_NRVF
      - name: MAC_MDIO_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 512
        description: (read-write) MDIO Address
        fields:
          - name: PSE
            description: Preamble Suppression Enable When this bit is set, the SMA
              suppresses the 32-bit preamble and transmits MDIO frames with only 1
              preamble bit.
            index: 27
            width: 1
            read: true
            write: true
          - name: BTB
            description: Back to Back transactions When this bit is set and the NTC
              has value greater than 0, then the MAC informs the completion of a read
              or write command at the end of frame transfer (before the trailing clocks
              are transmitted).
            index: 26
            width: 1
            read: true
            write: true
          - name: PA
            description: Physical Layer Address This field indicates which Clause
              22 PHY devices (out of 32 devices) the MAC is accessing.
            index: 21
            width: 5
            read: true
            write: true
          - name: RDA
            description: Register/Device Address These bits select the PHY register
              in selected Clause 22 PHY device.
            index: 16
            width: 5
            read: true
            write: true
          - name: NTC
            description: Number of Trailing Clocks This field controls the number
              of trailing clock cycles generated on gmii_mdc_o (MDC) after the end
              of transmission of MDIO frame.
            index: 12
            width: 3
            read: true
            write: true
          - name: CR
            description: 'CSR Clock Range The CSR Clock Range selection determines
              the frequency of the MDC clock according to the CSR clock frequency
              used in your design: - 0000: CSR clock = 60-100 MHz; MDC clock = CSR
              clock/42 - 0001: CSR clock = 100-150 MHz; MDC clock = CSR clock/62 -
              0010: CSR clock = 20-35 MHz; MDC clock = CSR clock/16 - 0011: CSR clock
              = 35-60 MHz; MDC clock = CSR clock/26 - 0100: CSR clock = 150-250 MHz;
              MDC clock = CSR clock/102 - 0101: CSR clock = 250-300 MHz; MDC clock
              = CSR clock/124 - 0110: CSR clock = 300-500 MHz; MDC clock = CSR clock/204
              - 0111: CSR clock = 500-800 MHz; MDC clock = CSR clock/324 The suggested
              range of CSR clock frequency applicable for each value (when Bit 11
              = 0) ensures that the MDC clock is approximately between 1.'
            index: 8
            width: 4
            read: true
            write: true
          - name: SKAP
            description: Skip Address Packet When this bit is set, the SMA does not
              send the address packets before read, write, or post-read increment
              address packets.
            index: 4
            width: 1
            read: true
            write: true
          - name: GOC_1
            description: 'GMII Operation Command 1 This bit is higher bit of the operation
              command to the PHY or RevMII, GOC_1 and GOC_O is encoded as follows:
              - 00: Reserved - 01: Write - 10: Post Read Increment Address for Clause
              45 PHY - 11: Read When Clause 22 PHY or RevMII is enabled, only Write
              and Read commands are valid.'
            index: 3
            width: 1
            read: true
            write: true
          - name: GOC_0
            description: GMII Operation Command 0 This is the lower bit of the operation
              command to the PHY or RevMII.
            index: 2
            width: 1
            read: true
            write: true
          - name: C45E
            description: Clause 45 PHY Enable When this bit is set, Clause 45 capable
              PHY is connected to MDIO.
            index: 1
            width: 1
            read: true
            write: true
          - name: GB
            description: GMII Busy The application sets this bit to instruct the SMA
              to initiate a Read or Write access to the MDIO slave.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_MDIO_DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 516
        description: (read-write) MAC MDIO Data
        fields:
          - name: RA
            description: Register Address This field is valid only when C45E is set.
            index: 16
            width: 16
            read: true
            write: true
          - name: GD
            description: GMII Data This field contains the 16-bit data value read
              from the PHY or RevMII after a Management Read operation or the 16-bit
              data value to be written to the PHY or RevMII before a Management Write
              operation.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_CSR_SW_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 560
        description: (read-write) CSR Software Control
        fields:
          - name: RCWE
            description: Register Clear on Write 1 Enable When this bit is set, the
              access mode of some register fields changes to Clear on Write 1, the
              application needs to set that respective bit to 1 to clear it.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_FPE_CTRL_STS
        type: uint32_t
        expected_size: 4
        expected_offset: 564
        description: (read-write) Frame Preemption Control
        fields:
          - name: TRSP
            description: Transmitted Respond Frame Set when a Respond mPacket is transmitted
              (triggered by setting SRSP field).
            index: 19
            width: 1
            read: true
            write: true
          - name: TVER
            description: Transmitted Verify Frame Set when a Verify mPacket is transmitted
              (triggered by setting SVER field).
            index: 18
            width: 1
            read: true
            write: true
          - name: RRSP
            description: Received Respond Frame Set when a Respond mPacket is received.
            index: 17
            width: 1
            read: true
            write: true
          - name: RVER
            description: Received Verify Frame Set when a Verify mPacket is received.
            index: 16
            width: 1
            read: true
            write: true
          - name: S1_SET_0
            description: Synopsys Reserved, Must be set to "0".
            index: 3
            width: 1
            read: true
            write: true
          - name: SRSP
            description: Send Respond mPacket When set indicates hardware to send
              a Respond mPacket.
            index: 2
            width: 1
            read: true
            write: true
          - name: SVER
            description: Send Verify mPacket When set indicates hardware to send a
              verify mPacket.
            index: 1
            width: 1
            read: true
            write: true
          - name: EFPE
            description: Enable Tx Frame Preemption When set Frame Preemption Tx functionality
              is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_PRESN_TIME_NS
        type: uint32_t
        expected_size: 4
        expected_offset: 576
        description: (read-write) 32-bit Binary Rollover Equivalent Time
        fields:
          - name: MPTN
            description: MAC 1722 Presentation Time in ns These bits indicate the
              value of the 32-bit binary rollover equivalent time of the PTP System
              Time in ns
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_PRESN_TIME_UPDT
        type: uint32_t
        expected_size: 4
        expected_offset: 580
        description: (read-write) MAC 1722 Presentation Time
        fields:
          - name: MPTU
            description: MAC 1722 Presentation Time Update This field holds the init
              value or the update value for the presentation time.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS0_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 768
        description: (read-write) MAC Address0 High
        fields:
          - name: AE
            description: Address Enable This bit is always set to 1.
            index: 31
            width: 1
            read: true
            write: false
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address0 content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC Address0[47:32] This field contains the upper 16 bits
              [47:32] of the first 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS0_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 772
        description: (read-write) MAC Address0 Low
        fields:
          - name: ADDRLO
            description: MAC Address0[31:0] This field contains the lower 32 bits
              of the first 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS1_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 776
        description: (read-write) MAC Address1 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS1_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 780
        description: (read-write) MAC Address1 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS2_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 784
        description: (read-write) MAC Address2 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS2_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 788
        description: (read-write) MAC Address2 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS3_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 792
        description: (read-write) MAC Address3 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS3_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 796
        description: (read-write) MAC Address3 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS4_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 800
        description: (read-write) MAC Address4 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS4_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 804
        description: (read-write) MAC Address4 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS5_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 808
        description: (read-write) MAC Address5 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS5_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 812
        description: (read-write) MAC Address5 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS6_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 816
        description: (read-write) MAC Address6 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS6_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 820
        description: (read-write) MAC Address6 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS7_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 824
        description: (read-write) MAC Address7 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS7_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 828
        description: (read-write) MAC Address7 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS8_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 832
        description: (read-write) MAC Address8 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS8_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 836
        description: (read-write) MAC Address8 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS9_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 840
        description: (read-write) MAC Address9 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS9_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 844
        description: (read-write) MAC Address9 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS10_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 848
        description: (read-write) MAC Address10 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS10_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 852
        description: (read-write) MAC Address10 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS11_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 856
        description: (read-write) MAC Address11 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS11_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 860
        description: (read-write) MAC Address11 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS12_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 864
        description: (read-write) MAC Address12 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS12_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 868
        description: (read-write) MAC Address12 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS13_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 872
        description: (read-write) MAC Address13 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS13_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 876
        description: (read-write) MAC Address13 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS14_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 880
        description: (read-write) MAC Address14 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS14_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 884
        description: (read-write) MAC Address14 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS15_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 888
        description: (read-write) MAC Address15 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS15_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 892
        description: (read-write) MAC Address15 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS16_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 896
        description: (read-write) MAC Address16 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS16_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 900
        description: (read-write) MAC Address16 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS17_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 904
        description: (read-write) MAC Address17 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS17_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 908
        description: (read-write) MAC Address17 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS18_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 912
        description: (read-write) MAC Address18 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS18_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 916
        description: (read-write) MAC Address18 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS19_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 920
        description: (read-write) MAC Address19 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS19_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 924
        description: (read-write) MAC Address19 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS20_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 928
        description: (read-write) MAC Address20 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS20_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 932
        description: (read-write) MAC Address20 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS21_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 936
        description: (read-write) MAC Address21 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS21_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 940
        description: (read-write) MAC Address21 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS22_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 944
        description: (read-write) MAC Address22 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS22_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 948
        description: (read-write) MAC Address22 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS23_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 952
        description: (read-write) MAC Address23 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS23_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 956
        description: (read-write) MAC Address23 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS24_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 960
        description: (read-write) MAC Address24 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS24_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 964
        description: (read-write) MAC Address24 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS25_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 968
        description: (read-write) MAC Address25 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS25_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 972
        description: (read-write) MAC Address25 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS26_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 976
        description: (read-write) MAC Address26 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS26_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 980
        description: (read-write) MAC Address26 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS27_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 984
        description: (read-write) MAC Address27 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS27_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 988
        description: (read-write) MAC Address27 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS28_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 992
        description: (read-write) MAC Address28 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS28_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 996
        description: (read-write) MAC Address28 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS29_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1000
        description: (read-write) MAC Address29 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS29_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1004
        description: (read-write) MAC Address29 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS30_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1008
        description: (read-write) MAC Address30 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS30_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1012
        description: (read-write) MAC Address30 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS31_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1016
        description: (read-write) MAC Address31 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the address filter module
              uses the second MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: SA
            description: Source Address When this bit is set, the MAC ADDRESS1[47:0]
              is used to compare with the SA fields of the received packet.
            index: 30
            width: 1
            read: true
            write: true
          - name: MBC
            description: Mask Byte Control These bits are mask control bits for comparing
              each of the MAC Address bytes.
            index: 24
            width: 6
            read: true
            write: true
          - name: DCS
            description: 'DMA Channel Select If the PDC bit of MAC_EXT_CONFIGURATION
              register is not set: This field contains the binary representation of
              the DMA Channel number to which an Rx packet whose DA matches the MAC
              Address(#i) content is routed.'
            index: 16
            width: 5
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS1 [47:32] This field contains the upper 16 bits[47:32]
              of the second 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS31_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1020
        description: (read-write) MAC Address31 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS1 [31:0] This field contains the lower 32 bits
              of second 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS32_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1024
        description: (read-write) MAC Address32 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS32_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1028
        description: (read-write) MAC Address32 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS33_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1032
        description: (read-write) MAC Address33 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS33_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1036
        description: (read-write) MAC Address33 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS34_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1040
        description: (read-write) MAC Address34 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS34_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1044
        description: (read-write) MAC Address34 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS35_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1048
        description: (read-write) MAC Address35 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS35_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1052
        description: (read-write) MAC Address35 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS36_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1056
        description: (read-write) MAC Address36 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS36_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1060
        description: (read-write) MAC Address36 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS37_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1064
        description: (read-write) MAC Address37 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS37_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1068
        description: (read-write) MAC Address37 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS38_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1072
        description: (read-write) MAC Address38 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS38_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1076
        description: (read-write) MAC Address38 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS39_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1080
        description: (read-write) MAC Address39 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS39_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1084
        description: (read-write) MAC Address39 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS40_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1088
        description: (read-write) MAC Address40 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS40_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1092
        description: (read-write) MAC Address40 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS41_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1096
        description: (read-write) MAC Address41 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS41_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1100
        description: (read-write) MAC Address41 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS42_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1104
        description: (read-write) MAC Address42 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS42_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1108
        description: (read-write) MAC Address42 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS43_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1112
        description: (read-write) MAC Address43 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS43_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1116
        description: (read-write) MAC Address43 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS44_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1120
        description: (read-write) MAC Address44 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS44_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1124
        description: (read-write) MAC Address44 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS45_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1128
        description: (read-write) MAC Address45 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS45_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1132
        description: (read-write) MAC Address45 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS46_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1136
        description: (read-write) MAC Address46 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS46_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1140
        description: (read-write) MAC Address46 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS47_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1144
        description: (read-write) MAC Address47 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS47_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1148
        description: (read-write) MAC Address47 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS48_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1152
        description: (read-write) MAC Address48 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS48_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1156
        description: (read-write) MAC Address48 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS49_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1160
        description: (read-write) MAC Address49 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS49_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1164
        description: (read-write) MAC Address49 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS50_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1168
        description: (read-write) MAC Address50 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS50_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1172
        description: (read-write) MAC Address50 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS51_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1176
        description: (read-write) MAC Address51 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS51_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1180
        description: (read-write) MAC Address51 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS52_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1184
        description: (read-write) MAC Address52 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS52_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1188
        description: (read-write) MAC Address52 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS53_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1192
        description: (read-write) MAC Address53 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS53_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1196
        description: (read-write) MAC Address53 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS54_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1200
        description: (read-write) MAC Address54 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS54_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1204
        description: (read-write) MAC Address54 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS55_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1208
        description: (read-write) MAC Address55 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS55_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1212
        description: (read-write) MAC Address55 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS56_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1216
        description: (read-write) MAC Address56 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS56_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1220
        description: (read-write) MAC Address56 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS57_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1224
        description: (read-write) MAC Address57 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS57_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1228
        description: (read-write) MAC Address57 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS58_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1232
        description: (read-write) MAC Address58 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS58_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1236
        description: (read-write) MAC Address58 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS59_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1240
        description: (read-write) MAC Address59 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS59_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1244
        description: (read-write) MAC Address59 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS60_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1248
        description: (read-write) MAC Address60 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS60_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1252
        description: (read-write) MAC Address60 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS61_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1256
        description: (read-write) MAC Address61 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS61_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1260
        description: (read-write) MAC Address61 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS62_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1264
        description: (read-write) MAC Address62 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS62_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1268
        description: (read-write) MAC Address62 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_ADDRESS63_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 1272
        description: (read-write) MAC Address63 High
        fields:
          - name: AE
            description: Address Enable When this bit is set, the Address filter module
              uses the 33rd MAC address for perfect filtering.
            index: 31
            width: 1
            read: true
            write: true
          - name: DCS
            description: DMA Channel Select This field contains the DMA Channel number
              to which an Rx packet whose DA matches the MAC ADDRESS32 content is
              routed.
            index: 16
            width: 3
            read: true
            write: true
          - name: ADDRHI
            description: MAC ADDRESS32 [47:32] This field contains the upper 16 bits
              (47:32) of the 33rd 6-byte MAC address.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_ADDRESS63_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 1276
        description: (read-write) MAC Address63 Low
        fields:
          - name: ADDRLO
            description: MAC ADDRESS32 [31:0] This field contains the lower 32 bits
              of the 33rd 6-byte MAC address.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_MMC_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 1792
        description: (read-write) MMC Control
        fields:
          - name: UCDBC
            description: 'Update MMC Counters for Dropped Broadcast Packets Note:
              The CNTRST bit has a higher priority than the CNTPRST bit.'
            index: 8
            width: 1
            read: true
            write: true
          - name: CNTPRSTLVL
            description: Full-Half Preset When this bit is low and the CNTPRST bit
              is set, all MMC counters get preset to almost-half value.
            index: 5
            width: 1
            read: true
            write: true
          - name: CNTPRST
            description: Counters Preset When this bit is set, all counters are initialized
              or preset to almost full or almost half according to the CNTPRSTLVL
              bit.
            index: 4
            width: 1
            read: true
            write: true
          - name: CNTFREEZ
            description: MMC Counter Freeze When this bit is set, it freezes all MMC
              counters to their current value.
            index: 3
            width: 1
            read: true
            write: true
          - name: RSTONRD
            description: Reset on Read When this bit is set, the MMC counters are
              reset to zero after Read (self-clearing after reset).
            index: 2
            width: 1
            read: true
            write: true
          - name: CNTSTOPRO
            description: Counter Stop Rollover When this bit is set, the counter does
              not roll over to zero after reaching the maximum value.
            index: 1
            width: 1
            read: true
            write: true
          - name: CNTRST
            description: Counters Reset When this bit is set, all counters are reset.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_MMC_RX_INTERRUPT
        type: uint32_t
        expected_size: 4
        expected_offset: 1796
        description: (read-write) MMC Rx Interrupt
        fields:
          - name: RXLPITRCIS
            description: MMC Receive LPI transition counter interrupt status This
              bit is set when the Rx_LPI_Tran_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 27
            width: 1
            read: true
            write: false
          - name: RXLPIUSCIS
            description: MMC Receive LPI microsecond counter interrupt status This
              bit is set when the Rx_LPI_USEC_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 26
            width: 1
            read: true
            write: false
          - name: RXCTRLPIS
            description: MMC Receive Control Packet Counter Interrupt Status This
              bit is set when the rxctrlpackets_g counter reaches half of the maximum
              value or the maximum value.
            index: 25
            width: 1
            read: true
            write: false
          - name: RXRCVERRPIS
            description: MMC Receive Error Packet Counter Interrupt Status This bit
              is set when the rxrcverror counter reaches half of the maximum value
              or the maximum value.
            index: 24
            width: 1
            read: true
            write: false
          - name: RXWDOGPIS
            description: MMC Receive Watchdog Error Packet Counter Interrupt Status
              This bit is set when the rxwatchdog error counter reaches half of the
              maximum value or the maximum value.
            index: 23
            width: 1
            read: true
            write: false
          - name: RXVLANGBPIS
            description: MMC Receive VLAN Good Bad Packet Counter Interrupt Status
              This bit is set when the rxvlanpackets_gb counter reaches half of the
              maximum value or the maximum value.
            index: 22
            width: 1
            read: true
            write: false
          - name: RXFOVPIS
            description: MMC Receive FIFO Overflow Packet Counter Interrupt Status
              This bit is set when the rxfifooverflow counter reaches half of the
              maximum value or the maximum value.
            index: 21
            width: 1
            read: true
            write: false
          - name: RXPAUSPIS
            description: MMC Receive Pause Packet Counter Interrupt Status This bit
              is set when the rxpausepackets counter reaches half of the maximum value
              or the maximum value.
            index: 20
            width: 1
            read: true
            write: false
          - name: RXORANGEPIS
            description: MMC Receive Out Of Range Error Packet Counter Interrupt Status.
            index: 19
            width: 1
            read: true
            write: false
          - name: RXLENERPIS
            description: MMC Receive Length Error Packet Counter Interrupt Status
              This bit is set when the rxlengtherror counter reaches half of the maximum
              value or the maximum value.
            index: 18
            width: 1
            read: true
            write: false
          - name: RXUCGPIS
            description: MMC Receive Unicast Good Packet Counter Interrupt Status
              This bit is set when the rxunicastpackets_g counter reaches half of
              the maximum value or the maximum value.
            index: 17
            width: 1
            read: true
            write: false
          - name: RX1024TMAXOCTGBPIS
            description: MMC Receive 1024 to Maximum Octet Good Bad Packet Counter
              Interrupt Status This bit is set when the rx1024tomaxoctets_gb counter
              reaches half of the maximum value or the maximum value.
            index: 16
            width: 1
            read: true
            write: false
          - name: RX512T1023OCTGBPIS
            description: MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the rx512to1023octets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 15
            width: 1
            read: true
            write: false
          - name: RX256T511OCTGBPIS
            description: MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the rx256to511octets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 14
            width: 1
            read: true
            write: false
          - name: RX128T255OCTGBPIS
            description: MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the rx128to255octets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 13
            width: 1
            read: true
            write: false
          - name: RX65T127OCTGBPIS
            description: MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the rx65to127octets_gb counter reaches half
              of the maximum value or the maximum value.
            index: 12
            width: 1
            read: true
            write: false
          - name: RX64OCTGBPIS
            description: MMC Receive 64 Octet Good Bad Packet Counter Interrupt Status
              This bit is set when the rx64octets_gb counter reaches half of the maximum
              value or the maximum value.
            index: 11
            width: 1
            read: true
            write: false
          - name: RXOSIZEGPIS
            description: MMC Receive Oversize Good Packet Counter Interrupt Status
              This bit is set when the rxoversize_g counter reaches half of the maximum
              value or the maximum value.
            index: 10
            width: 1
            read: true
            write: false
          - name: RXUSIZEGPIS
            description: MMC Receive Undersize Good Packet Counter Interrupt Status
              This bit is set when the rxundersize_g counter reaches half of the maximum
              value or the maximum value.
            index: 9
            width: 1
            read: true
            write: false
          - name: RXJABERPIS
            description: MMC Receive Jabber Error Packet Counter Interrupt Status
              This bit is set when the rxjabbererror counter reaches half of the maximum
              value or the maximum value.
            index: 8
            width: 1
            read: true
            write: false
          - name: RXRUNTPIS
            description: MMC Receive Runt Packet Counter Interrupt Status This bit
              is set when the rxrunterror counter reaches half of the maximum value
              or the maximum value.
            index: 7
            width: 1
            read: true
            write: false
          - name: RXALGNERPIS
            description: MMC Receive Alignment Error Packet Counter Interrupt Status
              This bit is set when the rxalignmenterror counter reaches half of the
              maximum value or the maximum value.
            index: 6
            width: 1
            read: true
            write: false
          - name: RXCRCERPIS
            description: MMC Receive CRC Error Packet Counter Interrupt Status This
              bit is set when the rxcrcerror counter reaches half of the maximum value
              or the maximum value.
            index: 5
            width: 1
            read: true
            write: false
          - name: RXMCGPIS
            description: MMC Receive Multicast Good Packet Counter Interrupt Status
              This bit is set when the rxmulticastpackets_g counter reaches half of
              the maximum value or the maximum value.
            index: 4
            width: 1
            read: true
            write: false
          - name: RXBCGPIS
            description: MMC Receive Broadcast Good Packet Counter Interrupt Status
              This bit is set when the rxbroadcastpackets_g counter reaches half of
              the maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: false
          - name: RXGOCTIS
            description: MMC Receive Good Octet Counter Interrupt Status This bit
              is set when the rxoctetcount_g counter reaches half of the maximum value
              or the maximum value.
            index: 2
            width: 1
            read: true
            write: false
          - name: RXGBOCTIS
            description: MMC Receive Good Bad Octet Counter Interrupt Status This
              bit is set when the rxoctetcount_gb counter reaches half of the maximum
              value or the maximum value.
            index: 1
            width: 1
            read: true
            write: false
          - name: RXGBPKTIS
            description: MMC Receive Good Bad Packet Counter Interrupt Status This
              bit is set when the rxpacketcount_gb counter reaches half of the maximum
              value or the maximum value.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_MMC_TX_INTERRUPT
        type: uint32_t
        expected_size: 4
        expected_offset: 1800
        description: (read-write) MMC Tx Interrupt
        fields:
          - name: TXLPITRCIS
            description: MMC Transmit LPI transition counter interrupt status This
              bit is set when the Tx_LPI_Tran_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 27
            width: 1
            read: true
            write: false
          - name: TXLPIUSCIS
            description: MMC Transmit LPI microsecond counter interrupt status This
              bit is set when the Tx_LPI_USEC_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 26
            width: 1
            read: true
            write: false
          - name: TXOSIZEGPIS
            description: MMC Transmit Oversize Good Packet Counter Interrupt Status
              This bit is set when the txoversize_g counter reaches half of the maximum
              value or the maximum value.
            index: 25
            width: 1
            read: true
            write: false
          - name: TXVLANGPIS
            description: MMC Transmit VLAN Good Packet Counter Interrupt Status This
              bit is set when the txvlanpackets_g counter reaches half of the maximum
              value or the maximum value.
            index: 24
            width: 1
            read: true
            write: false
          - name: TXPAUSPIS
            description: MMC Transmit Pause Packet Counter Interrupt Status This bit
              is set when the txpausepacketserror counter reaches half of the maximum
              value or the maximum value.
            index: 23
            width: 1
            read: true
            write: false
          - name: TXEXDEFPIS
            description: MMC Transmit Excessive Deferral Packet Counter Interrupt
              Status This bit is set when the txexcessdef counter reaches half of
              the maximum value or the maximum value.
            index: 22
            width: 1
            read: true
            write: false
          - name: TXGPKTIS
            description: MMC Transmit Good Packet Counter Interrupt Status This bit
              is set when the txpacketcount_g counter reaches half of the maximum
              value or the maximum value.
            index: 21
            width: 1
            read: true
            write: false
          - name: TXGOCTIS
            description: MMC Transmit Good Octet Counter Interrupt Status This bit
              is set when the txoctetcount_g counter reaches half of the maximum value
              or the maximum value.
            index: 20
            width: 1
            read: true
            write: false
          - name: TXCARERPIS
            description: MMC Transmit Carrier Error Packet Counter Interrupt Status
              This bit is set when the txcarriererror counter reaches half of the
              maximum value or the maximum value.
            index: 19
            width: 1
            read: true
            write: false
          - name: TXEXCOLPIS
            description: MMC Transmit Excessive Collision Packet Counter Interrupt
              Status This bit is set when the txexesscol counter reaches half of the
              maximum value or the maximum value.
            index: 18
            width: 1
            read: true
            write: false
          - name: TXLATCOLPIS
            description: MMC Transmit Late Collision Packet Counter Interrupt Status
              This bit is set when the txlatecol counter reaches half of the maximum
              value or the maximum value.
            index: 17
            width: 1
            read: true
            write: false
          - name: TXDEFPIS
            description: MMC Transmit Deferred Packet Counter Interrupt Status This
              bit is set when the txdeferred counter reaches half of the maximum value
              or the maximum value.
            index: 16
            width: 1
            read: true
            write: false
          - name: TXMCOLGPIS
            description: MMC Transmit Multiple Collision Good Packet Counter Interrupt
              Status This bit is set when the txmulticol_g counter reaches half of
              the maximum value or the maximum value.
            index: 15
            width: 1
            read: true
            write: false
          - name: TXSCOLGPIS
            description: MMC Transmit Single Collision Good Packet Counter Interrupt
              Status This bit is set when the txsinglecol_g counter reaches half of
              the maximum value or the maximum value.
            index: 14
            width: 1
            read: true
            write: false
          - name: TXUFLOWERPIS
            description: MMC Transmit Underflow Error Packet Counter Interrupt Status
              This bit is set when the txunderflowerror counter reaches half of the
              maximum value or the maximum value.
            index: 13
            width: 1
            read: true
            write: false
          - name: TXBCGBPIS
            description: MMC Transmit Broadcast Good Bad Packet Counter Interrupt
              Status This bit is set when the txbroadcastpackets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 12
            width: 1
            read: true
            write: false
          - name: TXMCGBPIS
            description: MMC Transmit Multicast Good Bad Packet Counter Interrupt
              Status The bit is set when the txmulticastpackets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 11
            width: 1
            read: true
            write: false
          - name: TXUCGBPIS
            description: MMC Transmit Unicast Good Bad Packet Counter Interrupt Status
              This bit is set when the txunicastpackets_gb counter reaches half of
              the maximum value or the maximum value.
            index: 10
            width: 1
            read: true
            write: false
          - name: TX1024TMAXOCTGBPIS
            description: MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter
              Interrupt Status This bit is set when the tx1024tomaxoctets_gb counter
              reaches half of the maximum value or the maximum value.
            index: 9
            width: 1
            read: true
            write: false
          - name: TX512T1023OCTGBPIS
            description: MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the tx512to1023octets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 8
            width: 1
            read: true
            write: false
          - name: TX256T511OCTGBPIS
            description: MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the tx256to511octets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 7
            width: 1
            read: true
            write: false
          - name: TX128T255OCTGBPIS
            description: MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the tx128to255octets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 6
            width: 1
            read: true
            write: false
          - name: TX65T127OCTGBPIS
            description: MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt
              Status This bit is set when the tx65to127octets_gb counter reaches half
              the maximum value, and also when it reaches the maximum value.
            index: 5
            width: 1
            read: true
            write: false
          - name: TX64OCTGBPIS
            description: MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Status
              This bit is set when the tx64octets_gb counter reaches half of the maximum
              value or the maximum value.
            index: 4
            width: 1
            read: true
            write: false
          - name: TXMCGPIS
            description: MMC Transmit Multicast Good Packet Counter Interrupt Status
              This bit is set when the txmulticastpackets_g counter reaches half of
              the maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: false
          - name: TXBCGPIS
            description: MMC Transmit Broadcast Good Packet Counter Interrupt Status
              This bit is set when the txbroadcastpackets_g counter reaches half of
              the maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: false
          - name: TXGBPKTIS
            description: MMC Transmit Good Bad Packet Counter Interrupt Status This
              bit is set when the txpacketcount_gb counter reaches half of the maximum
              value or the maximum value.
            index: 1
            width: 1
            read: true
            write: false
          - name: TXGBOCTIS
            description: MMC Transmit Good Bad Octet Counter Interrupt Status This
              bit is set when the txoctetcount_gb counter reaches half of the maximum
              value or the maximum value.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_MMC_RX_INTERRUPT_MASK
        type: uint32_t
        expected_size: 4
        expected_offset: 1804
        description: (read-write) MMC Rx Interrupt Mask
        fields:
          - name: RXLPITRCIM
            description: MMC Receive LPI transition counter interrupt Mask Setting
              this bit masks the interrupt when the Rx_LPI_Tran_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 27
            width: 1
            read: true
            write: true
          - name: RXLPIUSCIM
            description: MMC Receive LPI microsecond counter interrupt Mask Setting
              this bit masks the interrupt when the Rx_LPI_USEC_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 26
            width: 1
            read: true
            write: true
          - name: RXCTRLPIM
            description: MMC Receive Control Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxctrlpackets_g counter reaches
              half of the maximum value or the maximum value.
            index: 25
            width: 1
            read: true
            write: true
          - name: RXRCVERRPIM
            description: MMC Receive Error Packet Counter Interrupt Mask Setting this
              bit masks the interrupt when the rxrcverror counter reaches half of
              the maximum value or the maximum value.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXWDOGPIM
            description: MMC Receive Watchdog Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxwatchdog counter reaches
              half of the maximum value or the maximum value.
            index: 23
            width: 1
            read: true
            write: true
          - name: RXVLANGBPIM
            description: MMC Receive VLAN Good Bad Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxvlanpackets_gb counter reaches
              half of the maximum value or the maximum value.
            index: 22
            width: 1
            read: true
            write: true
          - name: RXFOVPIM
            description: MMC Receive FIFO Overflow Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxfifooverflow counter reaches
              half of the maximum value or the maximum value.
            index: 21
            width: 1
            read: true
            write: true
          - name: RXPAUSPIM
            description: MMC Receive Pause Packet Counter Interrupt Mask Setting this
              bit masks the interrupt when the rxpausepackets counter reaches half
              of the maximum value or the maximum value.
            index: 20
            width: 1
            read: true
            write: true
          - name: RXORANGEPIM
            description: MMC Receive Out Of Range Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxoutofrangetype counter
              reaches half of the maximum value or the maximum value.
            index: 19
            width: 1
            read: true
            write: true
          - name: RXLENERPIM
            description: MMC Receive Length Error Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxlengtherror counter reaches
              half of the maximum value or the maximum value.
            index: 18
            width: 1
            read: true
            write: true
          - name: RXUCGPIM
            description: MMC Receive Unicast Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxunicastpackets_g counter reaches
              half of the maximum value or the maximum value.
            index: 17
            width: 1
            read: true
            write: true
          - name: RX1024TMAXOCTGBPIM
            description: MMC Receive 1024 to Maximum Octet Good Bad Packet Counter
              Interrupt Mask.
            index: 16
            width: 1
            read: true
            write: true
          - name: RX512T1023OCTGBPIM
            description: MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the rx512to1023octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 15
            width: 1
            read: true
            write: true
          - name: RX256T511OCTGBPIM
            description: MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the rx256to511octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 14
            width: 1
            read: true
            write: true
          - name: RX128T255OCTGBPIM
            description: MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the rx128to255octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 13
            width: 1
            read: true
            write: true
          - name: RX65T127OCTGBPIM
            description: MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the rx65to127octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 12
            width: 1
            read: true
            write: true
          - name: RX64OCTGBPIM
            description: MMC Receive 64 Octet Good Bad Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rx64octets_gb counter
              reaches half of the maximum value or the maximum value.
            index: 11
            width: 1
            read: true
            write: true
          - name: RXOSIZEGPIM
            description: MMC Receive Oversize Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxoversize_g counter reaches half
              of the maximum value or the maximum value.
            index: 10
            width: 1
            read: true
            write: true
          - name: RXUSIZEGPIM
            description: MMC Receive Undersize Good Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxundersize_g counter
              reaches half of the maximum value or the maximum value.
            index: 9
            width: 1
            read: true
            write: true
          - name: RXJABERPIM
            description: MMC Receive Jabber Error Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxjabbererror counter reaches
              half of the maximum value or the maximum value.
            index: 8
            width: 1
            read: true
            write: true
          - name: RXRUNTPIM
            description: MMC Receive Runt Packet Counter Interrupt Mask Setting this
              bit masks the interrupt when the rxrunterror counter reaches half of
              the maximum value or the maximum value.
            index: 7
            width: 1
            read: true
            write: true
          - name: RXALGNERPIM
            description: MMC Receive Alignment Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxalignmenterror counter
              reaches half of the maximum value or the maximum value.
            index: 6
            width: 1
            read: true
            write: true
          - name: RXCRCERPIM
            description: MMC Receive CRC Error Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxcrcerror counter reaches half
              of the maximum value or the maximum value.
            index: 5
            width: 1
            read: true
            write: true
          - name: RXMCGPIM
            description: MMC Receive Multicast Good Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxmulticastpackets_g counter
              reaches half of the maximum value or the maximum value.
            index: 4
            width: 1
            read: true
            write: true
          - name: RXBCGPIM
            description: MMC Receive Broadcast Good Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxbroadcastpackets_g counter
              reaches half of the maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXGOCTIM
            description: MMC Receive Good Octet Counter Interrupt Mask Setting this
              bit masks the interrupt when the rxoctetcount_g counter reaches half
              of the maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: true
          - name: RXGBOCTIM
            description: MMC Receive Good Bad Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxoctetcount_gb counter reaches
              half of the maximum value or the maximum value.
            index: 1
            width: 1
            read: true
            write: true
          - name: RXGBPKTIM
            description: MMC Receive Good Bad Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxpacketcount_gb counter reaches
              half of the maximum value or the maximum value.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_MMC_TX_INTERRUPT_MASK
        type: uint32_t
        expected_size: 4
        expected_offset: 1808
        description: (read-write) MMC Tx Interrupt Mask
        fields:
          - name: TXLPITRCIM
            description: MMC Transmit LPI transition counter interrupt Mask Setting
              this bit masks the interrupt when the Tx_LPI_Tran_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 27
            width: 1
            read: true
            write: true
          - name: TXLPIUSCIM
            description: MMC Transmit LPI microsecond counter interrupt Mask Setting
              this bit masks the interrupt when the Tx_LPI_USEC_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 26
            width: 1
            read: true
            write: true
          - name: TXOSIZEGPIM
            description: MMC Transmit Oversize Good Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txoversize_g counter reaches
              half of the maximum value or the maximum value.
            index: 25
            width: 1
            read: true
            write: true
          - name: TXVLANGPIM
            description: MMC Transmit VLAN Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the txvlanpackets_g counter reaches
              half of the maximum value or the maximum value.
            index: 24
            width: 1
            read: true
            write: true
          - name: TXPAUSPIM
            description: MMC Transmit Pause Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the txpausepackets counter reaches
              half of the maximum value or the maximum value.
            index: 23
            width: 1
            read: true
            write: true
          - name: TXEXDEFPIM
            description: MMC Transmit Excessive Deferral Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the txexcessdef counter
              reaches half of the maximum value or the maximum value.
            index: 22
            width: 1
            read: true
            write: true
          - name: TXGPKTIM
            description: MMC Transmit Good Packet Counter Interrupt Mask Setting this
              bit masks the interrupt when the txpacketcount_g counter reaches half
              of the maximum value or the maximum value.
            index: 21
            width: 1
            read: true
            write: true
          - name: TXGOCTIM
            description: MMC Transmit Good Octet Counter Interrupt Mask Setting this
              bit masks the interrupt when the txoctetcount_g counter reaches half
              of the maximum value or the maximum value.
            index: 20
            width: 1
            read: true
            write: true
          - name: TXCARERPIM
            description: MMC Transmit Carrier Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txcarriererror counter
              reaches half of the maximum value or the maximum value.
            index: 19
            width: 1
            read: true
            write: true
          - name: TXEXCOLPIM
            description: MMC Transmit Excessive Collision Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the txexcesscol counter
              reaches half of the maximum value or the maximum value.
            index: 18
            width: 1
            read: true
            write: true
          - name: TXLATCOLPIM
            description: MMC Transmit Late Collision Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txlatecol counter reaches
              half of the maximum value or the maximum value.
            index: 17
            width: 1
            read: true
            write: true
          - name: TXDEFPIM
            description: MMC Transmit Deferred Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the txdeferred counter reaches half
              of the maximum value or the maximum value.
            index: 16
            width: 1
            read: true
            write: true
          - name: TXMCOLGPIM
            description: MMC Transmit Multiple Collision Good Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the txmulticol_g counter
              reaches half of the maximum value or the maximum value.
            index: 15
            width: 1
            read: true
            write: true
          - name: TXSCOLGPIM
            description: MMC Transmit Single Collision Good Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the txsinglecol_g counter
              reaches half of the maximum value or the maximum value.
            index: 14
            width: 1
            read: true
            write: true
          - name: TXUFLOWERPIM
            description: MMC Transmit Underflow Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txunderflowerror counter
              reaches half of the maximum value or the maximum value.
            index: 13
            width: 1
            read: true
            write: true
          - name: TXBCGBPIM
            description: MMC Transmit Broadcast Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the txbroadcastpackets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 12
            width: 1
            read: true
            write: true
          - name: TXMCGBPIM
            description: MMC Transmit Multicast Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the txmulticastpackets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 11
            width: 1
            read: true
            write: true
          - name: TXUCGBPIM
            description: MMC Transmit Unicast Good Bad Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txunicastpackets_gb counter
              reaches half of the maximum value or the maximum value.
            index: 10
            width: 1
            read: true
            write: true
          - name: TX1024TMAXOCTGBPIM
            description: MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter
              Interrupt Mask Setting this bit masks the interrupt when the tx1024tomaxoctets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 9
            width: 1
            read: true
            write: true
          - name: TX512T1023OCTGBPIM
            description: MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the tx512to1023octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 8
            width: 1
            read: true
            write: true
          - name: TX256T511OCTGBPIM
            description: MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the tx256to511octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 7
            width: 1
            read: true
            write: true
          - name: TX128T255OCTGBPIM
            description: MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the tx128to255octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 6
            width: 1
            read: true
            write: true
          - name: TX65T127OCTGBPIM
            description: MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the tx65to127octets_gb
              counter reaches half of the maximum value or the maximum value.
            index: 5
            width: 1
            read: true
            write: true
          - name: TX64OCTGBPIM
            description: MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the tx64octets_gb counter
              reaches half of the maximum value or the maximum value.
            index: 4
            width: 1
            read: true
            write: true
          - name: TXMCGPIM
            description: MMC Transmit Multicast Good Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txmulticastpackets_g counter
              reaches half of the maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: true
          - name: TXBCGPIM
            description: MMC Transmit Broadcast Good Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the txbroadcastpackets_g counter
              reaches half of the maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: true
          - name: TXGBPKTIM
            description: MMC Transmit Good Bad Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the txpacketcount_gb counter reaches
              half of the maximum value or the maximum value.
            index: 1
            width: 1
            read: true
            write: true
          - name: TXGBOCTIM
            description: MMC Transmit Good Bad Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the txoctetcount_gb counter reaches
              half of the maximum value or the maximum value.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_TX_OCTET_COUNT_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1812
        description: (read-write) Tx Octet Count Good and Bad
        fields:
          - name: TXOCTGB
            description: Tx Octet Count Good Bad This field indicates the number of
              bytes transmitted, exclusive of preamble and retried bytes, in good
              and bad packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_PACKET_COUNT_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1816
        description: (read-write) Tx Packet Count Good and Bad
        fields:
          - name: TXPKTGB
            description: Tx Packet Count Good Bad This field indicates the number
              of good and bad packets transmitted, exclusive of retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_BROADCAST_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1820
        description: (read-write) Tx Broadcast Packets Good
        fields:
          - name: TXBCASTG
            description: Tx Broadcast Packets Good This field indicates the number
              of good broadcast packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_MULTICAST_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1824
        description: (read-write) Tx Multicast Packets Good
        fields:
          - name: TXMCASTG
            description: Tx Multicast Packets Good This field indicates the number
              of good multicast packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_64OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1828
        description: (read-write) Tx Good and Bad 64-Byte Packets
        fields:
          - name: TX64OCTGB
            description: Tx 64Octets Packets Good_Bad This field indicates the number
              of good and bad packets transmitted with length 64 bytes, exclusive
              of preamble and retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_65TO127OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1832
        description: (read-write) Tx Good and Bad 65 to 127-Byte Packets
        fields:
          - name: TX65_127OCTGB
            description: Tx 65To127Octets Packets Good Bad This field indicates the
              number of good and bad packets transmitted with length between 65 and
              127 (inclusive) bytes, exclusive of preamble and retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_128TO255OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1836
        description: (read-write) Tx Good and Bad 128 to 255-Byte Packets
        fields:
          - name: TX128_255OCTGB
            description: Tx 128To255Octets Packets Good Bad This field indicates the
              number of good and bad packets transmitted with length between 128 and
              255 (inclusive) bytes, exclusive of preamble and retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_256TO511OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1840
        description: (read-write) Tx Good and Bad 256 to 511-Byte Packets
        fields:
          - name: TX256_511OCTGB
            description: Tx 256To511Octets Packets Good Bad This field indicates the
              number of good and bad packets transmitted with length between 256 and
              511 (inclusive) bytes, exclusive of preamble and retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_512TO1023OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1844
        description: (read-write) Tx Good and Bad 512 to 1023-Byte Packets
        fields:
          - name: TX512_1023OCTGB
            description: Tx 512To1023Octets Packets Good Bad This field indicates
              the number of good and bad packets transmitted with length between 512
              and 1023 (inclusive) bytes, exclusive of preamble and retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1848
        description: (read-write) Tx Good and Bad 1024 to Max-Byte Packets
        fields:
          - name: TX1024_MAXOCTGB
            description: Tx 1024ToMaxOctets Packets Good Bad This field indicates
              the number of good and bad packets transmitted with length between 1024
              and maxsize (inclusive) bytes, exclusive of preamble and retried packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_UNICAST_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1852
        description: (read-write) Good and Bad Unicast Packets Transmitted
        fields:
          - name: TXUCASTGB
            description: Tx Unicast Packets Good Bad This field indicates the number
              of good and bad unicast packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_MULTICAST_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1856
        description: (read-write) Good and Bad Multicast Packets Transmitted
        fields:
          - name: TXMCASTGB
            description: Tx Multicast Packets Good Bad This field indicates the number
              of good and bad multicast packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_BROADCAST_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1860
        description: (read-write) Good and Bad Broadcast Packets Transmitted
        fields:
          - name: TXBCASTGB
            description: Tx Broadcast Packets Good Bad This field indicates the number
              of good and bad broadcast packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_UNDERFLOW_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1864
        description: (read-write) Tx Packets Aborted By Underflow Error
        fields:
          - name: TXUNDRFLW
            description: Tx Underflow Error Packets This field indicates the number
              of packets aborted because of packets underflow error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_SINGLE_COLLISION_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1868
        description: (read-write) Single Collision Good Packets Transmitted
        fields:
          - name: TXSNGLCOLG
            description: Tx Single Collision Good Packets This field indicates the
              number of successfully transmitted packets after a single collision
              in the half-duplex mode.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_MULTIPLE_COLLISION_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1872
        description: (read-write) Multiple Collision Good Packets Transmitted
        fields:
          - name: TXMULTCOLG
            description: Tx Multiple Collision Good Packets This field indicates the
              number of successfully transmitted packets after multiple collisions
              in the half-duplex mode.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_DEFERRED_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1876
        description: (read-write) Deferred Packets Transmitted
        fields:
          - name: TXDEFRD
            description: Tx Deferred Packets This field indicates the number of successfully
              transmitted after a deferral in the half-duplex mode.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_LATE_COLLISION_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1880
        description: (read-write) Late Collision Packets Transmitted
        fields:
          - name: TXLATECOL
            description: Tx Late Collision Packets This field indicates the number
              of packets aborted because of late collision error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_EXCESSIVE_COLLISION_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1884
        description: (read-write) Excessive Collision Packets Transmitted
        fields:
          - name: TXEXSCOL
            description: Tx Excessive Collision Packets This field indicates the number
              of packets aborted because of excessive (16) collision errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_CARRIER_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1888
        description: (read-write) Carrier Error Packets Transmitted
        fields:
          - name: TXCARR
            description: Tx Carrier Error Packets This field indicates the number
              of packets aborted because of carrier sense error (no carrier or loss
              of carrier).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_OCTET_COUNT_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1892
        description: (read-write) Bytes Transmitted in Good Packets
        fields:
          - name: TXOCTG
            description: Tx Octet Count Good This field indicates the number of bytes
              transmitted, exclusive of preamble, only in good packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_PACKET_COUNT_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1896
        description: (read-write) Good Packets Transmitted
        fields:
          - name: TXPKTG
            description: Tx Packet Count Good This field indicates the number of good
              packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_EXCESSIVE_DEFERRAL_ERROR
        type: uint32_t
        expected_size: 4
        expected_offset: 1900
        description: (read-write) Packets Aborted By Excessive Deferral Error
        fields:
          - name: TXEXSDEF
            description: Tx Excessive Deferral Error This field indicates the number
              of packets aborted because of excessive deferral error (deferred for
              more than two max-sized packet times).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_PAUSE_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1904
        description: (read-write) Pause Packets Transmitted
        fields:
          - name: TXPAUSE
            description: Tx Pause Packets This field indicates the number of good
              Pause packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_VLAN_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1908
        description: (read-write) Good VLAN Packets Transmitted
        fields:
          - name: TXVLANG
            description: Tx VLAN Packets Good This field provides the number of good
              VLAN packets transmitted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_OSIZE_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1912
        description: (read-write) Good Oversize Packets Transmitted
        fields:
          - name: TXOSIZG
            description: Tx OSize Packets Good This field indicates the number of
              packets transmitted without errors and with length greater than the
              maxsize (1,518 or 1,522 bytes for VLAN tagged packets; 2000 bytes if
              enabled in S2KP bit of the CONFIGURATION register).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_PACKETS_COUNT_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1920
        description: (read-write) Good and Bad Packets Received
        fields:
          - name: RXPKTGB
            description: Rx Packets Count Good Bad This field indicates the number
              of good and bad packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_OCTET_COUNT_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1924
        description: (read-write) Bytes in Good and Bad Packets Received
        fields:
          - name: RXOCTGB
            description: Rx Octet Count Good Bad This field indicates the number of
              bytes received, exclusive of preamble, in good and bad packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_OCTET_COUNT_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1928
        description: (read-write) Bytes in Good Packets Received
        fields:
          - name: RXOCTG
            description: Rx Octet Count Good This field indicates the number of bytes
              received, exclusive of preamble, only in good packets.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_BROADCAST_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1932
        description: (read-write) Good Broadcast Packets Received
        fields:
          - name: RXBCASTG
            description: Rx Broadcast Packets Good This field indicates the number
              of good broadcast packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_MULTICAST_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1936
        description: (read-write) Good Multicast Packets Received
        fields:
          - name: RXMCASTG
            description: Rx Multicast Packets Good This field indicates the number
              of good multicast packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_CRC_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1940
        description: (read-write) CRC Error Packets Received
        fields:
          - name: RXCRCERR
            description: Rx CRC Error Packets This field indicates the number of packets
              received with CRC error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_ALIGNMENT_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1944
        description: (read-write) Alignment Error Packets Received
        fields:
          - name: RXALGNERR
            description: Rx Alignment Error Packets This field indicates the number
              of packets received with alignment (dribble) error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_RUNT_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1948
        description: (read-write) Runt Error Packets Received
        fields:
          - name: RXRUNTERR
            description: Rx Runt Error Packets This field indicates the number of
              packets received with runt (length less than 64 bytes and CRC error)
              error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_JABBER_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1952
        description: (read-write) Jabber Error Packets Received
        fields:
          - name: RXJABERR
            description: Rx Jabber Error Packets This field indicates the number of
              giant packets received with length (including CRC) greater than 1,518
              bytes (1,522 bytes for VLAN tagged) and with CRC error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_UNDERSIZE_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1956
        description: (read-write) Good Undersize Packets Received
        fields:
          - name: RXUNDERSZG
            description: Rx Undersize Packets Good This field indicates the number
              of packets received with length less than 64 bytes, without any errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_OVERSIZE_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1960
        description: (read-write) Good Oversize Packets Received
        fields:
          - name: RXOVERSZG
            description: Rx Oversize Packets Good This field indicates the number
              of packets received without errors, with length greater than the maxsize
              (1,518 bytes or 1,522 bytes for VLAN tagged packets; 2000 bytes if enabled
              in the S2KP bit of the MAC_CONFIGURATION register).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_64OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1964
        description: (read-write) Good and Bad 64-Byte Packets Received
        fields:
          - name: RX64OCTGB
            description: Rx 64 Octets Packets Good Bad This field indicates the number
              of good and bad packets received with length 64 bytes, exclusive of
              the preamble.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_65TO127OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1968
        description: (read-write) Good and Bad 64-to-127 Byte Packets Received
        fields:
          - name: RX65_127OCTGB
            description: Rx 65-127 Octets Packets Good Bad This field indicates the
              number of good and bad packets received with length between 65 and 127
              (inclusive) bytes, exclusive of the preamble.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_128TO255OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1972
        description: (read-write) Good and Bad 128-to-255 Byte Packets Received
        fields:
          - name: RX128_255OCTGB
            description: Rx 128-255 Octets Packets Good Bad This field indicates the
              number of good and bad packets received with length between 128 and
              255 (inclusive) bytes, exclusive of the preamble.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_256TO511OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1976
        description: (read-write) Good and Bad 256-to-511 Byte Packets Received
        fields:
          - name: RX256_511OCTGB
            description: Rx 256-511 Octets Packets Good Bad This field indicates the
              number of good and bad packets received with length between 256 and
              511 (inclusive) bytes, exclusive of the preamble.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_512TO1023OCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1980
        description: (read-write) Good and Bad 512-to-1023 Byte Packets Received
        fields:
          - name: RX512_1023OCTGB
            description: RX 512-1023 Octets Packets Good Bad This field indicates
              the number of good and bad packets received with length between 512
              and 1023 (inclusive) bytes, exclusive of the preamble.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 1984
        description: (read-write) Good and Bad 1024-to-Max Byte Packets Received
        fields:
          - name: RX1024_MAXOCTGB
            description: Rx 1024-Max Octets Good Bad This field indicates the number
              of good and bad packets received with length between 1024 and maxsize
              (inclusive) bytes, exclusive of the preamble.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_UNICAST_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 1988
        description: (read-write) Good Unicast Packets Received
        fields:
          - name: RXUCASTG
            description: Rx Unicast Packets Good This field indicates the number of
              good unicast packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_LENGTH_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1992
        description: (read-write) Length Error Packets Received
        fields:
          - name: RXLENERR
            description: Rx Length Error Packets This field indicates the number of
              packets received with length error (Length Type field not equal to packet
              size), for all packets with valid length field.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_OUT_OF_RANGE_TYPE_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 1996
        description: (read-write) Out-of-range Type Packets Received
        fields:
          - name: RXOUTOFRNG
            description: Rx Out of Range Type Packet This field indicates the number
              of packets received with length field not equal to the valid packet
              size (greater than 1,500 but less than 1,536).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_PAUSE_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2000
        description: (read-write) Pause Packets Received
        fields:
          - name: RXPAUSEPKT
            description: Rx Pause Packets This field indicates the number of good
              and valid Pause packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_FIFO_OVERFLOW_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2004
        description: (read-write) Missed Packets Due to FIFO Overflow
        fields:
          - name: RXFIFOOVFL
            description: Rx FIFO Overflow Packets This field indicates the number
              of missed received packets because of FIFO overflow.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_VLAN_PACKETS_GOOD_BAD
        type: uint32_t
        expected_size: 4
        expected_offset: 2008
        description: (read-write) Good and Bad VLAN Packets Received
        fields:
          - name: RXVLANPKTGB
            description: Rx VLAN Packets Good Bad This field indicates the number
              of good and bad VLAN packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_WATCHDOG_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2012
        description: (read-write) Watchdog Error Packets Received
        fields:
          - name: RXWDGERR
            description: Rx Watchdog Error Packets This field indicates the number
              of packets received with error because of watchdog timeout error (packets
              with a data load larger than 2,048 bytes (when JE and WD bits are reset
              in MAC_CONFIGURATION register), 10,240 bytes (when JE bit is set and
              WD bit is reset in MAC_CONFIGURATION register), 16,384 bytes (when WD
              bit is set in MAC_CONFIGURATION register) or the value programmed in
              the MAC_WATCHDOG_TIMEOUT register).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_RECEIVE_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2016
        description: (read-write) Receive Error Packets Received
        fields:
          - name: RXRCVERR
            description: Rx Receive Error Packets This field indicates the number
              of packets received with Receive error or Packet Extension error on
              the GMII or MII interface.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_CONTROL_PACKETS_GOOD
        type: uint32_t
        expected_size: 4
        expected_offset: 2020
        description: (read-write) Good Control Packets Received
        fields:
          - name: RXCTRLG
            description: Rx Control Packets Good This field indicates the number of
              good control packets received.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_LPI_USEC_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2028
        description: (read-write) Microseconds Tx LPI Asserted
        fields:
          - name: TXLPIUSC
            description: Tx LPI Microseconds Counter This field indicates the number
              of microseconds Tx LPI is asserted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TX_LPI_TRAN_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2032
        description: (read-write) Number of Times Tx LPI Asserted
        fields:
          - name: TXLPITRC
            description: Tx LPI Transition counter This field indicates the number
              of times Tx LPI Entry has occurred.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_LPI_USEC_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2036
        description: (read-write) Microseconds Rx LPI Sampled
        fields:
          - name: RXLPIUSC
            description: Rx LPI Microseconds Counter This field indicates the number
              of microseconds Rx LPI is asserted.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RX_LPI_TRAN_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2040
        description: (read-write) Number of Times Rx LPI Entered
        fields:
          - name: RXLPITRC
            description: Rx LPI Transition counter This field indicates the number
              of times Rx LPI Entry has occurred.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_IPC_RX_INTERRUPT_MASK
        type: uint32_t
        expected_size: 4
        expected_offset: 2048
        description: (read-write) MMC IPC Receive Interrupt Mask
        fields:
          - name: RXICMPEROIM
            description: MMC Receive ICMP Error Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxicmp_err_octets counter reaches
              half of the maximum value or the maximum value.
            index: 29
            width: 1
            read: true
            write: true
          - name: RXICMPGOIM
            description: MMC Receive ICMP Good Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxicmp_gd_octets counter reaches
              half of the maximum value or the maximum value.
            index: 28
            width: 1
            read: true
            write: true
          - name: RXTCPEROIM
            description: MMC Receive TCP Error Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxtcp_err_octets counter reaches
              half of the maximum value or the maximum value.
            index: 27
            width: 1
            read: true
            write: true
          - name: RXTCPGOIM
            description: MMC Receive TCP Good Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxtcp_gd_octets counter reaches
              half of the maximum value or the maximum value.
            index: 26
            width: 1
            read: true
            write: true
          - name: RXUDPEROIM
            description: MMC Receive UDP Good Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxudp_err_octets counter reaches
              half of the maximum value or the maximum value.
            index: 25
            width: 1
            read: true
            write: true
          - name: RXUDPGOIM
            description: MMC Receive IPV6 No Payload Octet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxudp_gd_octets counter
              reaches half of the maximum value or the maximum value.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXIPV6NOPAYOIM
            description: MMC Receive IPV6 Header Error Octet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv6_nopay_octets counter
              reaches half of the maximum value or the maximum value.
            index: 23
            width: 1
            read: true
            write: true
          - name: RXIPV6HEROIM
            description: MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxipv6_hdrerr_octets counter reaches
              half of the maximum value or the maximum value.
            index: 22
            width: 1
            read: true
            write: true
          - name: RXIPV6GOIM
            description: MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxipv6_gd_octets counter reaches
              half of the maximum value or the maximum value.
            index: 21
            width: 1
            read: true
            write: true
          - name: RXIPV4UDSBLOIM
            description: MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt
              Mask Setting this bit masks the interrupt when the rxipv4_udsbl_octets
              counter reaches half of the maximum value or the maximum value.
            index: 20
            width: 1
            read: true
            write: true
          - name: RXIPV4FRAGOIM
            description: MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv4_frag_octets counter
              reaches half of the maximum value or the maximum value.
            index: 19
            width: 1
            read: true
            write: true
          - name: RXIPV4NOPAYOIM
            description: MMC Receive IPV4 No Payload Octet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv4_nopay_octets counter
              reaches half of the maximum value or the maximum value.
            index: 18
            width: 1
            read: true
            write: true
          - name: RXIPV4HEROIM
            description: MMC Receive IPV4 Header Error Octet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv4_hdrerr_octets counter
              reaches half of the maximum value or the maximum value.
            index: 17
            width: 1
            read: true
            write: true
          - name: RXIPV4GOIM
            description: MMC Receive IPV4 Good Octet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxipv4_gd_octets counter reaches
              half of the maximum value or the maximum value.
            index: 16
            width: 1
            read: true
            write: true
          - name: RXICMPERPIM
            description: MMC Receive ICMP Error Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxicmp_err_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 13
            width: 1
            read: true
            write: true
          - name: RXICMPGPIM
            description: MMC Receive ICMP Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxicmp_gd_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 12
            width: 1
            read: true
            write: true
          - name: RXTCPERPIM
            description: MMC Receive TCP Error Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxtcp_err_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 11
            width: 1
            read: true
            write: true
          - name: RXTCPGPIM
            description: MMC Receive TCP Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxtcp_gd_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 10
            width: 1
            read: true
            write: true
          - name: RXUDPERPIM
            description: MMC Receive UDP Error Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxudp_err_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 9
            width: 1
            read: true
            write: true
          - name: RXUDPGPIM
            description: MMC Receive UDP Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxudp_gd_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 8
            width: 1
            read: true
            write: true
          - name: RXIPV6NOPAYPIM
            description: MMC Receive IPV6 No Payload Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv6_nopay_pkts counter
              reaches half of the maximum value or the maximum value.
            index: 7
            width: 1
            read: true
            write: true
          - name: RXIPV6HERPIM
            description: MMC Receive IPV6 Header Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv6_hdrerr_pkts counter
              reaches half of the maximum value or the maximum value.
            index: 6
            width: 1
            read: true
            write: true
          - name: RXIPV6GPIM
            description: MMC Receive IPV6 Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxipv6_gd_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 5
            width: 1
            read: true
            write: true
          - name: RXIPV4UDSBLPIM
            description: MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt
              Mask Setting this bit masks the interrupt when the rxipv4_udsbl_pkts
              counter reaches half of the maximum value or the maximum value.
            index: 4
            width: 1
            read: true
            write: true
          - name: RXIPV4FRAGPIM
            description: MMC Receive IPV4 Fragmented Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv4_frag_pkts counter
              reaches half of the maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXIPV4NOPAYPIM
            description: MMC Receive IPV4 No Payload Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv4_nopay_pkts counter
              reaches half of the maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: true
          - name: RXIPV4HERPIM
            description: MMC Receive IPV4 Header Error Packet Counter Interrupt Mask
              Setting this bit masks the interrupt when the rxipv4_hdrerr_pkts counter
              reaches half of the maximum value or the maximum value.
            index: 1
            width: 1
            read: true
            write: true
          - name: RXIPV4GPIM
            description: MMC Receive IPV4 Good Packet Counter Interrupt Mask Setting
              this bit masks the interrupt when the rxipv4_gd_pkts counter reaches
              half of the maximum value or the maximum value.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_MMC_IPC_RX_INTERRUPT
        type: uint32_t
        expected_size: 4
        expected_offset: 2056
        description: (read-write) MMC IPC Receive Interrupt
        fields:
          - name: RXICMPEROIS
            description: MMC Receive ICMP Error Octet Counter Interrupt Status This
              bit is set when the rxicmp_err_octets counter reaches half of the maximum
              value or the maximum value.
            index: 29
            width: 1
            read: true
            write: false
          - name: RXICMPGOIS
            description: MMC Receive ICMP Good Octet Counter Interrupt Status This
              bit is set when the rxicmp_gd_octets counter reaches half of the maximum
              value or the maximum value.
            index: 28
            width: 1
            read: true
            write: false
          - name: RXTCPEROIS
            description: MMC Receive TCP Error Octet Counter Interrupt Status This
              bit is set when the rxtcp_err_octets counter reaches half of the maximum
              value or the maximum value.
            index: 27
            width: 1
            read: true
            write: false
          - name: RXTCPGOIS
            description: MMC Receive TCP Good Octet Counter Interrupt Status This
              bit is set when the rxtcp_gd_octets counter reaches half of the maximum
              value or the maximum value.
            index: 26
            width: 1
            read: true
            write: false
          - name: RXUDPEROIS
            description: MMC Receive UDP Error Octet Counter Interrupt Status This
              bit is set when the rxudp_err_octets counter reaches half of the maximum
              value or the maximum value.
            index: 25
            width: 1
            read: true
            write: false
          - name: RXUDPGOIS
            description: MMC Receive UDP Good Octet Counter Interrupt Status This
              bit is set when the rxudp_gd_octets counter reaches half of the maximum
              value or the maximum value.
            index: 24
            width: 1
            read: true
            write: false
          - name: RXIPV6NOPAYOIS
            description: MMC Receive IPV6 No Payload Octet Counter Interrupt Status
              This bit is set when the rxipv6_nopay_octets counter reaches half of
              the maximum value or the maximum value.
            index: 23
            width: 1
            read: true
            write: false
          - name: RXIPV6HEROIS
            description: MMC Receive IPV6 Header Error Octet Counter Interrupt Status
              This bit is set when the rxipv6_hdrerr_octets counter reaches half of
              the maximum value or the maximum value.
            index: 22
            width: 1
            read: true
            write: false
          - name: RXIPV6GOIS
            description: MMC Receive IPV6 Good Octet Counter Interrupt Status This
              bit is set when the rxipv6_gd_octets counter reaches half of the maximum
              value or the maximum value.
            index: 21
            width: 1
            read: true
            write: false
          - name: RXIPV4UDSBLOIS
            description: MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt
              Status This bit is set when the rxipv4_udsbl_octets counter reaches
              half of the maximum value or the maximum value.
            index: 20
            width: 1
            read: true
            write: false
          - name: RXIPV4FRAGOIS
            description: MMC Receive IPV4 Fragmented Octet Counter Interrupt Status
              This bit is set when the rxipv4_frag_octets counter reaches half of
              the maximum value or the maximum value.
            index: 19
            width: 1
            read: true
            write: false
          - name: RXIPV4NOPAYOIS
            description: MMC Receive IPV4 No Payload Octet Counter Interrupt Status
              This bit is set when the rxipv4_nopay_octets counter reaches half of
              the maximum value or the maximum value.
            index: 18
            width: 1
            read: true
            write: false
          - name: RXIPV4HEROIS
            description: MMC Receive IPV4 Header Error Octet Counter Interrupt Status
              This bit is set when the rxipv4_hdrerr_octets counter reaches half of
              the maximum value or the maximum value.
            index: 17
            width: 1
            read: true
            write: false
          - name: RXIPV4GOIS
            description: MMC Receive IPV4 Good Octet Counter Interrupt Status This
              bit is set when the rxipv4_gd_octets counter reaches half of the maximum
              value or the maximum value.
            index: 16
            width: 1
            read: true
            write: false
          - name: RXICMPERPIS
            description: MMC Receive ICMP Error Packet Counter Interrupt Status This
              bit is set when the rxicmp_err_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 13
            width: 1
            read: true
            write: false
          - name: RXICMPGPIS
            description: MMC Receive ICMP Good Packet Counter Interrupt Status This
              bit is set when the rxicmp_gd_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 12
            width: 1
            read: true
            write: false
          - name: RXTCPERPIS
            description: MMC Receive TCP Error Packet Counter Interrupt Status This
              bit is set when the rxtcp_err_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 11
            width: 1
            read: true
            write: false
          - name: RXTCPGPIS
            description: MMC Receive TCP Good Packet Counter Interrupt Status This
              bit is set when the rxtcp_gd_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 10
            width: 1
            read: true
            write: false
          - name: RXUDPERPIS
            description: MMC Receive UDP Error Packet Counter Interrupt Status This
              bit is set when the rxudp_err_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 9
            width: 1
            read: true
            write: false
          - name: RXUDPGPIS
            description: MC Receive UDP Good Packet Counter Interrupt Status This
              bit is set when the rxudp_gd_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 8
            width: 1
            read: true
            write: false
          - name: RXIPV6NOPAYPIS
            description: MMC Receive IPV6 No Payload Packet Counter Interrupt Status
              This bit is set when the rxipv6_nopay_pkts counter reaches half of the
              maximum value or the maximum value.
            index: 7
            width: 1
            read: true
            write: false
          - name: RXIPV6HERPIS
            description: MMC Receive IPV6 Header Error Packet Counter Interrupt Status
              This bit is set when the rxipv6_hdrerr_pkts counter reaches half of
              the maximum value or the maximum value.
            index: 6
            width: 1
            read: true
            write: false
          - name: RXIPV6GPIS
            description: MMC Receive IPV6 Good Packet Counter Interrupt Status This
              bit is set when the rxipv6_gd_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 5
            width: 1
            read: true
            write: false
          - name: RXIPV4UDSBLPIS
            description: MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt
              Status This bit is set when the rxipv4_udsbl_pkts counter reaches half
              of the maximum value or the maximum value.
            index: 4
            width: 1
            read: true
            write: false
          - name: RXIPV4FRAGPIS
            description: MMC Receive IPV4 Fragmented Packet Counter Interrupt Status
              This bit is set when the rxipv4_frag_pkts counter reaches half of the
              maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: false
          - name: RXIPV4NOPAYPIS
            description: MMC Receive IPV4 No Payload Packet Counter Interrupt Status
              This bit is set when the rxipv4_nopay_pkts counter reaches half of the
              maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: false
          - name: RXIPV4HERPIS
            description: MMC Receive IPV4 Header Error Packet Counter Interrupt Status
              This bit is set when the rxipv4_hdrerr_pkts counter reaches half of
              the maximum value or the maximum value.
            index: 1
            width: 1
            read: true
            write: false
          - name: RXIPV4GPIS
            description: MMC Receive IPV4 Good Packet Counter Interrupt Status This
              bit is set when the rxipv4_gd_pkts counter reaches half of the maximum
              value or the maximum value.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_RXIPV4_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2064
        description: (read-write) Good IPv4 Datagrams Received
        fields:
          - name: RXIPV4GDPKT
            description: RxIPv4 Good Packets This field indicates the number of good
              IPv4 datagrams received with the TCP, UDP, or ICMP payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_HEADER_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2068
        description: (read-write) IPv4 Datagrams Received with Header Errors
        fields:
          - name: RXIPV4HDRERRPKT
            description: RxIPv4 Header Error Packets This field indicates the number
              of IPv4 datagrams received with header (checksum, length, or version
              mismatch) errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_NO_PAYLOAD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2072
        description: (read-write) IPv4 Datagrams Received with No Payload
        fields:
          - name: RXIPV4NOPAYPKT
            description: RxIPv4 Payload Packets This field indicates the number of
              IPv4 datagram packets received that did not have a TCP, UDP, or ICMP
              payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_FRAGMENTED_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2076
        description: (read-write) IPv4 Datagrams Received with Fragmentation
        fields:
          - name: RXIPV4FRAGPKT
            description: RxIPv4 Fragmented Packets This field indicates the number
              of good IPv4 datagrams received with fragmentation.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2080
        description: (read-write) IPv4 Datagrams Received with UDP Checksum Disabled
        fields:
          - name: RXIPV4UDSBLPKT
            description: RxIPv4 UDP Checksum Disabled Packets This field indicates
              the number of good IPv4 datagrams received that had a UDP payload with
              checksum disabled.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV6_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2084
        description: (read-write) Good IPv6 Datagrams Received
        fields:
          - name: RXIPV6GDPKT
            description: RxIPv6 Good Packets This field indicates the number of good
              IPv6 datagrams received with the TCP, UDP, or ICMP payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV6_HEADER_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2088
        description: (read-write) IPv6 Datagrams Received with Header Errors
        fields:
          - name: RXIPV6HDRERRPKT
            description: RxIPv6 Header Error Packets This field indicates the number
              of IPv6 datagrams received with header (length or version mismatch)
              errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV6_NO_PAYLOAD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2092
        description: (read-write) IPv6 Datagrams Received with No Payload
        fields:
          - name: RXIPV6NOPAYPKT
            description: RxIPv6 Payload Packets This field indicates the number of
              IPv6 datagram packets received that did not have a TCP, UDP, or ICMP
              payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXUDP_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2096
        description: (read-write) IPv6 Datagrams Received with Good UDP
        fields:
          - name: RXUDPGDPKT
            description: RxUDP Good Packets This field indicates the number of good
              IP datagrams received with a good UDP payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXUDP_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2100
        description: (read-write) IPv6 Datagrams Received with UDP Checksum Error
        fields:
          - name: RXUDPERRPKT
            description: RxUDP Error Packets This field indicates the number of good
              IP datagrams received whose UDP payload has a checksum error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXTCP_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2104
        description: (read-write) IPv6 Datagrams Received with Good TCP Payload
        fields:
          - name: RXTCPGDPKT
            description: RxTCP Good Packets This field indicates the number of good
              IP datagrams received with a good TCP payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXTCP_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2108
        description: (read-write) IPv6 Datagrams Received with TCP Checksum Error
        fields:
          - name: RXTCPERRPKT
            description: RxTCP Error Packets This field indicates the number of good
              IP datagrams received whose TCP payload has a checksum error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXICMP_GOOD_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2112
        description: (read-write) IPv6 Datagrams Received with Good ICMP Payload
        fields:
          - name: RXICMPGDPKT
            description: RxICMP Good Packets This field indicates the number of good
              IP datagrams received with a good ICMP payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXICMP_ERROR_PACKETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2116
        description: (read-write) IPv6 Datagrams Received with ICMP Checksum Error
        fields:
          - name: RXICMPERRPKT
            description: RxICMP Error Packets This field indicates the number of good
              IP datagrams received whose ICMP payload has a checksum error.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_GOOD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2128
        description: (read-write) Good Bytes Received in IPv4 Datagrams
        fields:
          - name: RXIPV4GDOCT
            description: RxIPv4 Good Octets This field indicates the number of bytes
              received in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_HEADER_ERROR_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2132
        description: (read-write) Bytes Received in IPv4 Datagrams with Header Errors
        fields:
          - name: RXIPV4HDRERROCT
            description: RxIPv4 Header Error Octets This field indicates the number
              of bytes received in IPv4 datagrams with header errors (checksum, length,
              version mismatch).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_NO_PAYLOAD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2136
        description: (read-write) Bytes Received in IPv4 Datagrams with No Payload
        fields:
          - name: RXIPV4NOPAYOCT
            description: RxIPv4 Payload Octets This field indicates the number of
              bytes received in IPv4 datagrams that did not have a TCP, UDP, or ICMP
              payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_FRAGMENTED_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2140
        description: (read-write) Bytes Received in Fragmented IPv4 Datagrams
        fields:
          - name: RXIPV4FRAGOCT
            description: RxIPv4 Fragmented Octets This field indicates the number
              of bytes received in fragmented IPv4 datagrams.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2144
        description: (read-write) Bytes Received with UDP Checksum Disabled
        fields:
          - name: RXIPV4UDSBLOCT
            description: RxIPv4 UDP Checksum Disable Octets This field indicates the
              number of bytes received in a UDP segment that had the UDP checksum
              disabled.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV6_GOOD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2148
        description: (read-write) Bytes Received in Good IPv6 Datagrams
        fields:
          - name: RXIPV6GDOCT
            description: RxIPv6 Good Octets This field indicates the number of bytes
              received in good IPv6 datagrams encapsulating TCP, UDP, or ICMP data.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV6_HEADER_ERROR_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2152
        description: (read-write) Bytes Received in IPv6 Datagrams with Data Errors
        fields:
          - name: RXIPV6HDRERROCT
            description: RxIPv6 Header Error Octets This field indicates the number
              of bytes received in IPv6 datagrams with header errors (length, version
              mismatch).
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXIPV6_NO_PAYLOAD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2156
        description: (read-write) Bytes Received in IPv6 Datagrams with No Payload
        fields:
          - name: RXIPV6NOPAYOCT
            description: RxIPv6 Payload Octets This field indicates the number of
              bytes received in IPv6 datagrams that did not have a TCP, UDP, or ICMP
              payload.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXUDP_GOOD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2160
        description: (read-write) Bytes Received in Good UDP Segment
        fields:
          - name: RXUDPGDOCT
            description: RxUDP Good Octets This field indicates the number of bytes
              received in a good UDP segment.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXUDP_ERROR_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2164
        description: (read-write) Bytes Received in UDP Segment with Checksum Errors
        fields:
          - name: RXUDPERROCT
            description: RxUDP Error Octets This field indicates the number of bytes
              received in a UDP segment that had checksum errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXTCP_GOOD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2168
        description: (read-write) Bytes Received in Good TCP Segment
        fields:
          - name: RXTCPGDOCT
            description: RxTCP Good Octets This field indicates the number of bytes
              received in a good TCP segment.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXTCP_ERROR_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2172
        description: (read-write) Bytes Received in TCP Segment with Checksum Errors
        fields:
          - name: RXTCPERROCT
            description: RxTCP Error Octets This field indicates the number of bytes
              received in a TCP segment that had checksum errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXICMP_GOOD_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2176
        description: (read-write) Bytes Received in Good ICMP Segment
        fields:
          - name: RXICMPGDOCT
            description: RxICMP Good Octets This field indicates the number of bytes
              received in a good ICMP segment.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_RXICMP_ERROR_OCTETS
        type: uint32_t
        expected_size: 4
        expected_offset: 2180
        description: (read-write) Bytes Received in ICMP Segment with Checksum Errors
        fields:
          - name: RXICMPERROCT
            description: RxICMP Error Octets This field indicates the number of bytes
              received in a ICMP segment that had checksum errors.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_FPE_TX_INTERRUPT
        type: uint32_t
        expected_size: 4
        expected_offset: 2208
        description: (read-write) MMC FPE Transmit Interrupt
        fields:
          - name: HRCIS
            description: MMC Tx Hold Request Counter Interrupt Status This bit is
              set when the Tx_Hold_Req_Cntr counter reaches half of the maximum value
              or the maximum value.
            index: 1
            width: 1
            read: true
            write: false
          - name: FCIS
            description: MMC Tx FPE Fragment Counter Interrupt status This bit is
              set when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_MMC_FPE_TX_INTERRUPT_MASK
        type: uint32_t
        expected_size: 4
        expected_offset: 2212
        description: (read-write) MMC FPE Transmit Mask Interrupt
        fields:
          - name: HRCIM
            description: MMC Transmit Hold Request Counter Interrupt Mask Setting
              this bit masks the interrupt when the Tx_Hold_Req_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 1
            width: 1
            read: true
            write: true
          - name: FCIM
            description: MMC Transmit Fragment Counter Interrupt Mask Setting this
              bit masks the interrupt when the Tx_FPE_Fragment_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_MMC_TX_FPE_FRAGMENT_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2216
        description: (read-write) MMC FPE Transmitted Fragment Counter
        fields:
          - name: TXFFC
            description: Tx FPE Fragment counter This field indicates the number of
              additional mPackets that has been transmitted due to preemption Exists
              when any one of the RX/TX MMC counters are enabled during FPE Enabled
              configuration.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_TX_HOLD_REQ_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2220
        description: (read-write) MMC FPE Transmitted Hold Request Counter
        fields:
          - name: TXHRC
            description: Tx Hold Request Counter This field indicates count of number
              of a hold request is given to MAC.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_FPE_RX_INTERRUPT
        type: uint32_t
        expected_size: 4
        expected_offset: 2240
        description: (read-write) MMC FPE Receive Interrupt
        fields:
          - name: FCIS
            description: MMC Rx FPE Fragment Counter Interrupt Status This bit is
              set when the Rx_FPE_Fragment_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 3
            width: 1
            read: true
            write: false
          - name: PAOCIS
            description: MMC Rx Packet Assembly OK Counter Interrupt Status This bit
              is set when the Rx_Packet_Assemble_Ok_Cntr counter reaches half of the
              maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: false
          - name: PSECIS
            description: MMC Rx Packet SMD Error Counter Interrupt Status This bit
              is set when the Rx_Packet_SMD_Err_Cntr counter reaches half of the maximum
              value or the maximum value.
            index: 1
            width: 1
            read: true
            write: false
          - name: PAECIS
            description: MMC Rx Packet Assembly Error Counter Interrupt Status This
              bit is set when the Rx_Packet_Assemble_Err_Cntr counter reaches half
              of the maximum value or the maximum value.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_MMC_FPE_RX_INTERRUPT_MASK
        type: uint32_t
        expected_size: 4
        expected_offset: 2244
        description: (read-write) MMC FPE Receive Interrupt Mask
        fields:
          - name: FCIM
            description: MMC Rx FPE Fragment Counter Interrupt Mask Setting this bit
              masks the interrupt when the Tx_FPE_Fragment_Cntr counter reaches half
              of the maximum value or the maximum value.
            index: 3
            width: 1
            read: true
            write: true
          - name: PAOCIM
            description: MMC Rx Packet Assembly OK Counter Interrupt Mask Setting
              this bit masks the interrupt when the Rx_Packet_Assemble_Ok_Cntr counter
              reaches half of the maximum value or the maximum value.
            index: 2
            width: 1
            read: true
            write: true
          - name: PSECIM
            description: MMC Rx Packet SMD Error Counter Interrupt Mask Setting this
              bit masks the interrupt when the R Rx_Packet_SMD_Err_Cntr counter reaches
              half of the maximum value or the maximum value.
            index: 1
            width: 1
            read: true
            write: true
          - name: PAECIM
            description: MMC Rx Packet Assembly Error Counter Interrupt Mask Setting
              this bit masks the interrupt when the R Rx_Packet_Assemble_Err_Cntr
              counter reaches half of the maximum value or the maximum value.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2248
        description: (read-write) MMC Receive Packet Reassembly Error Counter
        fields:
          - name: PAEC
            description: Rx Packet Assembly Error Counter This field indicates the
              number of MAC frames with reassembly errors on the Receiver, due to
              mismatch in the Fragment Count value.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_RX_PACKET_SMD_ERR_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2252
        description: (read-write) MMC Receive Packet SMD Error Counter
        fields:
          - name: PSEC
            description: Rx Packet SMD Error Counter This field indicates the number
              of MAC frames rejected due to unknown SMD value and MAC frame fragments
              rejected due to arriving with an SMD-C when there was no preceding preempted
              frame.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_RX_PACKET_ASSEMBLY_OK_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2256
        description: (read-write) MMC Receive Packet Successful Reassembly Counter
        fields:
          - name: PAOC
            description: Rx Packet Assembly OK Counter This field indicates the number
              of MAC frames that were successfully reassembled and delivered to MAC.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_MMC_RX_FPE_FRAGMENT_CNTR
        type: uint32_t
        expected_size: 4
        expected_offset: 2260
        description: (read-write) MMC FPE Received Fragment Counter
        fields:
          - name: FFC
            description: Rx FPE Fragment Counter This field indicates the number of
              additional mPackets received due to preemption Exists when at least
              one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_L3_L4_CONTROL0
        type: uint32_t
        expected_size: 4
        expected_offset: 2304
        description: (read-write) Layer 3 and Layer 4 Control of Filter 0
        fields:
          - name: DMCHEN0
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN0
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM0
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM0
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM0
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM0
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN0
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM0
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM0
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM0
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM0
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM0
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM0
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN0
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS0
        type: uint32_t
        expected_size: 4
        expected_offset: 2308
        description: (read-write) Layer 4 Address 0
        fields:
          - name: L4DP0
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP0
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG0
        type: uint32_t
        expected_size: 4
        expected_offset: 2320
        description: (read-write) Layer 3 Address 0 Register 0
        fields:
          - name: L3A00
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG0
        type: uint32_t
        expected_size: 4
        expected_offset: 2324
        description: (read-write) Layer 3 Address 1 Register 0
        fields:
          - name: L3A10
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG0
        type: uint32_t
        expected_size: 4
        expected_offset: 2328
        description: (read-write) Layer 3 Address 2 Register 0
        fields:
          - name: L3A20
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG0
        type: uint32_t
        expected_size: 4
        expected_offset: 2332
        description: (read-write) Layer 3 Address 3 Register 0
        fields:
          - name: L3A30
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL1
        type: uint32_t
        expected_size: 4
        expected_offset: 2352
        description: (read-write) Layer 3 and Layer 4 Control of Filter 1
        fields:
          - name: DMCHEN1
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN1
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM1
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM1
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM1
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM1
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN1
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM1
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM1
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM1
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM1
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM1
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM1
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN1
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS1
        type: uint32_t
        expected_size: 4
        expected_offset: 2356
        description: (read-write) Layer 4 Address 0
        fields:
          - name: L4DP1
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP1
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG1
        type: uint32_t
        expected_size: 4
        expected_offset: 2368
        description: (read-write) Layer 3 Address 0 Register 1
        fields:
          - name: L3A01
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG1
        type: uint32_t
        expected_size: 4
        expected_offset: 2372
        description: (read-write) Layer 3 Address 1 Register 1
        fields:
          - name: L3A11
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG1
        type: uint32_t
        expected_size: 4
        expected_offset: 2376
        description: (read-write) Layer 3 Address 2 Register 1
        fields:
          - name: L3A21
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG1
        type: uint32_t
        expected_size: 4
        expected_offset: 2380
        description: (read-write) Layer 3 Address 3 Register 1
        fields:
          - name: L3A31
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL2
        type: uint32_t
        expected_size: 4
        expected_offset: 2400
        description: (read-write) Layer 3 and Layer 4 Control of Filter 2
        fields:
          - name: DMCHEN2
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN2
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM2
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM2
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM2
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM2
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN2
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM2
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM2
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM2
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM2
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM2
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM2
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN2
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS2
        type: uint32_t
        expected_size: 4
        expected_offset: 2404
        description: (read-write) Layer 4 Address 2
        fields:
          - name: L4DP2
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP2
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG2
        type: uint32_t
        expected_size: 4
        expected_offset: 2416
        description: (read-write) Layer 3 Address 0 Register 2
        fields:
          - name: L3A02
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG2
        type: uint32_t
        expected_size: 4
        expected_offset: 2420
        description: (read-write) Layer 3 Address 0 Register 2
        fields:
          - name: L3A12
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG2
        type: uint32_t
        expected_size: 4
        expected_offset: 2424
        description: (read-write) Layer 3 Address 2 Register 2
        fields:
          - name: L3A22
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG2
        type: uint32_t
        expected_size: 4
        expected_offset: 2428
        description: (read-write) Layer 3 Address 3 Register 2
        fields:
          - name: L3A32
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL3
        type: uint32_t
        expected_size: 4
        expected_offset: 2448
        description: (read-write) Layer 3 and Layer 4 Control of Filter 3
        fields:
          - name: DMCHEN3
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN3
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM3
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM3
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM3
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM3
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN3
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM3
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM3
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM3
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM3
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM3
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM3
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN3
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS3
        type: uint32_t
        expected_size: 4
        expected_offset: 2452
        description: (read-write) Layer 4 Address 3
        fields:
          - name: L4DP3
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP3
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG3
        type: uint32_t
        expected_size: 4
        expected_offset: 2464
        description: (read-write) Layer 3 Address 0 Register 3
        fields:
          - name: L3A03
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG3
        type: uint32_t
        expected_size: 4
        expected_offset: 2468
        description: (read-write) Layer 3 Address 1 Register 3
        fields:
          - name: L3A13
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG3
        type: uint32_t
        expected_size: 4
        expected_offset: 2472
        description: (read-write) Layer 3 Address 2 Register 3
        fields:
          - name: L3A23
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG3
        type: uint32_t
        expected_size: 4
        expected_offset: 2476
        description: (read-write) Layer 3 Address 3 Register 3
        fields:
          - name: L3A33
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL4
        type: uint32_t
        expected_size: 4
        expected_offset: 2496
        description: (read-write) Layer 3 and Layer 4 Control of Filter 4
        fields:
          - name: DMCHEN4
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN4
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM4
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM4
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM4
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM4
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN4
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM4
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM4
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM4
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM4
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM4
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM4
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN4
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS4
        type: uint32_t
        expected_size: 4
        expected_offset: 2500
        description: (read-write) Layer 4 Address 4
        fields:
          - name: L4DP4
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP4
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG4
        type: uint32_t
        expected_size: 4
        expected_offset: 2512
        description: (read-write) Layer 3 Address 0 Register 4
        fields:
          - name: L3A04
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG4
        type: uint32_t
        expected_size: 4
        expected_offset: 2516
        description: (read-write) Layer 3 Address 1 Register 4
        fields:
          - name: L3A14
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG4
        type: uint32_t
        expected_size: 4
        expected_offset: 2520
        description: (read-write) Layer 3 Address 2 Register 4
        fields:
          - name: L3A24
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG4
        type: uint32_t
        expected_size: 4
        expected_offset: 2524
        description: (read-write) Layer 3 Address 3 Register 4
        fields:
          - name: L3A34
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL5
        type: uint32_t
        expected_size: 4
        expected_offset: 2544
        description: (read-write) Layer 3 and Layer 4 Control of Filter 5
        fields:
          - name: DMCHEN5
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN5
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM5
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM5
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM5
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM5
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN5
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM5
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM5
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM5
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM5
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM5
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM5
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN5
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS5
        type: uint32_t
        expected_size: 4
        expected_offset: 2548
        description: (read-write) Layer 4 Address 5
        fields:
          - name: L4DP5
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP5
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG5
        type: uint32_t
        expected_size: 4
        expected_offset: 2560
        description: (read-write) Layer 3 Address 0 Register 5
        fields:
          - name: L3A05
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG5
        type: uint32_t
        expected_size: 4
        expected_offset: 2564
        description: (read-write) Layer 3 Address 1 Register 5
        fields:
          - name: L3A15
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG5
        type: uint32_t
        expected_size: 4
        expected_offset: 2568
        description: (read-write) Layer 3 Address 2 Register 5
        fields:
          - name: L3A25
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG5
        type: uint32_t
        expected_size: 4
        expected_offset: 2572
        description: (read-write) Layer 3 Address 3 Register 5
        fields:
          - name: L3A35
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL6
        type: uint32_t
        expected_size: 4
        expected_offset: 2592
        description: (read-write) Layer 3 and Layer 4 Control of Filter 6
        fields:
          - name: DMCHEN6
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN6
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM6
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM6
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM6
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM6
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN6
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM6
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM6
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM6
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM6
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM6
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM6
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN6
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS6
        type: uint32_t
        expected_size: 4
        expected_offset: 2596
        description: (read-write) Layer 4 Address 6
        fields:
          - name: L4DP6
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP6
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG6
        type: uint32_t
        expected_size: 4
        expected_offset: 2608
        description: (read-write) Layer 3 Address 0 Register 6
        fields:
          - name: L3A06
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG6
        type: uint32_t
        expected_size: 4
        expected_offset: 2612
        description: (read-write) Layer 3 Address 1 Register 6
        fields:
          - name: L3A16
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG6
        type: uint32_t
        expected_size: 4
        expected_offset: 2616
        description: (read-write) Layer 3 Address 2 Register 6
        fields:
          - name: L3A26
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG6
        type: uint32_t
        expected_size: 4
        expected_offset: 2620
        description: (read-write) Layer 3 Address 3 Register 6
        fields:
          - name: L3A36
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_L3_L4_CONTROL7
        type: uint32_t
        expected_size: 4
        expected_offset: 2640
        description: (read-write) Layer 3 and Layer 4 Control of Filter 0
        fields:
          - name: DMCHEN7
            description: DMA Channel Select Enable When set, this bit enables the
              selection of the DMA channel number for the packet that is passed by
              this L3_L4 filter.
            index: 28
            width: 1
            read: true
            write: true
          - name: DMCHN7
            description: DMA Channel Number When DMCHEN is set high, this field selects
              the DMA Channel number to which the packet passed by this filter is
              routed.
            index: 24
            width: 3
            read: true
            write: true
          - name: L4DPIM7
            description: Layer 4 Destination Port Inverse Match Enable When this bit
              is set, the Layer 4 Destination Port number field is enabled for inverse
              matching.
            index: 21
            width: 1
            read: true
            write: true
          - name: L4DPM7
            description: Layer 4 Destination Port Match Enable When this bit is set,
              the Layer 4 Destination Port number field is enabled for matching.
            index: 20
            width: 1
            read: true
            write: true
          - name: L4SPIM7
            description: Layer 4 Source Port Inverse Match Enable When this bit is
              set, the Layer 4 Source Port number field is enabled for inverse matching.
            index: 19
            width: 1
            read: true
            write: true
          - name: L4SPM7
            description: Layer 4 Source Port Match Enable When this bit is set, the
              Layer 4 Source Port number field is enabled for matching.
            index: 18
            width: 1
            read: true
            write: true
          - name: L4PEN7
            description: Layer 4 Protocol Enable When this bit is set, the Source
              and Destination Port number fields of UDP packets are used for matching.
            index: 16
            width: 1
            read: true
            write: true
          - name: L3HDBM7
            description: 'Layer 3 IP DA Higher Bits Match IPv4 Packets: This field
              contains the number of higher bits of IP Destination Address that are
              matched in the IPv4 packets.'
            index: 11
            width: 5
            read: true
            write: true
          - name: L3HSBM7
            description: 'Layer 3 IP SA Higher Bits Match IPv4 Packets: This field
              contains the number of lower bits of IP Source Address that are masked
              for matching in the IPv4 packets.'
            index: 6
            width: 5
            read: true
            write: true
          - name: L3DAIM7
            description: Layer 3 IP DA Inverse Match Enable When this bit is set,
              the Layer 3 IP Destination Address field is enabled for inverse matching.
            index: 5
            width: 1
            read: true
            write: true
          - name: L3DAM7
            description: Layer 3 IP DA Match Enable When this bit is set, the Layer
              3 IP Destination Address field is enabled for matching.
            index: 4
            width: 1
            read: true
            write: true
          - name: L3SAIM7
            description: Layer 3 IP SA Inverse Match Enable When this bit is set,
              the Layer 3 IP Source Address field is enabled for inverse matching.
            index: 3
            width: 1
            read: true
            write: true
          - name: L3SAM7
            description: Layer 3 IP SA Match Enable When this bit is set, the Layer
              3 IP Source Address field is enabled for matching.
            index: 2
            width: 1
            read: true
            write: true
          - name: L3PEN7
            description: Layer 3 Protocol Enable When this bit is set, the Layer 3
              IP Source or Destination Address matching is enabled for IPv6 packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_LAYER4_ADDRESS7
        type: uint32_t
        expected_size: 4
        expected_offset: 2644
        description: (read-write) Layer 4 Address 7
        fields:
          - name: L4DP7
            description: Layer 4 Destination Port Number Field When the L4PEN0 bit
              is reset and the L4DPM0 bit is set in the MAC_L3_L4_CONTROL0 register,
              this field contains the value to be matched with the TCP Destination
              Port Number field in the IPv4 or IPv6 packets.
            index: 16
            width: 16
            read: true
            write: true
          - name: L4SP7
            description: Layer 4 Source Port Number Field When the L4PEN0 bit is reset
              and the L4SPM0 bit is set in the MAC_L3_L4_CONTROL0 register, this field
              contains the value to be matched with the TCP Source Port Number field
              in the IPv4 or IPv6 packets.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LAYER3_ADDR0_REG7
        type: uint32_t
        expected_size: 4
        expected_offset: 2656
        description: (read-write) Layer 3 Address 0 Register 7
        fields:
          - name: L3A07
            description: Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[31:0] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR1_REG7
        type: uint32_t
        expected_size: 4
        expected_offset: 2660
        description: (read-write) Layer 3 Address 1 Register 7
        fields:
          - name: L3A17
            description: Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[63:32] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR2_REG7
        type: uint32_t
        expected_size: 4
        expected_offset: 2664
        description: (read-write) Layer 3 Address 2 Register 7
        fields:
          - name: L3A27
            description: Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[95:64] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_LAYER3_ADDR3_REG7
        type: uint32_t
        expected_size: 4
        expected_offset: 2668
        description: (read-write) Layer 3 Address 3 Register 7
        fields:
          - name: L3A37
            description: Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are
              set in the MAC_L3_L4_CONTROL0 register, this field contains the value
              to be matched with Bits[127:96] of the IP Source Address field in the
              IPv6 packets.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_TIMESTAMP_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 2816
        description: (read-write) Timestamp Control
        fields:
          - name: AV8021ASMEN
            description: AV 802.
            index: 28
            width: 1
            read: true
            write: true
          - name: TXTSSTSM
            description: Transmit Timestamp Status Mode When this bit is set, the
              MAC overwrites the earlier transmit timestamp status even if it is not
              read by the software.
            index: 24
            width: 1
            read: true
            write: true
          - name: ESTI
            description: 'External System Time Input When this bit is set, the MAC
              uses the external 64-bit reference System Time input for the following:
              - To take the timestamp provided as status - To insert the timestamp
              in transmit PTP packets when One-step Timestamp or Timestamp Offload
              feature is enabled.'
            index: 20
            width: 1
            read: true
            write: true
          - name: CSC
            description: Enable checksum correction during OST for PTP over UDP/IPv4
              packets When this bit is set, the last two bytes of PTP message sent
              over UDP/IPv4 is updated to keep the UDP checksum correct, for changes
              made to origin timestamp and/or correction field as part of one step
              timestamp operation.
            index: 19
            width: 1
            read: true
            write: true
          - name: TSENMACADDR
            description: Enable MAC Address for PTP Packet Filtering When this bit
              is set, the DA MAC address (that matches any MAC Address register) is
              used to filter the PTP packets when PTP is directly sent over Ethernet.
            index: 18
            width: 1
            read: true
            write: true
          - name: SNAPTYPSEL
            description: Select PTP packets for Taking Snapshots These bits, along
              with Bits 15 and 14, decide the set of PTP packet types for which snapshot
              needs to be taken.
            index: 16
            width: 2
            read: true
            write: true
          - name: TSMSTRENA
            description: Enable Snapshot for Messages Relevant to Master When this
              bit is set, the snapshot is taken only for the messages that are relevant
              to the master node.
            index: 15
            width: 1
            read: true
            write: true
          - name: TSEVNTENA
            description: Enable Timestamp Snapshot for Event Messages When this bit
              is set, the timestamp snapshot is taken only for event messages (SYNC,
              Delay_Req, Pdelay_Req, or Pdelay_Resp).
            index: 14
            width: 1
            read: true
            write: true
          - name: TSIPV4ENA
            description: Enable Processing of PTP Packets Sent over IPv4-UDP When
              this bit is set, the MAC receiver processes the PTP packets encapsulated
              in IPv4-UDP packets.
            index: 13
            width: 1
            read: true
            write: true
          - name: TSIPV6ENA
            description: Enable Processing of PTP Packets Sent over IPv6-UDP When
              this bit is set, the MAC receiver processes the PTP packets encapsulated
              in IPv6-UDP packets.
            index: 12
            width: 1
            read: true
            write: true
          - name: TSIPENA
            description: Enable Processing of PTP over Ethernet Packets When this
              bit is set, the MAC receiver processes the PTP packets encapsulated
              directly in the Ethernet packets.
            index: 11
            width: 1
            read: true
            write: true
          - name: TSVER2ENA
            description: Enable PTP Packet Processing for Version 2 Format When this
              bit is set, the IEEE 1588 version 2 format is used to process the PTP
              packets.
            index: 10
            width: 1
            read: true
            write: true
          - name: TSCTRLSSR
            description: Timestamp Digital or Binary Rollover Control When this bit
              is set, the Timestamp Low register rolls over after 0x3B9A_C9FF value
              (that is, 1 nanosecond accuracy) and increments the timestamp (High)
              seconds.
            index: 9
            width: 1
            read: true
            write: true
          - name: TSENALL
            description: Enable Timestamp for All Packets When this bit is set, the
              timestamp snapshot is enabled for all packets received by the MAC.
            index: 8
            width: 1
            read: true
            write: true
          - name: PTGE
            description: Presentation Time Generation Enable When this bit is set
              the Presentation Time generation will be enabled.
            index: 6
            width: 1
            read: true
            write: true
          - name: TSADDREG
            description: Update Addend Register When this bit is set, the content
              of the Timestamp Addend register is updated in the PTP block for fine
              correction.
            index: 5
            width: 1
            read: true
            write: true
          - name: TSUPDT
            description: Update Timestamp When this bit is set, the system time is
              updated (added or subtracted) with the value specified in MAC_System_Time_Seconds_Update
              and MAC_System_Time_Nanoseconds_Update registers.
            index: 3
            width: 1
            read: true
            write: true
          - name: TSINIT
            description: Initialize Timestamp When this bit is set, the system time
              is initialized (overwritten) with the value specified in the MAC_System_Time_Seconds_Update
              and MAC_System_Time_Nanoseconds_Update registers.
            index: 2
            width: 1
            read: true
            write: true
          - name: TSCFUPDT
            description: Fine or Coarse Timestamp Update When this bit is set, the
              Fine method is used to update system timestamp.
            index: 1
            width: 1
            read: true
            write: true
          - name: TSENA
            description: Enable Timestamp When this bit is set, the timestamp is added
              for Transmit and Receive packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_SUB_SECOND_INCREMENT
        type: uint32_t
        expected_size: 4
        expected_offset: 2820
        description: (read-write) Subsecond Increment
        fields:
          - name: SSINC
            description: Sub-second Increment Value The value programmed in this field
              is accumulated every clock cycle (of clk_ptp_i) with the contents of
              the sub-second register.
            index: 16
            width: 8
            read: true
            write: true
          - name: SNSINC
            description: Sub-nanosecond Increment Value This field contains the sub-nanosecond
              increment value, represented in nanoseconds multiplied by 2^8.
            index: 8
            width: 8
            read: true
            write: true
      - name: MAC_SYSTEM_TIME_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2824
        description: (read-write) System Time Seconds
        fields:
          - name: TSS
            description: Timestamp Second The value in this field indicates the current
              value in seconds of the System Time maintained by the MAC.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_SYSTEM_TIME_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2828
        description: (read-write) System Time Nanoseconds
        fields:
          - name: TSSS
            description: Timestamp Sub Seconds The value in this field has the sub-second
              representation of time, with an accuracy of 0.
            index: 0
            width: 31
            read: true
            write: false
      - name: MAC_SYSTEM_TIME_SECONDS_UPDATE
        type: uint32_t
        expected_size: 4
        expected_offset: 2832
        description: (read-write) System Time Seconds Update
        fields:
          - name: TSS
            description: Timestamp Seconds The value in this field is the seconds
              part of the update.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_SYSTEM_TIME_NANOSECONDS_UPDATE
        type: uint32_t
        expected_size: 4
        expected_offset: 2836
        description: (read-write) System Time Nanoseconds Update
        fields:
          - name: ADDSUB
            description: Add or Subtract Time When this bit is set, the time value
              is subtracted with the contents of the update register.
            index: 31
            width: 1
            read: true
            write: true
          - name: TSSS
            description: Timestamp Sub Seconds The value in this field is the sub-seconds
              part of the update.
            index: 0
            width: 31
            read: true
            write: true
      - name: MAC_TIMESTAMP_ADDEND
        type: uint32_t
        expected_size: 4
        expected_offset: 2840
        description: (read-write) Timestamp Addend
        fields:
          - name: TSAR
            description: Timestamp Addend Register This field indicates the 32-bit
              time value to be added to the Accumulator register to achieve time synchronization.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2844
        description: (read-write) System Time - Higher Word Seconds
        fields:
          - name: TSHWR
            description: Timestamp Higher Word Register This field contains the most-significant
              16-bits of timestamp seconds value.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_TIMESTAMP_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 2848
        description: (read-write) Timestamp Status
        fields:
          - name: ATSNS
            description: Number of Auxiliary Timestamp Snapshots This field indicates
              the number of Snapshots available in the FIFO.
            index: 25
            width: 5
            read: true
            write: false
          - name: ATSSTM
            description: Auxiliary Timestamp Snapshot Trigger Missed This bit is set
              when the Auxiliary timestamp snapshot FIFO is full and external trigger
              was set.
            index: 24
            width: 1
            read: true
            write: false
          - name: ATSSTN
            description: Auxiliary Timestamp Snapshot Trigger Identifier These bits
              identify the Auxiliary trigger inputs for which the timestamp available
              in the Auxiliary Snapshot Register is applicable.
            index: 16
            width: 4
            read: true
            write: false
          - name: TXTSSIS
            description: Tx Timestamp Status Interrupt Status In non-EQOS_CORE configurations
              when drop transmit status is enabled in MTL, this bit is set when the
              captured transmit timestamp is updated in the MAC_TX_TIMESTAMP_STATUS_NANOSECONDS
              and MAC_TX_TIMESTAMP_STATUS_SECONDS registers.
            index: 15
            width: 1
            read: true
            write: false
          - name: TSTRGTERR3
            description: Timestamp Target Time Error This bit is set when the latest
              target time programmed in the MAC_PPS3_TARGET_TIME_SECONDS and MAC_PPS3_TARGET_TIME_NANOSECONDS
              registers elapses.
            index: 9
            width: 1
            read: true
            write: false
          - name: TSTARGT3
            description: Timestamp Target Time Reached for Target Time PPS3 When this
              bit is set, it indicates that the value of system time is greater than
              or equal to the value specified in the MAC_PPS3_TARGET_TIME_SECONDS
              and MAC_PPS3_TARGET_TIME_NANOSECONDS registers.
            index: 8
            width: 1
            read: true
            write: false
          - name: TSTRGTERR2
            description: Timestamp Target Time Error This bit is set when the latest
              target time programmed in the MAC_PPS2_TARGET_TIME_SECONDS and MAC_PPS2_TARGET_TIME_NANOSECONDS
              registers elapses.
            index: 7
            width: 1
            read: true
            write: false
          - name: TSTARGT2
            description: Timestamp Target Time Reached for Target Time PPS2 When set,
              this bit indicates that the value of system time is greater than or
              equal to the value specified in the MAC_PPS2_TARGET_TIME_SECONDS and
              MAC_PPS2_TARGET_TIME_NANOSECONDS registers.
            index: 6
            width: 1
            read: true
            write: false
          - name: TSTRGTERR1
            description: Timestamp Target Time Error This bit is set when the latest
              target time programmed in the MAC_PPS1_TARGET_TIME_SECONDS and MAC_PPS1_TARGET_TIME_NANOSECONDS
              registers elapses.
            index: 5
            width: 1
            read: true
            write: false
          - name: TSTARGT1
            description: Timestamp Target Time Reached for Target Time PPS1 When set,
              this bit indicates that the value of system time is greater than or
              equal to the value specified in the MAC_PPS1_TARGET_TIME_SECONDS and
              MAC_PPS1_TARGET_TIME_NANOSECONDS registers.
            index: 4
            width: 1
            read: true
            write: false
          - name: TSTRGTERR0
            description: Timestamp Target Time Error This bit is set when the latest
              target time programmed in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds
              registers elapses.
            index: 3
            width: 1
            read: true
            write: false
          - name: AUXTSTRIG
            description: Auxiliary Timestamp Trigger Snapshot This bit is set high
              when the auxiliary snapshot is written to the FIFO.
            index: 2
            width: 1
            read: true
            write: false
          - name: TSTARGT0
            description: Timestamp Target Time Reached When set, this bit indicates
              that the value of system time is greater than or equal to the value
              specified in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds
              registers.
            index: 1
            width: 1
            read: true
            write: false
          - name: TSSOVF
            description: Timestamp Seconds Overflow When this bit is set, it indicates
              that the seconds value of the timestamp (when supporting version 2 format)
              has overflowed beyond 32'hFFFF_FFFF.
            index: 0
            width: 1
            read: true
            write: false
      - name: MAC_TX_TIMESTAMP_STATUS_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2864
        description: (read-write) Transmit Timestamp Status Nanoseconds
        fields:
          - name: TXTSSMIS
            description: 'Transmit Timestamp Status Missed When this bit is set, it
              indicates one of the following: - The timestamp of the current packet
              is ignored if TXTSSTSM bit of the TIMESTAMP_CONTROL register is reset
              - The timestamp of the previous packet is overwritten with timestamp
              of the current packet if TXTSSTSM bit of the MAC_TIMESTAMP_CONTROL register
              is set.'
            index: 31
            width: 1
            read: true
            write: false
          - name: TXTSSLO
            description: Transmit Timestamp Status Low This field contains the 31
              bits of the Nanoseconds field of the Transmit packet's captured timestamp.
            index: 0
            width: 31
            read: true
            write: false
      - name: MAC_TX_TIMESTAMP_STATUS_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2868
        description: (read-write) Transmit Timestamp Status Seconds
        fields:
          - name: TXTSSHI
            description: Transmit Timestamp Status High This field contains the lower
              32 bits of the Seconds field of Transmit packet's captured timestamp.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_AUXILIARY_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 2880
        description: (read-write) Auxiliary Timestamp Control
        fields:
          - name: ATSEN3
            description: Auxiliary Snapshot 3 Enable This bit controls the capturing
              of Auxiliary Snapshot Trigger 3.
            index: 7
            width: 1
            read: true
            write: true
          - name: ATSEN2
            description: Auxiliary Snapshot 2 Enable This bit controls the capturing
              of Auxiliary Snapshot Trigger 2.
            index: 6
            width: 1
            read: true
            write: true
          - name: ATSEN1
            description: Auxiliary Snapshot 1 Enable This bit controls the capturing
              of Auxiliary Snapshot Trigger 1.
            index: 5
            width: 1
            read: true
            write: true
          - name: ATSEN0
            description: Auxiliary Snapshot 0 Enable This bit controls the capturing
              of Auxiliary Snapshot Trigger 0.
            index: 4
            width: 1
            read: true
            write: true
          - name: ATSFC
            description: Auxiliary Snapshot FIFO Clear When set, this bit resets the
              pointers of the Auxiliary Snapshot FIFO.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_AUXILIARY_TIMESTAMP_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2888
        description: (read-write) Auxiliary Timestamp Nanoseconds
        fields:
          - name: AUXTSLO
            description: Auxiliary Timestamp Contains the lower 31 bits (nanoseconds
              field) of the auxiliary timestamp.
            index: 0
            width: 31
            read: true
            write: false
      - name: MAC_AUXILIARY_TIMESTAMP_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2892
        description: (read-write) Auxiliary Timestamp Seconds
        fields:
          - name: AUXTSHI
            description: Auxiliary Timestamp Contains the lower 32 bits of the Seconds
              field of the auxiliary timestamp.
            index: 0
            width: 32
            read: true
            write: false
      - name: MAC_TIMESTAMP_INGRESS_ASYM_CORR
        type: uint32_t
        expected_size: 4
        expected_offset: 2896
        description: (read-write) Timestamp Ingress Asymmetry Correction
        fields:
          - name: OSTIAC
            description: One-Step Timestamp Ingress Asymmetry Correction This field
              contains the ingress path asymmetry value to be added to correctionField
              of Pdelay_Resp PTP packet.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_TIMESTAMP_EGRESS_ASYM_CORR
        type: uint32_t
        expected_size: 4
        expected_offset: 2900
        description: (read-write) imestamp Egress Asymmetry Correction
        fields:
          - name: OSTEAC
            description: One-Step Timestamp Egress Asymmetry Correction This field
              contains the egress path asymmetry value to be subtracted from correctionField
              of Pdelay_Resp PTP packet.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND
        type: uint32_t
        expected_size: 4
        expected_offset: 2904
        description: (read-write) Timestamp Ingress Correction Nanosecond
        fields:
          - name: TSIC
            description: Timestamp Ingress Correction This field contains the ingress
              path correction value as defined by the Ingress Correction expression.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND
        type: uint32_t
        expected_size: 4
        expected_offset: 2908
        description: (read-write) Timestamp Egress Correction Nanosecond
        fields:
          - name: TSEC
            description: Timestamp Egress Correction This field contains the nanoseconds
              part of the egress path correction value as defined by the Egress Correction
              expression.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC
        type: uint32_t
        expected_size: 4
        expected_offset: 2912
        description: (read-write) Timestamp Ingress Correction Subnanosecond
        fields:
          - name: TSICSNS
            description: Timestamp Ingress Correction, sub-nanoseconds This field
              contains the sub-nanoseconds part of the ingress path correction value
              as defined by the "Ingress Correction" expression.
            index: 8
            width: 8
            read: true
            write: true
      - name: MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC
        type: uint32_t
        expected_size: 4
        expected_offset: 2916
        description: (read-write) Timestamp Egress Correction Subnanosecond
        fields:
          - name: TSECSNS
            description: Timestamp Egress Correction, sub-nanoseconds This field contains
              the sub-nanoseconds part of the egress path correction value as defined
              by the "Egress Correction" expression.
            index: 8
            width: 8
            read: true
            write: true
      - name: MAC_TIMESTAMP_INGRESS_LATENCY
        type: uint32_t
        expected_size: 4
        expected_offset: 2920
        description: (read-write) Timestamp Ingress Latency
        fields:
          - name: ITLNS
            description: Ingress Timestamp Latency, in sub-nanoseconds This register
              holds the average latency in sub-nanoseconds between the input ports
              (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress
              timestamp is taken.
            index: 16
            width: 12
            read: true
            write: false
          - name: ITLSNS
            description: Ingress Timestamp Latency, in nanoseconds This register holds
              the average latency in nanoseconds between the input ports (phy_rxd_i)
              of MAC and the actual point (GMII/MII) where the ingress timestamp is
              taken.
            index: 8
            width: 8
            read: true
            write: false
      - name: MAC_TIMESTAMP_EGRESS_LATENCY
        type: uint32_t
        expected_size: 4
        expected_offset: 2924
        description: (read-write) Timestamp Egress Latency
        fields:
          - name: ETLNS
            description: Egress Timestamp Latency, in nanoseconds This register holds
              the average latency in nanoseconds between the actual point (GMII/MII)
              where the egress timestamp is taken and the output ports (phy_txd_o)
              of the MAC.
            index: 16
            width: 12
            read: true
            write: false
          - name: ETLSNS
            description: Egress Timestamp Latency, in sub-nanoseconds This register
              holds the average latency in sub-nanoseconds between the actual point
              (GMII/MII) where the egress timestamp is taken and the output ports
              (phy_txd_o) of the MAC.
            index: 8
            width: 8
            read: true
            write: false
      - name: MAC_PPS_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 2928
        description: (read-write) PPS Control
        fields:
          - name: MCGREN3
            description: MCGR Mode Enable for PPS3 Output This field enables the 3rd
              PPS instance to operate in PPS or MCGR mode.
            index: 31
            width: 1
            read: true
            write: true
          - name: TRGTMODSEL3
            description: Target Time Register Mode for PPS3 Output This field indicates
              the Target Time registers (MAC_PPS3_TARGET_TIME_SECONDS and MAC_PPS3_TARGET_TIME_NANOSECONDS)
              mode for PPS3 output signal.
            index: 29
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL3
          - name: PPSCMD3
            description: Flexible PPS3 Output Control This field controls the flexible
              PPS3 output (ptp_pps_o[3]) signal.
            index: 24
            width: 4
            read: true
            write: true
          - name: MCGREN2
            description: MCGR Mode Enable for PPS2 Output This field enables the 2nd
              PPS instance to operate in PPS or MCGR mode.
            index: 23
            width: 1
            read: true
            write: true
          - name: TRGTMODSEL2
            description: Target Time Register Mode for PPS2 Output This field indicates
              the Target Time registers (MAC_PPS2_TARGET_TIME_SECONDS and MAC_PPS2_TARGET_TIME_NANOSECONDS)
              mode for PPS2 output signal.
            index: 21
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL2
          - name: PPSCMD2
            description: Flexible PPS2 Output Control This field controls the flexible
              PPS2 output (ptp_pps_o[2]) signal.
            index: 16
            width: 4
            read: true
            write: true
          - name: MCGREN1
            description: MCGR Mode Enable for PPS1 Output This field enables the 1st
              PPS instance to operate in PPS or MCGR mode.
            index: 15
            width: 1
            read: true
            write: true
          - name: TRGTMODSEL1
            description: Target Time Register Mode for PPS1 Output This field indicates
              the Target Time registers (MAC_PPS1_TARGET_TIME_SECONDS and MAC_PPS1_TARGET_TIME_NANOSECONDS)
              mode for PPS1 output signal.
            index: 13
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL1
          - name: PPSCMD1
            description: Flexible PPS1 Output Control This field controls the flexible
              PPS1 output (ptp_pps_o[1]) signal.
            index: 8
            width: 4
            read: true
            write: true
          - name: MCGREN0
            description: MCGR Mode Enable for PPS0 Output This field enables the 0th
              PPS instance to operate in PPS or MCGR mode.
            index: 7
            width: 1
            read: true
            write: true
          - name: TRGTMODSEL0
            description: 'Target Time Register Mode for PPS0 Output This field indicates
              the Target Time registers (MAC_PPS0_TARGET_TIME_SECONDS and MAC_PPS0_TARGET_TIME_NANOSECONDS)
              mode for PPS0 output signal:'
            index: 5
            width: 2
            read: true
            write: true
            type: ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL0
          - name: PPSEN0
            description: Flexible PPS Output Mode Enable When this bit is set, Bits[3:0]
              function as PPSCMD.
            index: 4
            width: 1
            read: true
            write: true
          - name: PPSCTRL_PPSCMD
            description: PPS Output Frequency Control This field controls the frequency
              of the PPS0 output (ptp_pps_o[0]) signal.
            index: 0
            width: 4
            read: true
            write: true
      - name: MAC_PPS0_TARGET_TIME_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2944
        description: (read-write) PPS0 Target Time Seconds
        fields:
          - name: TSTRH0
            description: PPS Target Time Seconds Register This field stores the time
              in seconds.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS0_TARGET_TIME_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2948
        description: (read-write) PPS0 Target Time Nanoseconds
        fields:
          - name: TRGTBUSY0
            description: PPS Target Time Register Busy The MAC sets this bit when
              the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or
              011.
            index: 31
            width: 1
            read: true
            write: true
          - name: TTSL0
            description: Target Time Low for PPS Register This register stores the
              time in (signed) nanoseconds.
            index: 0
            width: 31
            read: true
            write: true
      - name: MAC_PPS0_INTERVAL
        type: uint32_t
        expected_size: 4
        expected_offset: 2952
        description: (read-write) PPS0 Interval
        fields:
          - name: PPSINT0
            description: PPS Output Signal Interval These bits store the interval
              between the rising edges of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS0_WIDTH
        type: uint32_t
        expected_size: 4
        expected_offset: 2956
        description: (read-write) PPS0 Width
        fields:
          - name: PPSWIDTH0
            description: PPS Output Signal Width These bits store the width between
              the rising edge and corresponding falling edge of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS1_TARGET_TIME_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2960
        description: (read-write) PPS1 Target Time Seconds
        fields:
          - name: TSTRH1
            description: PPS Target Time Seconds Register This field stores the time
              in seconds.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS1_TARGET_TIME_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2964
        description: (read-write) PPS1 Target Time Nanoseconds
        fields:
          - name: TRGTBUSY1
            description: PPS Target Time Register Busy The MAC sets this bit when
              the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or
              011.
            index: 31
            width: 1
            read: true
            write: true
          - name: TTSL1
            description: Target Time Low for PPS Register This register stores the
              time in (signed) nanoseconds.
            index: 0
            width: 31
            read: true
            write: true
      - name: MAC_PPS1_INTERVAL
        type: uint32_t
        expected_size: 4
        expected_offset: 2968
        description: (read-write) PPS1 Interval
        fields:
          - name: PPSINT1
            description: PPS Output Signal Interval These bits store the interval
              between the rising edges of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS1_WIDTH
        type: uint32_t
        expected_size: 4
        expected_offset: 2972
        description: (read-write) PPS1 Width
        fields:
          - name: PPSWIDTH1
            description: PPS Output Signal Width These bits store the width between
              the rising edge and corresponding falling edge of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS2_TARGET_TIME_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2976
        description: (read-write) PPS2 Target Time Seconds
        fields:
          - name: TSTRH2
            description: PPS Target Time Seconds Register This field stores the time
              in seconds.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS2_TARGET_TIME_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2980
        description: (read-write) PPS2 Target Time Nanoseconds
        fields:
          - name: TRGTBUSY2
            description: PPS Target Time Register Busy The MAC sets this bit when
              the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or
              011.
            index: 31
            width: 1
            read: true
            write: true
          - name: TTSL2
            description: Target Time Low for PPS Register This register stores the
              time in (signed) nanoseconds.
            index: 0
            width: 31
            read: true
            write: true
      - name: MAC_PPS2_INTERVAL
        type: uint32_t
        expected_size: 4
        expected_offset: 2984
        description: (read-write) PPS2 Interval
        fields:
          - name: PPSINT2
            description: PPS Output Signal Interval These bits store the interval
              between the rising edges of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS2_WIDTH
        type: uint32_t
        expected_size: 4
        expected_offset: 2988
        description: (read-write) PPS2 Width
        fields:
          - name: PPSWIDTH2
            description: PPS Output Signal Width These bits store the width between
              the rising edge and corresponding falling edge of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS3_TARGET_TIME_SECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2992
        description: (read-write) PPS3 Target Time Seconds
        fields:
          - name: TSTRH3
            description: PPS Target Time Seconds Register This field stores the time
              in seconds.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS3_TARGET_TIME_NANOSECONDS
        type: uint32_t
        expected_size: 4
        expected_offset: 2996
        description: (read-write) PPS3 Target Time Nanoseconds
        fields:
          - name: TRGTBUSY3
            description: PPS Target Time Register Busy The MAC sets this bit when
              the PPSCMD0 field in the PPS_CONTROL register is programmed to 010 or
              011.
            index: 31
            width: 1
            read: true
            write: true
          - name: TTSL3
            description: Target Time Low for PPS Register This register stores the
              time in (signed) nanoseconds.
            index: 0
            width: 31
            read: true
            write: true
      - name: MAC_PPS3_INTERVAL
        type: uint32_t
        expected_size: 4
        expected_offset: 3000
        description: (read-write) PPS3 Interval
        fields:
          - name: PPSINT3
            description: PPS Output Signal Interval These bits store the interval
              between the rising edges of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PPS3_WIDTH
        type: uint32_t
        expected_size: 4
        expected_offset: 3004
        description: (read-write) PPS3 Width
        fields:
          - name: PPSWIDTH3
            description: PPS Output Signal Width These bits store the width between
              the rising edge and corresponding falling edge of PPS0 signal output.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_PTO_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3008
        description: (read-write) PTP Offload Engine Control
        fields:
          - name: DN
            description: Domain Number This field indicates the domain Number in which
              the PTP node is operating.
            index: 8
            width: 8
            read: true
            write: true
          - name: PDRDIS
            description: Disable Peer Delay Response response generation When this
              bit is set, the Peer Delay Response (Pdelay_Resp) response is not be
              generated for received Peer Delay Request (Pdelay_Req) request packet,
              as required by the programmed mode.
            index: 7
            width: 1
            read: true
            write: true
          - name: DRRDIS
            description: Disable PTO Delay Request/Response response generation When
              this bit is set, the Delay Request and Delay response is not generated
              for received SYNC and Delay request packet respectively, as required
              by the programmed mode.
            index: 6
            width: 1
            read: true
            write: true
          - name: APDREQTRIG
            description: Automatic PTP Pdelay_Req message Trigger When this bit is
              set, one PTP Pdelay_Req message is transmitted.
            index: 5
            width: 1
            read: true
            write: true
          - name: ASYNCTRIG
            description: Automatic PTP SYNC message Trigger When this bit is set,
              one PTP SYNC message is transmitted.
            index: 4
            width: 1
            read: true
            write: true
          - name: APDREQEN
            description: Automatic PTP Pdelay_Req message Enable When this bit is
              set, PTP Pdelay_Req message is generated periodically based on interval
              programmed or trigger from application, when the MAC is programmed to
              be in Peer-to-Peer Transparent mode.
            index: 2
            width: 1
            read: true
            write: true
          - name: ASYNCEN
            description: Automatic PTP SYNC message Enable When this bit is set, PTP
              SYNC message is generated periodically based on interval programmed
              or trigger from application, when the MAC is programmed to be in Clock
              Master mode.
            index: 1
            width: 1
            read: true
            write: true
          - name: PTOEN
            description: PTP Offload Enable When this bit is set, the PTP Offload
              feature is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: MAC_SOURCE_PORT_IDENTITY0
        type: uint32_t
        expected_size: 4
        expected_offset: 3012
        description: (read-write) Source Port Identity 0
        fields:
          - name: SPI0
            description: Source Port Identity 0 This field indicates bits [31:0] of
              sourcePortIdentity of PTP node.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_SOURCE_PORT_IDENTITY1
        type: uint32_t
        expected_size: 4
        expected_offset: 3016
        description: (read-write) Source Port Identity 1
        fields:
          - name: SPI1
            description: Source Port Identity 1 This field indicates bits [63:32]
              of sourcePortIdentity of PTP node.
            index: 0
            width: 32
            read: true
            write: true
      - name: MAC_SOURCE_PORT_IDENTITY2
        type: uint32_t
        expected_size: 4
        expected_offset: 3020
        description: (read-write) Source Port Identity 2
        fields:
          - name: SPI2
            description: Source Port Identity 2 This field indicates bits [79:64]
              of sourcePortIdentity of PTP node.
            index: 0
            width: 16
            read: true
            write: true
      - name: MAC_LOG_MESSAGE_INTERVAL
        type: uint32_t
        expected_size: 4
        expected_offset: 3024
        description: (read-write) Log Message Interval
        fields:
          - name: LMPDRI
            description: Log Min Pdelay_Req Interval This field indicates logMinPdelayReqInterval
              of PTP node.
            index: 24
            width: 8
            read: true
            write: true
          - name: DRSYNCR
            description: Delay_Req to SYNC Ratio In Slave mode, it is used for controlling
              frequency of Delay_Req messages transmitted.
            index: 8
            width: 3
            read: true
            write: true
            type: ENET_QOS_MAC_LOG_MESSAGE_INTERVAL_DRSYNCR
          - name: LSI
            description: Log Sync Interval This field indicates the periodicity of
              the automatically generated SYNC message when the PTP node is Master.
            index: 0
            width: 8
            read: true
            write: true
      - name: MTL_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3072
        description: (read-write) MTL Operation Mode
        fields:
          - name: FRPE
            description: Flexible Rx parser Enable When this bit is set to 1, the
              Programmable Rx Parser functionality is enabled.
            index: 15
            width: 1
            read: true
            write: true
          - name: CNTCLR
            description: Counters Reset When this bit is set, all counters are reset.
            index: 9
            width: 1
            read: true
            write: true
          - name: CNTPRST
            description: Counters Preset When this bit is set, - MTL_TxQ[0-7]_Underflow
              register is initialized/preset to 12'h7F0.
            index: 8
            width: 1
            read: true
            write: true
          - name: SCHALG
            description: 'Tx Scheduling Algorithm This field indicates the algorithm
              for Tx scheduling:'
            index: 5
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_OPERATION_MODE_SCHALG
          - name: RAA
            description: Receive Arbitration Algorithm This field is used to select
              the arbitration algorithm for the Rx side.
            index: 2
            width: 1
            read: true
            write: true
          - name: DTXSTS
            description: Drop Transmit Status When this bit is set, the Tx packet
              status received from the MAC is dropped in the MTL.
            index: 1
            width: 1
            read: true
            write: true
      - name: MTL_DBG_CTL
        type: uint32_t
        expected_size: 4
        expected_offset: 3080
        description: (read-write) FIFO Debug Access Control and Status
        fields:
          - name: STSIE
            description: Transmit Status Available Interrupt Status Enable When this
              bit is set, an interrupt is generated when Transmit status is available
              in slave mode.
            index: 15
            width: 1
            read: true
            write: true
          - name: PKTIE
            description: Receive Packet Available Interrupt Status Enable When this
              bit is set, an interrupt is generated when EOP of received packet is
              written to the Rx FIFO.
            index: 14
            width: 1
            read: true
            write: true
          - name: FIFOSEL
            description: 'FIFO Selected for Access This field indicates the FIFO selected
              for debug access:'
            index: 12
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_DBG_CTL_FIFOSEL
          - name: FIFOWREN
            description: FIFO Write Enable When this bit is set, it enables the Write
              operation on selected FIFO when FIFO Debug Access is enabled.
            index: 11
            width: 1
            read: true
            write: true
          - name: FIFORDEN
            description: FIFO Read Enable When this bit is set, it enables the Read
              operation on selected FIFO when FIFO Debug Access is enabled.
            index: 10
            width: 1
            read: true
            write: true
          - name: RSTSEL
            description: Reset Pointers of Selected FIFO When this bit is set, the
              pointers of the currently-selected FIFO are reset when FIFO Debug Access
              is enabled.
            index: 9
            width: 1
            read: true
            write: true
          - name: RSTALL
            description: Reset All Pointers When this bit is set, the pointers of
              all FIFOs are reset when FIFO Debug Access is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: PKTSTATE
            description: Encoded Packet State This field is used to write the control
              information to the Tx FIFO or Rx FIFO.
            index: 5
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_DBG_CTL_PKTSTATE
          - name: BYTEEN
            description: Byte Enables This field indicates the number of data bytes
              valid in the data register during Write operation.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_DBG_CTL_BYTEEN
          - name: DBGMOD
            description: Debug Mode Access to FIFO When this bit is set, it indicates
              that the current access to the FIFO is read, write, and debug access.
            index: 1
            width: 1
            read: true
            write: true
          - name: FDBGEN
            description: FIFO Debug Access Enable When this bit is set, it indicates
              that the debug mode access to the FIFO is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_DBG_STS
        type: uint32_t
        expected_size: 4
        expected_offset: 3084
        description: (read-write) FIFO Debug Status
        fields:
          - name: LOCR
            description: 'Remaining Locations in the FIFO Slave Access Mode: This
              field indicates the space available in selected FIFO.'
            index: 15
            width: 17
            read: true
            write: false
          - name: STSI
            description: Transmit Status Available Interrupt Status When set, this
              bit indicates that the Slave mode Tx packet is transmitted, and the
              status is available in Tx Status FIFO.
            index: 9
            width: 1
            read: true
            write: true
          - name: PKTI
            description: Receive Packet Available Interrupt Status When set, this
              bit indicates that MAC layer has written the EOP of received packet
              to the Rx FIFO.
            index: 8
            width: 1
            read: true
            write: true
          - name: BYTEEN
            description: Byte Enables This field indicates the number of data bytes
              valid in the data register during Read operation.
            index: 3
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_DBG_STS_BYTEEN
          - name: PKTSTATE
            description: Encoded Packet State This field is used to get the control
              or status information of the selected FIFO.
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_DBG_STS_PKTSTATE
          - name: FIFOBUSY
            description: 'FIFO Busy When set, this bit indicates that a FIFO operation
              is in progress in the MAC and content of the following fields is not
              valid: - All other fields of this register - All fields of the MTL_FIFO_DEBUG_DATA
              register'
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_FIFO_DEBUG_DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 3088
        description: (read-write) FIFO Debug Data
        fields:
          - name: FDBGDATA
            description: FIFO Debug Data During debug or slave access write operation,
              this field contains the data to be written to the Tx FIFO, Rx FIFO,
              or TSO FIFO.
            index: 0
            width: 32
            read: true
            write: true
      - name: MTL_INTERRUPT_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3104
        description: (read-write) MTL Interrupt Status
        fields:
          - name: MTLPIS
            description: MTL Rx Parser Interrupt Status This bit indicates that there
              is an interrupt from Rx Parser Block.
            index: 23
            width: 1
            read: true
            write: false
          - name: ESTIS
            description: EST (TAS- 802.
            index: 18
            width: 1
            read: true
            write: false
          - name: DBGIS
            description: Debug Interrupt status This bit indicates an interrupt event
              during the slave access.
            index: 17
            width: 1
            read: true
            write: false
          - name: Q4IS
            description: Queue 4 Interrupt status This bit indicates that there is
              an interrupt from Queue 4.
            index: 4
            width: 1
            read: true
            write: false
          - name: Q3IS
            description: Queue 3 Interrupt status This bit indicates that there is
              an interrupt from Queue 3.
            index: 3
            width: 1
            read: true
            write: false
          - name: Q2IS
            description: Queue 2 Interrupt status This bit indicates that there is
              an interrupt from Queue 2.
            index: 2
            width: 1
            read: true
            write: false
          - name: Q1IS
            description: Queue 1 Interrupt status This bit indicates that there is
              an interrupt from Queue 1.
            index: 1
            width: 1
            read: true
            write: false
          - name: Q0IS
            description: Queue 0 Interrupt status This bit indicates that there is
              an interrupt from Queue 0.
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_RXQ_DMA_MAP0
        type: uint32_t
        expected_size: 4
        expected_offset: 3120
        description: (read-write) Receive Queue and DMA Channel Mapping 0
        fields:
          - name: Q3DDMACH
            description: Queue 3 Enabled for Dynamic (per packet) DMA Channel Selection
              When set, this bit indicates that the packets received in Queue 3 are
              routed to a particular DMA channel as decided in the MAC Receiver based
              on the DMA channel number programmed in the L3-L4 filter registers,
              or the Ethernet DA address.
            index: 28
            width: 1
            read: true
            write: true
          - name: Q3MDMACH
            description: 'Queue 3 Mapped to DMA Channel This field controls the routing
              of the received packet in Queue 3 to the DMA channel: - 000: DMA Channel
              0 - 001: DMA Channel 1 - 010: DMA Channel 2 - 011: DMA Channel 3 - 100:
              DMA Channel 4 - 101: Reserved - 110: Reserved - 111: Reserved This field
              is valid when the Q3DDMACH field is reset.'
            index: 24
            width: 3
            read: true
            write: true
          - name: Q2DDMACH
            description: Queue 2 Enabled for DA-based DMA Channel Selection When set,
              this bit indicates that the packets received in Queue 2 are routed to
              a particular DMA channel as decided in the MAC Receiver based on the
              DMA channel number programmed in the L3-L4 filter registers, or the
              Ethernet DA address.
            index: 20
            width: 1
            read: true
            write: true
          - name: Q2MDMACH
            description: 'Queue 2 Mapped to DMA Channel This field controls the routing
              of the received packet in Queue 2 to the DMA channel: - 000: DMA Channel
              0 - 001: DMA Channel 1 - 010: DMA Channel 2 - 011: DMA Channel 3 - 100:
              DMA Channel 4 - 101: Reserved - 110: Reserved - 111: Reserved This field
              is valid when the Q2DDMACH field is reset.'
            index: 16
            width: 3
            read: true
            write: true
          - name: Q1DDMACH
            description: Queue 1 Enabled for DA-based DMA Channel Selection When set,
              this bit indicates that the packets received in Queue 1 are routed to
              a particular DMA channel as decided in the MAC Receiver based on the
              DMA channel number programmed in the L3-L4 filter registers, or the
              Ethernet DA address.
            index: 12
            width: 1
            read: true
            write: true
          - name: Q1MDMACH
            description: 'Queue 1 Mapped to DMA Channel This field controls the routing
              of the received packet in Queue 1 to the DMA channel: - 000: DMA Channel
              0 - 001: DMA Channel 1 - 010: DMA Channel 2 - 011: DMA Channel 3 - 100:
              DMA Channel 4 - 101: Reserved - 110: Reserved - 111: Reserved This field
              is valid when the Q1DDMACH field is reset.'
            index: 8
            width: 3
            read: true
            write: true
          - name: Q0DDMACH
            description: Queue 0 Enabled for DA-based DMA Channel Selection When set,
              this bit indicates that the packets received in Queue 0 are routed to
              a particular DMA channel as decided in the MAC Receiver based on the
              DMA channel number programmed in the L3-L4 filter registers, or the
              Ethernet DA address.
            index: 4
            width: 1
            read: true
            write: true
          - name: Q0MDMACH
            description: 'Queue 0 Mapped to DMA Channel This field controls the routing
              of the packet received in Queue 0 to the DMA channel: - 000: DMA Channel
              0 - 001: DMA Channel 1 - 010: DMA Channel 2 - 011: DMA Channel 3 - 100:
              DMA Channel 4 - 101: Reserved - 110: Reserved - 111: Reserved This field
              is valid when the Q0DDMACH field is reset.'
            index: 0
            width: 3
            read: true
            write: true
      - name: MTL_RXQ_DMA_MAP1
        type: uint32_t
        expected_size: 4
        expected_offset: 3124
        description: (read-write) Receive Queue and DMA Channel Mapping 1
        fields:
          - name: Q4DDMACH
            description: Queue 4 Enabled for DA-based DMA Channel Selection When set,
              this bit indicates that the packets received in Queue 4 are routed to
              a particular DMA channel as decided in the MAC Receiver based on the
              DMA channel number programmed in the L3-L4 filter registers, or the
              Ethernet DA address.
            index: 4
            width: 1
            read: true
            write: true
          - name: Q4MDMACH
            description: 'Queue 4 Mapped to DMA Channel This field controls the routing
              of the packet received in Queue 4 to the DMA channel: - 000: DMA Channel
              0 - 001: DMA Channel 1 - 010: DMA Channel 2 - 011: DMA Channel 3 - 100:
              DMA Channel 4 - 101: Reserved - 110: Reserved - 111: Reserved This field
              is valid when the Q4DDMACH field is reset.'
            index: 0
            width: 3
            read: true
            write: true
      - name: MTL_TBS_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 3136
        description: (read-write) Time Based Scheduling Control
        fields:
          - name: LEOS
            description: Launch Expiry Offset The value in units of 256 nanoseconds
              that has to be added to the Launch time to compute the Launch Expiry
              time.
            index: 8
            width: 24
            read: true
            write: true
          - name: LEGOS
            description: Launch Expiry GSN Offset The number GSN slots that has to
              be added to the Launch GSN to compute the Launch Expiry time.
            index: 4
            width: 3
            read: true
            write: true
          - name: LEOV
            description: Launch Expiry Offset Valid When set indicates the LEOS field
              is valid.
            index: 1
            width: 1
            read: true
            write: true
          - name: ESTM
            description: EST offset Mode When this bit is set, the Launch Time value
              used in Time Based Scheduling is interpreted as an EST offset value
              and is added to the Base Time Register (BTR) of the current list.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_EST_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3152
        description: (read-write) Enhancements to Scheduled Transmission Control
        fields:
          - name: PTOV
            description: PTP Time Offset Value The value of PTP Clock period multiplied
              by 6 in nanoseconds.
            index: 24
            width: 8
            read: true
            write: true
          - name: CTOV
            description: Current Time Offset Value Provides a 12 bit time offset value
              in nano second that is added to the current time to compensate for all
              the implementation pipeline delays such as the CDC sync delay, buffering
              delays, data path delays etc.
            index: 12
            width: 12
            read: true
            write: true
          - name: TILS
            description: Time Interval Left Shift Amount This field provides the left
              shift amount for the programmed Time Interval values used in the Gate
              Control Lists.
            index: 8
            width: 3
            read: true
            write: true
          - name: LCSE
            description: Loop Count to report Scheduling Error Programmable number
              of GCL list iterations before reporting an HLBS error defined in EST_STATUS
              register.
            index: 6
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_EST_CONTROL_LCSE
          - name: DFBS
            description: Drop Frames causing Scheduling Error When set frames reported
              to cause HOL Blocking due to not getting scheduled (HLBS field of EST_STATUS
              register) after 4,8,16,32 (based on LCSE field of this register) GCL
              iterations are dropped.
            index: 5
            width: 1
            read: true
            write: true
          - name: DDBF
            description: Do not Drop frames during Frame Size Error When set, frames
              are not be dropped during Head-of-Line blocking due to Frame Size Error
              (HLBF field of MTL_EST_STATUS register).
            index: 4
            width: 1
            read: true
            write: true
          - name: SSWL
            description: Switch to S/W owned list When set indicates that the software
              has programmed that list that it currently owns (SWOL) and the hardware
              should switch to the new list based on the new BTR.
            index: 1
            width: 1
            read: true
            write: true
          - name: EEST
            description: Enable EST When reset, the gate control list processing is
              halted and all gates are assumed to be in Open state.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_EST_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3160
        description: (read-write) Enhancements to Scheduled Transmission Status
        fields:
          - name: CGSN
            description: Current GCL Slot Number Indicates the slot number of the
              GCL list.
            index: 16
            width: 4
            read: true
            write: false
          - name: BTRL
            description: BTR Error Loop Count Provides the minimum count (N) for which
              the equation Current Time =< New BTR + (N * New Cycle Time) becomes
              true.
            index: 8
            width: 4
            read: true
            write: false
          - name: SWOL
            description: S/W owned list When '0' indicates Gate control list number
              "0" is owned by software and when "1" indicates the Gate Control list
              "1" is owned by the software.
            index: 7
            width: 1
            read: true
            write: false
          - name: CGCE
            description: Constant Gate Control Error This error occurs when the list
              length (LLR) is 1 and the programmed Time Interval (TI) value after
              the optional Left Shifting is less than or equal to the Cycle Time (CTR).
            index: 4
            width: 1
            read: true
            write: true
          - name: HLBS
            description: Head-Of-Line Blocking due to Scheduling Set when the frame
              is not able to win arbitration and get scheduled even after 4 iterations
              of the GCL.
            index: 3
            width: 1
            read: true
            write: false
          - name: HLBF
            description: Head-Of-Line Blocking due to Frame Size Set when HOL Blocking
              is noticed on one or more Queues as a result of none of the Time Intervals
              of gate open in the GCL being greater than or equal to the duration
              needed for frame size (or frame fragment size when preemption is enabled)
              transmission.
            index: 2
            width: 1
            read: true
            write: false
          - name: BTRE
            description: BTR Error When "1" indicates a programming error in the BTR
              of SWOL where the programmed value is less than current time.
            index: 1
            width: 1
            read: true
            write: true
          - name: SWLC
            description: Switch to S/W owned list Complete When "1" indicates the
              hardware has successfully switched to the SWOL, and the SWOL bit has
              been updated to that effect.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_EST_SCH_ERROR
        type: uint32_t
        expected_size: 4
        expected_offset: 3168
        description: (read-write) EST Scheduling Error
        fields:
          - name: SEQN
            description: Schedule Error Queue Number The One Hot Encoded Queue Numbers
              that have experienced error/timeout described in HLBS field of status
              register.
            index: 0
            width: 5
            read: true
            write: true
      - name: MTL_EST_FRM_SIZE_ERROR
        type: uint32_t
        expected_size: 4
        expected_offset: 3172
        description: (read-write) EST Frame Size Error
        fields:
          - name: FEQN
            description: Frame Size Error Queue Number The One Hot Encoded Queue Numbers
              that have experienced error described in HLBF field of status register.
            index: 0
            width: 5
            read: true
            write: true
      - name: MTL_EST_FRM_SIZE_CAPTURE
        type: uint32_t
        expected_size: 4
        expected_offset: 3176
        description: (read-write) EST Frame Size Capture
        fields:
          - name: HBFQ
            description: Queue Number of HLBF Captures the binary value of the of
              the first Queue (number) experiencing HLBF error (see HLBF field of
              status register).
            index: 16
            width: 3
            read: true
            write: false
          - name: HBFS
            description: Frame Size of HLBF Captures the Frame Size of the dropped
              frame related to queue number indicated in HBFQ field of this register.
            index: 0
            width: 15
            read: true
            write: false
      - name: MTL_EST_INTR_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 3184
        description: (read-write) EST Interrupt Enable
        fields:
          - name: CGCE
            description: Interrupt Enable for CGCE When set, generates interrupt when
              the Constant Gate Control Error occurs and is indicated in the status.
            index: 4
            width: 1
            read: true
            write: true
          - name: IEHS
            description: Interrupt Enable for HLBS When set, generates interrupt when
              the Head-of-Line Blocking due to Scheduling issue and is indicated in
              the status.
            index: 3
            width: 1
            read: true
            write: true
          - name: IEHF
            description: Interrupt Enable for HLBF When set, generates interrupt when
              the Head-of-Line Blocking due to Frame Size error occurs and is indicated
              in the status.
            index: 2
            width: 1
            read: true
            write: true
          - name: IEBE
            description: Interrupt Enable for BTR Error When set, generates interrupt
              when the BTR Error occurs and is indicated in the status.
            index: 1
            width: 1
            read: true
            write: true
          - name: IECC
            description: Interrupt Enable for Switch List When set, generates interrupt
              when the configuration change is successful and the hardware has switched
              to the new list.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_EST_GCL_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3200
        description: (read-write) EST GCL Control
        fields:
          - name: ESTEIEC
            description: ECC Inject Error Control for EST Memory When EIEE bit of
              this register is set, following are the errors inserted based on the
              value encoded in this field.
            index: 22
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_EST_GCL_CONTROL_ESTEIEC
          - name: ESTEIEE
            description: EST ECC Inject Error Enable When set along with EEST bit
              of MTL_EST_CONTROL register, enables the ECC error injection feature.
            index: 21
            width: 1
            read: true
            write: false
          - name: ERR0
            description: When set indicates the last write operation was aborted as
              software writes to GCL and GCL registers is prohibited when SSWL bit
              of MTL_EST_CONTROL Register is set.
            index: 20
            width: 1
            read: true
            write: true
          - name: ADDR
            description: 'Gate Control List Address: (GCLA when GCRR is "0").'
            index: 8
            width: 9
            read: true
            write: true
          - name: DBGB
            description: Debug Mode Bank Select When set to "0" indicates R/W in debug
              mode should be directed to Bank 0 (GCL0 and corresponding Time related
              registers).
            index: 5
            width: 1
            read: true
            write: true
          - name: DBGM
            description: Debug Mode When set to "1" indicates R/W in debug mode where
              the memory bank (for GCL and Time related registers) is explicitly provided
              by DBGB value, when set to "0" SWOL bit is used to determine which bank
              to use.
            index: 4
            width: 1
            read: true
            write: true
          - name: GCRR
            description: Gate Control Related Registers When set to "1" indicates
              the R/W access is for the GCL related registers (BTR, CTR, TER, LLR)
              whose address is provided by GCRA.
            index: 2
            width: 1
            read: true
            write: true
          - name: R1W0
            description: "Read '1', Write '0': When set to '1': Read Operation When
              set to '0': Write Operation."
            index: 1
            width: 1
            read: true
            write: true
          - name: SRWO
            description: Start Read/Write Op When set indicates a Read/Write Op has
              started and is in progress.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_EST_GCL_DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 3204
        description: (read-write) EST GCL Data
        fields:
          - name: GCD
            description: Gate Control Data The data corresponding to the address selected
              in the MTL_GCL_CONTROL register.
            index: 0
            width: 32
            read: true
            write: true
      - name: MTL_FPE_CTRL_STS
        type: uint32_t
        expected_size: 4
        expected_offset: 3216
        description: (read-write) Frame Preemption Control and Status
        fields:
          - name: HRS
            description: 'Hold/Release Status - 1: Indicates a Set-and-Hold-MAC operation
              was last executed and the pMAC is in Hold State.'
            index: 28
            width: 1
            read: true
            write: false
          - name: PEC
            description: Preemption Classification When set indicates the corresponding
              Queue must be classified as preemptable, when '0' Queue is classified
              as express.
            index: 8
            width: 5
            read: true
            write: true
          - name: AFSZ
            description: Additional Fragment Size used to indicate, in units of 64
              bytes, the minimum number of bytes over 64 bytes required in non-final
              fragments of preempted frames.
            index: 0
            width: 2
            read: true
            write: true
      - name: MTL_FPE_ADVANCE
        type: uint32_t
        expected_size: 4
        expected_offset: 3220
        description: (read-write) Frame Preemption Hold and Release Advance
        fields:
          - name: RADV
            description: Release Advance The maximum time in nanoseconds that can
              elapse between issuing a RELEASE to the MAC and the MAC being ready
              to resume transmission of preemptable frames, in the absence of there
              being any express frames available for transmission.
            index: 16
            width: 16
            read: true
            write: true
          - name: HADV
            description: Hold Advance The maximum time in nanoseconds that can elapse
              between issuing a HOLD to the MAC and the MAC ceasing to transmit any
              preemptable frame that is in the process of transmission or any preemptable
              frames that are queued for transmission.
            index: 0
            width: 16
            read: true
            write: true
      - name: MTL_RXP_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3232
        description: (read-write) RXP Control Status
        fields:
          - name: RXPI
            description: RX Parser in Idle state This status bit is set to 1 when
              the Rx parser is in Idle State and waiting for a new packet for processing.
            index: 31
            width: 1
            read: true
            write: false
          - name: NPE
            description: Number of parsable entries in the Instruction table This
              control indicates the number of parsable entries in the Instruction
              Memory.
            index: 16
            width: 8
            read: true
            write: true
          - name: NVE
            description: Number of valid entries in the Instruction table This control
              indicates the number of valid entries in the Instruction Memory.
            index: 0
            width: 8
            read: true
            write: true
      - name: MTL_RXP_INTERRUPT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3236
        description: (read-write) RXP Interrupt Control Status
        fields:
          - name: PDRFIE
            description: Packet Drop due to RF Interrupt Enable When this bit is set,
              the PDRFIS interrupt is enabled.
            index: 19
            width: 1
            read: true
            write: true
          - name: FOOVIE
            description: Frame Offset Overflow Interrupt Enable When this bit is set,
              the FOOVIS interrupt is enabled.
            index: 18
            width: 1
            read: true
            write: true
          - name: NPEOVIE
            description: Number of Parsable Entries Overflow Interrupt Enable When
              this bit is set, the NPEOVIS interrupt is enabled.
            index: 17
            width: 1
            read: true
            write: true
          - name: NVEOVIE
            description: Number of Valid Entries Overflow Interrupt Enable When this
              bit is set, the NVEOVIS interrupt is enabled.
            index: 16
            width: 1
            read: true
            write: true
          - name: PDRFIS
            description: Packet Dropped due to RF Interrupt Status If the Rx Parser
              result says to drop the packet by setting RF=1 in the instruction memory,
              then this bit is set to 1.
            index: 3
            width: 1
            read: true
            write: true
          - name: FOOVIS
            description: Frame Offset Overflow Interrupt Status While parsing if the
              Instruction table entry's 'Frame Offset' found to be more than EOF offset,
              then then this bit is set.
            index: 2
            width: 1
            read: true
            write: true
          - name: NPEOVIS
            description: Number of Parsable Entries Overflow Interrupt Status While
              parsing a packet if the number of parsed entries found to be more than
              NPE[] (Number of Parseable Entries in MTL_RXP_CONTROL register),then
              this bit is set to 1.
            index: 1
            width: 1
            read: true
            write: true
          - name: NVEOVIS
            description: Number of Valid Entries Overflow Interrupt Status While parsing
              if the Instruction address found to be more than NVE (Number of Valid
              Entries in MTL_RXP_CONTROL register), then this bit is set to 1.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_RXP_DROP_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3240
        description: (read-write) RXP Drop Count
        fields:
          - name: RXPDCOVF
            description: Rx Parser Drop Counter Overflow Bit When set, this bit indicates
              that the MTL_RXP_DROP_CNT (RXPDC) Counter field crossed the maximum
              limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPDC
            description: Rx Parser Drop count This 31-bit counter is implemented whenever
              a Rx Parser Drops a packet due to RF =1.
            index: 0
            width: 31
            read: true
            write: false
      - name: MTL_RXP_ERROR_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3244
        description: (read-write) RXP Error Count
        fields:
          - name: RXPECOVF
            description: Rx Parser Error Counter Overflow Bit When set, this bit indicates
              that the MTL_RXP_ERROR_CNT (RXPEC) Counter field crossed the maximum
              limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPEC
            description: Rx Parser Error count This 31-bit counter is implemented
              whenever a Rx Parser encounters following Error scenarios - Entry address
              >= NVE[] - Number Parsed Entries >= NPE[] - Entry address > EOF data
              entry address The counter is cleared when the register is read.
            index: 0
            width: 31
            read: true
            write: false
      - name: MTL_RXP_INDIRECT_ACC_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3248
        description: (read-write) RXP Indirect Access Control and Status
        fields:
          - name: STARTBUSY
            description: FRP Instruction Table Access Busy When this bit is set to
              1 by the software then it indicates to start the Read/Write operation
              from/to the Rx Parser Memory.
            index: 31
            width: 1
            read: true
            write: true
          - name: WRRDN
            description: Read Write Control When this bit is set to 1 indicates the
              write operation to the Rx Parser Memory.
            index: 16
            width: 1
            read: true
            write: true
          - name: ADDR
            description: FRP Instruction Table Offset Address This field indicates
              the ADDR of the 32-bit entry in Rx parser instruction table.
            index: 0
            width: 10
            read: true
            write: true
      - name: MTL_RXP_INDIRECT_ACC_DATA
        type: uint32_t
        expected_size: 4
        expected_offset: 3252
        description: (read-write) RXP Indirect Access Data
        fields:
          - name: DATA
            description: FRP Instruction Table Write/Read Data Software should write
              this register before issuing any write command.
            index: 0
            width: 32
            read: true
            write: true
      - name: MTL_TXQ0_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3328
        description: (read-write) Queue 0 Transmit Operation Mode
        fields:
          - name: TQS
            description: Transmit Queue Size This field indicates the size of the
              allocated Transmit queues in blocks of 256 bytes.
            index: 16
            width: 5
            read: true
            write: true
          - name: TTC
            description: Transmit Threshold Control These bits control the threshold
              level of the MTL Tx Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ0_OPERATION_MODE_TTC
          - name: TXQEN
            description: Transmit Queue Enable This field is used to enable/disable
              the transmit queue 0.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ0_OPERATION_MODE_TXQEN
          - name: TSF
            description: Transmit Store and Forward When this bit is set, the transmission
              starts when a full packet resides in the MTL Tx queue.
            index: 1
            width: 1
            read: true
            write: true
          - name: FTQ
            description: Flush Transmit Queue When this bit is set, the Tx queue controller
              logic is reset to its default values.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_TXQ0_UNDERFLOW
        type: uint32_t
        expected_size: 4
        expected_offset: 3332
        description: (read-write) Queue 0 Underflow Counter
        fields:
          - name: UFCNTOVF
            description: Overflow Bit for Underflow Packet Counter This bit is set
              every time the Tx queue Underflow Packet Counter field overflows, that
              is, it has crossed the maximum count.
            index: 11
            width: 1
            read: true
            write: false
          - name: UFFRMCNT
            description: Underflow Packet Counter This field indicates the number
              of packets aborted by the controller because of Tx Queue Underflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_TXQ0_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3336
        description: (read-write) Queue 0 Transmit Debug
        fields:
          - name: STXSTSF
            description: Number of Status Words in Tx Status FIFO of Queue This field
              indicates the current number of status in the Tx Status FIFO of this
              queue.
            index: 20
            width: 3
            read: true
            write: false
          - name: PTXQ
            description: Number of Packets in the Transmit Queue This field indicates
              the current number of packets in the Tx Queue.
            index: 16
            width: 3
            read: true
            write: false
          - name: TXSTSFSTS
            description: MTL Tx Status FIFO Full Status When high, this bit indicates
              that the MTL Tx Status FIFO is full.
            index: 5
            width: 1
            read: true
            write: false
          - name: TXQSTS
            description: MTL Tx Queue Not Empty Status When this bit is high, it indicates
              that the MTL Tx Queue is not empty and some data is left for transmission.
            index: 4
            width: 1
            read: true
            write: false
          - name: TWCSTS
            description: MTL Tx Queue Write Controller Status When high, this bit
              indicates that the MTL Tx Queue Write Controller is active, and it is
              transferring the data to the Tx Queue.
            index: 3
            width: 1
            read: true
            write: false
          - name: TRCSTS
            description: 'MTL Tx Queue Read Controller Status This field indicates
              the state of the Tx Queue Read Controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_TXQ0_DEBUG_TRCSTS
          - name: TXQPAUSED
            description: 'Transmit Queue in Pause When this bit is high and the Rx
              flow control is enabled, it indicates that the Tx Queue is in the Pause
              condition (in the full-duplex only mode) because of the following: -
              Reception of the PFC packet for the priorities assigned to the Tx Queue
              when PFC is enabled - Reception of 802.'
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_TXQ0_ETS_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3348
        description: (read-write) Queue 0 ETS Status
        fields:
          - name: ABS
            description: Average Bits per Slot This field contains the average transmitted
              bits per slot.
            index: 0
            width: 24
            read: true
            write: false
      - name: MTL_TXQ0_QUANTUM_WEIGHT
        type: uint32_t
        expected_size: 4
        expected_offset: 3352
        description: (read-write) Queue 0 Quantum or Weights
        fields:
          - name: ISCQW
            description: Quantum or Weights When the DCB operation is enabled with
              DWRR algorithm for Queue 0 traffic, this field contains the quantum
              value in bytes to be added to credit during every queue scanning cycle.
            index: 0
            width: 21
            read: true
            write: true
      - name: MTL_Q0_INTERRUPT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3372
        description: (read-write) Queue 0 Interrupt Control Status
        fields:
          - name: RXOIE
            description: Receive Queue Overflow Interrupt Enable When this bit is
              set, the Receive Queue Overflow interrupt is enabled.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXOVFIS
            description: Receive Queue Overflow Interrupt Status This bit indicates
              that the Receive Queue had an overflow while receiving the packet.
            index: 16
            width: 1
            read: true
            write: true
          - name: ABPSIE
            description: Average Bits Per Slot Interrupt Enable When this bit is set,
              the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average
              bits per slot status is updated.
            index: 9
            width: 1
            read: true
            write: true
          - name: TXUIE
            description: Transmit Queue Underflow Interrupt Enable When this bit is
              set, the Transmit Queue Underflow interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: ABPSIS
            description: Average Bits Per Slot Interrupt Status When set, this bit
              indicates that the MAC has updated the ABS value.
            index: 1
            width: 1
            read: true
            write: true
          - name: TXUNFIS
            description: Transmit Queue Underflow Interrupt Status This bit indicates
              that the Transmit Queue had an underflow while transmitting the packet.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_RXQ0_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3376
        description: (read-write) Queue 0 Receive Operation Mode
        fields:
          - name: RQS
            description: Receive Queue Size This field indicates the size of the allocated
              Receive queues in blocks of 256 bytes.
            index: 20
            width: 5
            read: true
            write: true
          - name: RFD
            description: 'Threshold for Deactivating Flow Control (in half-duplex
              and full-duplex modes) These bits control the threshold (fill-level
              of Rx queue) at which the flow control is de-asserted after activation:
              - 0: Full minus 1 KB, that is, FULL 1 KB - 1: Full minus 1.'
            index: 14
            width: 4
            read: true
            write: true
          - name: RFA
            description: 'Threshold for Activating Flow Control (in half-duplex and
              full-duplex These bits control the threshold (fill-level of Rx queue)
              at which the flow control is activated: For more information on encoding
              for this field, see RFD.'
            index: 8
            width: 4
            read: true
            write: true
          - name: EHFC
            description: Enable Hardware Flow Control When this bit is set, the flow
              control signal operation, based on the fill-level of Rx queue, is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: DIS_TCP_EF
            description: Disable Dropping of TCP/IP Checksum Error Packets When this
              bit is set, the MAC does not drop the packets which only have the errors
              detected by the Receive Checksum Offload engine.
            index: 6
            width: 1
            read: true
            write: true
          - name: RSF
            description: Receive Queue Store and Forward When this bit is set, the
              DWC_ether_qos reads a packet from the Rx queue only after the complete
              packet has been written to it, ignoring the RTC field of this register.
            index: 5
            width: 1
            read: true
            write: true
          - name: FEP
            description: Forward Error Packets When this bit is reset, the Rx queue
              drops packets with error status (CRC error, GMII_ER, watchdog timeout,
              or overflow).
            index: 4
            width: 1
            read: true
            write: true
          - name: FUP
            description: Forward Undersized Good Packets When this bit is set, the
              Rx queue forwards the undersized good packets (packets with no error
              and length less than 64 bytes), including pad-bytes and CRC.
            index: 3
            width: 1
            read: true
            write: true
          - name: RTC
            description: 'Receive Queue Threshold Control These bits control the threshold
              level of the MTL Rx queue (in bytes): The received packet is transferred
              to the application or DMA when the packet size within the MTL Rx queue
              is larger than the threshold.'
            index: 0
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_RXQ0_OPERATION_MODE_RTC
      - name: MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3380
        description: (read-write) Queue 0 Missed Packet and Overflow Counter
        fields:
          - name: MISCNTOVF
            description: Missed Packet Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Missed Packet Counter crossed the maximum limit.
            index: 27
            width: 1
            read: true
            write: false
          - name: MISPKTCNT
            description: Missed Packet Counter This field indicates the number of
              packets missed by the DWC_ether_qos because the application asserted
              ari_pkt_flush_i[] for this queue.
            index: 16
            width: 11
            read: true
            write: false
          - name: OVFCNTOVF
            description: Overflow Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Overflow Packet Counter field crossed the maximum
              limit.
            index: 11
            width: 1
            read: true
            write: false
          - name: OVFPKTCNT
            description: Overflow Packet Counter This field indicates the number of
              packets discarded by the DWC_ether_qos because of Receive queue overflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_RXQ0_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3384
        description: (read-write) Queue 0 Receive Debug
        fields:
          - name: PRXQ
            description: Number of Packets in Receive Queue This field indicates the
              current number of packets in the Rx Queue.
            index: 16
            width: 14
            read: true
            write: false
          - name: RXQSTS
            description: 'MTL Rx Queue Fill-Level Status This field gives the status
              of the fill-level of the Rx Queue:'
            index: 4
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ0_DEBUG_RXQSTS
          - name: RRCSTS
            description: 'MTL Rx Queue Read Controller State This field gives the
              state of the Rx queue Read controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ0_DEBUG_RRCSTS
          - name: RWCSTS
            description: MTL Rx Queue Write Controller Active Status When high, this
              bit indicates that the MTL Rx queue Write controller is active, and
              it is transferring a received packet to the Rx Queue.
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_RXQ0_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3388
        description: (read-write) Queue 0 Receive Control
        fields:
          - name: RXQ_FRM_ARBIT
            description: Receive Queue Packet Arbitration When this bit is set, the
              DWC_ether_qos drives the packet data to the ARI interface such that
              the entire packet data of currently-selected queue is transmitted before
              switching to other queue.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXQ_WEGT
            description: Receive Queue Weight This field indicates the weight assigned
              to the Rx Queue 0.
            index: 0
            width: 3
            read: true
            write: true
      - name: MTL_TXQ1_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3392
        description: (read-write) Queue 1 Transmit Operation Mode
        fields:
          - name: TQS
            description: Transmit Queue Size This field indicates the size of the
              allocated Transmit queues in blocks of 256 bytes.
            index: 16
            width: 5
            read: true
            write: true
          - name: TTC
            description: Transmit Threshold Control These bits control the threshold
              level of the MTL Tx Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ1_OPERATION_MODE_TTC
          - name: TXQEN
            description: Transmit Queue Enable This field is used to enable/disable
              the transmit queue 0.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ1_OPERATION_MODE_TXQEN
          - name: TSF
            description: Transmit Store and Forward When this bit is set, the transmission
              starts when a full packet resides in the MTL Tx queue.
            index: 1
            width: 1
            read: true
            write: true
          - name: FTQ
            description: Flush Transmit Queue When this bit is set, the Tx queue controller
              logic is reset to its default values.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_TXQ1_UNDERFLOW
        type: uint32_t
        expected_size: 4
        expected_offset: 3396
        description: (read-write) Queue 1 Underflow Counter
        fields:
          - name: UFCNTOVF
            description: Overflow Bit for Underflow Packet Counter This bit is set
              every time the Tx queue Underflow Packet Counter field overflows, that
              is, it has crossed the maximum count.
            index: 11
            width: 1
            read: true
            write: false
          - name: UFFRMCNT
            description: Underflow Packet Counter This field indicates the number
              of packets aborted by the controller because of Tx Queue Underflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_TXQ1_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3400
        description: (read-write) Queue 1 Transmit Debug
        fields:
          - name: STXSTSF
            description: Number of Status Words in Tx Status FIFO of Queue This field
              indicates the current number of status in the Tx Status FIFO of this
              queue.
            index: 20
            width: 3
            read: true
            write: false
          - name: PTXQ
            description: Number of Packets in the Transmit Queue This field indicates
              the current number of packets in the Tx Queue.
            index: 16
            width: 3
            read: true
            write: false
          - name: TXSTSFSTS
            description: MTL Tx Status FIFO Full Status When high, this bit indicates
              that the MTL Tx Status FIFO is full.
            index: 5
            width: 1
            read: true
            write: false
          - name: TXQSTS
            description: MTL Tx Queue Not Empty Status When this bit is high, it indicates
              that the MTL Tx Queue is not empty and some data is left for transmission.
            index: 4
            width: 1
            read: true
            write: false
          - name: TWCSTS
            description: MTL Tx Queue Write Controller Status When high, this bit
              indicates that the MTL Tx Queue Write Controller is active, and it is
              transferring the data to the Tx Queue.
            index: 3
            width: 1
            read: true
            write: false
          - name: TRCSTS
            description: 'MTL Tx Queue Read Controller Status This field indicates
              the state of the Tx Queue Read Controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_TXQ1_DEBUG_TRCSTS
          - name: TXQPAUSED
            description: 'Transmit Queue in Pause When this bit is high and the Rx
              flow control is enabled, it indicates that the Tx Queue is in the Pause
              condition (in the full-duplex only mode) because of the following: -
              Reception of the PFC packet for the priorities assigned to the Tx Queue
              when PFC is enabled - Reception of 802.'
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_TXQ1_ETS_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3408
        description: (read-write) Queue 1 ETS Control
        fields:
          - name: SLC
            description: Slot Count If the credit-based shaper algorithm is enabled,
              the software can program the number of slots (of duration programmed
              in DMA_CH[n]_Slot_Interval register) over which the average transmitted
              bits per slot, provided in the MTL_TXQ[N]_ETS_STATUS register, need
              to be computed for Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ1_ETS_CONTROL_SLC
          - name: CC
            description: Credit Control When this bit is set, the accumulated credit
              parameter in the credit-based shaper algorithm logic is not reset to
              zero when there is positive credit and no packet to transmit in Channel
              1.
            index: 3
            width: 1
            read: true
            write: true
          - name: AVALG
            description: 'AV Algorithm When Queue 1 is programmed for AV, this field
              configures the scheduling algorithm for this queue: This bit when set,
              indicates credit based shaper algorithm (CBS) is selected for Queue
              1 traffic.'
            index: 2
            width: 1
            read: true
            write: true
      - name: MTL_TXQ1_ETS_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3412
        description: (read-write) Queue 1 ETS Status
        fields:
          - name: ABS
            description: Average Bits per Slot This field contains the average transmitted
              bits per slot.
            index: 0
            width: 24
            read: true
            write: false
      - name: MTL_TXQ1_QUANTUM_WEIGHT
        type: uint32_t
        expected_size: 4
        expected_offset: 3416
        description: (read-write) Queue 1 idleSlopeCredit, Quantum or Weights
        fields:
          - name: ISCQW
            description: idleSlopeCredit, Quantum or Weights - idleSlopeCredit When
              AV feature is enabled, this field contains the idleSlopeCredit value
              required for the credit-based shaper algorithm for Queue 1.
            index: 0
            width: 21
            read: true
            write: true
      - name: MTL_TXQ1_SENDSLOPECREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3420
        description: (read-write) Queue 1 sendSlopeCredit
        fields:
          - name: SSC
            description: sendSlopeCredit Value When AV operation is enabled, this
              field contains the sendSlopeCredit value required for credit-based shaper
              algorithm for Queue 1.
            index: 0
            width: 14
            read: true
            write: true
      - name: MTL_TXQ1_HICREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3424
        description: (read-write) Queue 1 hiCredit
        fields:
          - name: HC
            description: hiCredit Value When the AV feature is enabled, this field
              contains the hiCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_TXQ1_LOCREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3428
        description: (read-write) Queue 1 loCredit
        fields:
          - name: LC
            description: loCredit Value When AV operation is enabled, this field contains
              the loCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_Q1_INTERRUPT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3436
        description: (read-write) Queue 1 Interrupt Control Status
        fields:
          - name: RXOIE
            description: Receive Queue Overflow Interrupt Enable When this bit is
              set, the Receive Queue Overflow interrupt is enabled.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXOVFIS
            description: Receive Queue Overflow Interrupt Status This bit indicates
              that the Receive Queue had an overflow while receiving the packet.
            index: 16
            width: 1
            read: true
            write: true
          - name: ABPSIE
            description: Average Bits Per Slot Interrupt Enable When this bit is set,
              the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average
              bits per slot status is updated.
            index: 9
            width: 1
            read: true
            write: true
          - name: TXUIE
            description: Transmit Queue Underflow Interrupt Enable When this bit is
              set, the Transmit Queue Underflow interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: ABPSIS
            description: Average Bits Per Slot Interrupt Status When set, this bit
              indicates that the MAC has updated the ABS value.
            index: 1
            width: 1
            read: true
            write: true
          - name: TXUNFIS
            description: Transmit Queue Underflow Interrupt Status This bit indicates
              that the Transmit Queue had an underflow while transmitting the packet.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_RXQ1_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3440
        description: (read-write) Queue 1 Receive Operation Mode
        fields:
          - name: RQS
            description: Receive Queue Size This field indicates the size of the allocated
              Receive queues in blocks of 256 bytes.
            index: 20
            width: 5
            read: true
            write: true
          - name: RFD
            description: 'Threshold for Deactivating Flow Control (in half-duplex
              and full-duplex modes) These bits control the threshold (fill-level
              of Rx queue) at which the flow control is de-asserted after activation:
              - 0: Full minus 1 KB, that is, FULL 1 KB - 1: Full minus 1.'
            index: 14
            width: 4
            read: true
            write: true
          - name: RFA
            description: 'Threshold for Activating Flow Control (in half-duplex and
              full-duplex These bits control the threshold (fill-level of Rx queue)
              at which the flow control is activated: For more information on encoding
              for this field, see RFD.'
            index: 8
            width: 4
            read: true
            write: true
          - name: EHFC
            description: Enable Hardware Flow Control When this bit is set, the flow
              control signal operation, based on the fill-level of Rx queue, is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: DIS_TCP_EF
            description: Disable Dropping of TCP/IP Checksum Error Packets When this
              bit is set, the MAC does not drop the packets which only have the errors
              detected by the Receive Checksum Offload engine.
            index: 6
            width: 1
            read: true
            write: true
          - name: RSF
            description: Receive Queue Store and Forward When this bit is set, the
              DWC_ether_qos reads a packet from the Rx queue only after the complete
              packet has been written to it, ignoring the RTC field of this register.
            index: 5
            width: 1
            read: true
            write: true
          - name: FEP
            description: Forward Error Packets When this bit is reset, the Rx queue
              drops packets with error status (CRC error, GMII_ER, watchdog timeout,
              or overflow).
            index: 4
            width: 1
            read: true
            write: true
          - name: FUP
            description: Forward Undersized Good Packets When this bit is set, the
              Rx queue forwards the undersized good packets (packets with no error
              and length less than 64 bytes), including pad-bytes and CRC.
            index: 3
            width: 1
            read: true
            write: true
          - name: RTC
            description: 'Receive Queue Threshold Control These bits control the threshold
              level of the MTL Rx queue (in bytes): The received packet is transferred
              to the application or DMA when the packet size within the MTL Rx queue
              is larger than the threshold.'
            index: 0
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_RXQ1_OPERATION_MODE_RTC
      - name: MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3444
        description: (read-write) Queue 1 Missed Packet and Overflow Counter
        fields:
          - name: MISCNTOVF
            description: Missed Packet Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Missed Packet Counter crossed the maximum limit.
            index: 27
            width: 1
            read: true
            write: false
          - name: MISPKTCNT
            description: Missed Packet Counter This field indicates the number of
              packets missed by the DWC_ether_qos because the application asserted
              ari_pkt_flush_i[] for this queue.
            index: 16
            width: 11
            read: true
            write: false
          - name: OVFCNTOVF
            description: Overflow Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Overflow Packet Counter field crossed the maximum
              limit.
            index: 11
            width: 1
            read: true
            write: false
          - name: OVFPKTCNT
            description: Overflow Packet Counter This field indicates the number of
              packets discarded by the DWC_ether_qos because of Receive queue overflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_RXQ1_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3448
        description: (read-write) Queue 1 Receive Debug
        fields:
          - name: PRXQ
            description: Number of Packets in Receive Queue This field indicates the
              current number of packets in the Rx Queue.
            index: 16
            width: 14
            read: true
            write: false
          - name: RXQSTS
            description: 'MTL Rx Queue Fill-Level Status This field gives the status
              of the fill-level of the Rx Queue:'
            index: 4
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ1_DEBUG_RXQSTS
          - name: RRCSTS
            description: 'MTL Rx Queue Read Controller State This field gives the
              state of the Rx queue Read controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ1_DEBUG_RRCSTS
          - name: RWCSTS
            description: MTL Rx Queue Write Controller Active Status When high, this
              bit indicates that the MTL Rx queue Write controller is active, and
              it is transferring a received packet to the Rx Queue.
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_RXQ1_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3452
        description: (read-write) Queue 1 Receive Control
        fields:
          - name: RXQ_FRM_ARBIT
            description: Receive Queue Packet Arbitration When this bit is set, the
              DWC_ether_qos drives the packet data to the ARI interface such that
              the entire packet data of currently-selected queue is transmitted before
              switching to other queue.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXQ_WEGT
            description: Receive Queue Weight This field indicates the weight assigned
              to the Rx Queue 0.
            index: 0
            width: 3
            read: true
            write: true
      - name: MTL_TXQ2_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3456
        description: (read-write) Queue 2 Transmit Operation Mode
        fields:
          - name: TQS
            description: Transmit Queue Size This field indicates the size of the
              allocated Transmit queues in blocks of 256 bytes.
            index: 16
            width: 5
            read: true
            write: true
          - name: TTC
            description: Transmit Threshold Control These bits control the threshold
              level of the MTL Tx Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ2_OPERATION_MODE_TTC
          - name: TXQEN
            description: Transmit Queue Enable This field is used to enable/disable
              the transmit queue 0.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ2_OPERATION_MODE_TXQEN
          - name: TSF
            description: Transmit Store and Forward When this bit is set, the transmission
              starts when a full packet resides in the MTL Tx queue.
            index: 1
            width: 1
            read: true
            write: true
          - name: FTQ
            description: Flush Transmit Queue When this bit is set, the Tx queue controller
              logic is reset to its default values.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_TXQ2_UNDERFLOW
        type: uint32_t
        expected_size: 4
        expected_offset: 3460
        description: (read-write) Queue 2 Underflow Counter
        fields:
          - name: UFCNTOVF
            description: Overflow Bit for Underflow Packet Counter This bit is set
              every time the Tx queue Underflow Packet Counter field overflows, that
              is, it has crossed the maximum count.
            index: 11
            width: 1
            read: true
            write: false
          - name: UFFRMCNT
            description: Underflow Packet Counter This field indicates the number
              of packets aborted by the controller because of Tx Queue Underflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_TXQ2_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3464
        description: (read-write) Queue 2 Transmit Debug
        fields:
          - name: STXSTSF
            description: Number of Status Words in Tx Status FIFO of Queue This field
              indicates the current number of status in the Tx Status FIFO of this
              queue.
            index: 20
            width: 3
            read: true
            write: false
          - name: PTXQ
            description: Number of Packets in the Transmit Queue This field indicates
              the current number of packets in the Tx Queue.
            index: 16
            width: 3
            read: true
            write: false
          - name: TXSTSFSTS
            description: MTL Tx Status FIFO Full Status When high, this bit indicates
              that the MTL Tx Status FIFO is full.
            index: 5
            width: 1
            read: true
            write: false
          - name: TXQSTS
            description: MTL Tx Queue Not Empty Status When this bit is high, it indicates
              that the MTL Tx Queue is not empty and some data is left for transmission.
            index: 4
            width: 1
            read: true
            write: false
          - name: TWCSTS
            description: MTL Tx Queue Write Controller Status When high, this bit
              indicates that the MTL Tx Queue Write Controller is active, and it is
              transferring the data to the Tx Queue.
            index: 3
            width: 1
            read: true
            write: false
          - name: TRCSTS
            description: 'MTL Tx Queue Read Controller Status This field indicates
              the state of the Tx Queue Read Controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_TXQ2_DEBUG_TRCSTS
          - name: TXQPAUSED
            description: 'Transmit Queue in Pause When this bit is high and the Rx
              flow control is enabled, it indicates that the Tx Queue is in the Pause
              condition (in the full-duplex only mode) because of the following: -
              Reception of the PFC packet for the priorities assigned to the Tx Queue
              when PFC is enabled - Reception of 802.'
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_TXQ2_ETS_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3472
        description: (read-write) Queue 2 ETS Control
        fields:
          - name: SLC
            description: Slot Count If the credit-based shaper algorithm is enabled,
              the software can program the number of slots (of duration programmed
              in DMA_CH[N]_SLOT_INTERVAL register) over which the average transmitted
              bits per slot, provided in the MTL_TXQ[N]_ETS_STATUS register, need
              to be computed for Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ2_ETS_CONTROL_SLC
          - name: CC
            description: Credit Control When this bit is set, the accumulated credit
              parameter in the credit-based shaper algorithm logic is not reset to
              zero when there is positive credit and no packet to transmit in Channel
              1.
            index: 3
            width: 1
            read: true
            write: true
          - name: AVALG
            description: 'AV Algorithm When Queue 1 is programmed for AV, this field
              configures the scheduling algorithm for this queue: This bit when set,
              indicates credit based shaper algorithm (CBS) is selected for Queue
              1 traffic.'
            index: 2
            width: 1
            read: true
            write: true
      - name: MTL_TXQ2_ETS_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3476
        description: (read-write) Queue 2 ETS Status
        fields:
          - name: ABS
            description: Average Bits per Slot This field contains the average transmitted
              bits per slot.
            index: 0
            width: 24
            read: true
            write: false
      - name: MTL_TXQ2_QUANTUM_WEIGHT
        type: uint32_t
        expected_size: 4
        expected_offset: 3480
        description: (read-write) Queue 2 idleSlopeCredit, Quantum or Weights
        fields:
          - name: ISCQW
            description: idleSlopeCredit, Quantum or Weights - idleSlopeCredit When
              AV feature is enabled, this field contains the idleSlopeCredit value
              required for the credit-based shaper algorithm for Queue 1.
            index: 0
            width: 21
            read: true
            write: true
      - name: MTL_TXQ2_SENDSLOPECREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3484
        description: (read-write) Queue 2 sendSlopeCredit
        fields:
          - name: SSC
            description: sendSlopeCredit Value When AV operation is enabled, this
              field contains the sendSlopeCredit value required for credit-based shaper
              algorithm for Queue 1.
            index: 0
            width: 14
            read: true
            write: true
      - name: MTL_TXQ2_HICREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3488
        description: (read-write) Queue 2 hiCredit
        fields:
          - name: HC
            description: hiCredit Value When the AV feature is enabled, this field
              contains the hiCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_TXQ2_LOCREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3492
        description: (read-write) Queue 2 loCredit
        fields:
          - name: LC
            description: loCredit Value When AV operation is enabled, this field contains
              the loCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_Q2_INTERRUPT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3500
        description: (read-write) Queue 2 Interrupt Control Status
        fields:
          - name: RXOIE
            description: Receive Queue Overflow Interrupt Enable When this bit is
              set, the Receive Queue Overflow interrupt is enabled.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXOVFIS
            description: Receive Queue Overflow Interrupt Status This bit indicates
              that the Receive Queue had an overflow while receiving the packet.
            index: 16
            width: 1
            read: true
            write: true
          - name: ABPSIE
            description: Average Bits Per Slot Interrupt Enable When this bit is set,
              the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average
              bits per slot status is updated.
            index: 9
            width: 1
            read: true
            write: true
          - name: TXUIE
            description: Transmit Queue Underflow Interrupt Enable When this bit is
              set, the Transmit Queue Underflow interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: ABPSIS
            description: Average Bits Per Slot Interrupt Status When set, this bit
              indicates that the MAC has updated the ABS value.
            index: 1
            width: 1
            read: true
            write: true
          - name: TXUNFIS
            description: Transmit Queue Underflow Interrupt Status This bit indicates
              that the Transmit Queue had an underflow while transmitting the packet.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_RXQ2_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3504
        description: (read-write) Queue 2 Receive Operation Mode
        fields:
          - name: RQS
            description: Receive Queue Size This field indicates the size of the allocated
              Receive queues in blocks of 256 bytes.
            index: 20
            width: 5
            read: true
            write: true
          - name: RFD
            description: 'Threshold for Deactivating Flow Control (in half-duplex
              and full-duplex modes) These bits control the threshold (fill-level
              of Rx queue) at which the flow control is de-asserted after activation:
              - 0: Full minus 1 KB, that is, FULL 1 KB - 1: Full minus 1.'
            index: 14
            width: 4
            read: true
            write: true
          - name: RFA
            description: 'Threshold for Activating Flow Control (in half-duplex and
              full-duplex These bits control the threshold (fill-level of Rx queue)
              at which the flow control is activated: For more information on encoding
              for this field, see RFD.'
            index: 8
            width: 4
            read: true
            write: true
          - name: EHFC
            description: Enable Hardware Flow Control When this bit is set, the flow
              control signal operation, based on the fill-level of Rx queue, is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: DIS_TCP_EF
            description: Disable Dropping of TCP/IP Checksum Error Packets When this
              bit is set, the MAC does not drop the packets which only have the errors
              detected by the Receive Checksum Offload engine.
            index: 6
            width: 1
            read: true
            write: true
          - name: RSF
            description: Receive Queue Store and Forward When this bit is set, the
              DWC_ether_qos reads a packet from the Rx queue only after the complete
              packet has been written to it, ignoring the RTC field of this register.
            index: 5
            width: 1
            read: true
            write: true
          - name: FEP
            description: Forward Error Packets When this bit is reset, the Rx queue
              drops packets with error status (CRC error, GMII_ER, watchdog timeout,
              or overflow).
            index: 4
            width: 1
            read: true
            write: true
          - name: FUP
            description: Forward Undersized Good Packets When this bit is set, the
              Rx queue forwards the undersized good packets (packets with no error
              and length less than 64 bytes), including pad-bytes and CRC.
            index: 3
            width: 1
            read: true
            write: true
          - name: RTC
            description: 'Receive Queue Threshold Control These bits control the threshold
              level of the MTL Rx queue (in bytes): The received packet is transferred
              to the application or DMA when the packet size within the MTL Rx queue
              is larger than the threshold.'
            index: 0
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_RXQ2_OPERATION_MODE_RTC
      - name: MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3508
        description: (read-write) Queue 2 Missed Packet and Overflow Counter
        fields:
          - name: MISCNTOVF
            description: Missed Packet Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Missed Packet Counter crossed the maximum limit.
            index: 27
            width: 1
            read: true
            write: false
          - name: MISPKTCNT
            description: Missed Packet Counter This field indicates the number of
              packets missed by the DWC_ether_qos because the application asserted
              ari_pkt_flush_i[] for this queue.
            index: 16
            width: 11
            read: true
            write: false
          - name: OVFCNTOVF
            description: Overflow Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Overflow Packet Counter field crossed the maximum
              limit.
            index: 11
            width: 1
            read: true
            write: false
          - name: OVFPKTCNT
            description: Overflow Packet Counter This field indicates the number of
              packets discarded by the DWC_ether_qos because of Receive queue overflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_RXQ2_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3512
        description: (read-write) Queue 2 Receive Debug
        fields:
          - name: PRXQ
            description: Number of Packets in Receive Queue This field indicates the
              current number of packets in the Rx Queue.
            index: 16
            width: 14
            read: true
            write: false
          - name: RXQSTS
            description: 'MTL Rx Queue Fill-Level Status This field gives the status
              of the fill-level of the Rx Queue:'
            index: 4
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ2_DEBUG_RXQSTS
          - name: RRCSTS
            description: 'MTL Rx Queue Read Controller State This field gives the
              state of the Rx queue Read controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ2_DEBUG_RRCSTS
          - name: RWCSTS
            description: MTL Rx Queue Write Controller Active Status When high, this
              bit indicates that the MTL Rx queue Write controller is active, and
              it is transferring a received packet to the Rx Queue.
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_RXQ2_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3516
        description: (read-write) Queue 2 Receive Control
        fields:
          - name: RXQ_FRM_ARBIT
            description: Receive Queue Packet Arbitration When this bit is set, the
              DWC_ether_qos drives the packet data to the ARI interface such that
              the entire packet data of currently-selected queue is transmitted before
              switching to other queue.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXQ_WEGT
            description: Receive Queue Weight This field indicates the weight assigned
              to the Rx Queue 0.
            index: 0
            width: 3
            read: true
            write: true
      - name: MTL_TXQ3_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3520
        description: (read-write) Queue 3 Transmit Operation Mode
        fields:
          - name: TQS
            description: Transmit Queue Size This field indicates the size of the
              allocated Transmit queues in blocks of 256 bytes.
            index: 16
            width: 5
            read: true
            write: true
          - name: TTC
            description: Transmit Threshold Control These bits control the threshold
              level of the MTL Tx Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ3_OPERATION_MODE_TTC
          - name: TXQEN
            description: Transmit Queue Enable This field is used to enable/disable
              the transmit queue 0.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ3_OPERATION_MODE_TXQEN
          - name: TSF
            description: Transmit Store and Forward When this bit is set, the transmission
              starts when a full packet resides in the MTL Tx queue.
            index: 1
            width: 1
            read: true
            write: true
          - name: FTQ
            description: Flush Transmit Queue When this bit is set, the Tx queue controller
              logic is reset to its default values.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_TXQ3_UNDERFLOW
        type: uint32_t
        expected_size: 4
        expected_offset: 3524
        description: (read-write) Queue 3 Underflow Counter
        fields:
          - name: UFCNTOVF
            description: Overflow Bit for Underflow Packet Counter This bit is set
              every time the Tx queue Underflow Packet Counter field overflows, that
              is, it has crossed the maximum count.
            index: 11
            width: 1
            read: true
            write: false
          - name: UFFRMCNT
            description: Underflow Packet Counter This field indicates the number
              of packets aborted by the controller because of Tx Queue Underflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_TXQ3_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3528
        description: (read-write) Queue 3 Transmit Debug
        fields:
          - name: STXSTSF
            description: Number of Status Words in Tx Status FIFO of Queue This field
              indicates the current number of status in the Tx Status FIFO of this
              queue.
            index: 20
            width: 3
            read: true
            write: false
          - name: PTXQ
            description: Number of Packets in the Transmit Queue This field indicates
              the current number of packets in the Tx Queue.
            index: 16
            width: 3
            read: true
            write: false
          - name: TXSTSFSTS
            description: MTL Tx Status FIFO Full Status When high, this bit indicates
              that the MTL Tx Status FIFO is full.
            index: 5
            width: 1
            read: true
            write: false
          - name: TXQSTS
            description: MTL Tx Queue Not Empty Status When this bit is high, it indicates
              that the MTL Tx Queue is not empty and some data is left for transmission.
            index: 4
            width: 1
            read: true
            write: false
          - name: TWCSTS
            description: MTL Tx Queue Write Controller Status When high, this bit
              indicates that the MTL Tx Queue Write Controller is active, and it is
              transferring the data to the Tx Queue.
            index: 3
            width: 1
            read: true
            write: false
          - name: TRCSTS
            description: 'MTL Tx Queue Read Controller Status This field indicates
              the state of the Tx Queue Read Controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_TXQ3_DEBUG_TRCSTS
          - name: TXQPAUSED
            description: 'Transmit Queue in Pause When this bit is high and the Rx
              flow control is enabled, it indicates that the Tx Queue is in the Pause
              condition (in the full-duplex only mode) because of the following: -
              Reception of the PFC packet for the priorities assigned to the Tx Queue
              when PFC is enabled - Reception of 802.'
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_TXQ3_ETS_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3536
        description: (read-write) Queue 3 ETS Control
        fields:
          - name: SLC
            description: Slot Count If the credit-based shaper algorithm is enabled,
              the software can program the number of slots (of duration programmed
              in DMA_CH[N]_SLOT_INTERVAL register) over which the average transmitted
              bits per slot, provided in the MTL_TXQ[N]_ETS_STATUS register, need
              to be computed for Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ3_ETS_CONTROL_SLC
          - name: CC
            description: Credit Control When this bit is set, the accumulated credit
              parameter in the credit-based shaper algorithm logic is not reset to
              zero when there is positive credit and no packet to transmit in Channel
              1.
            index: 3
            width: 1
            read: true
            write: true
          - name: AVALG
            description: 'AV Algorithm When Queue 1 is programmed for AV, this field
              configures the scheduling algorithm for this queue: This bit when set,
              indicates credit based shaper algorithm (CBS) is selected for Queue
              1 traffic.'
            index: 2
            width: 1
            read: true
            write: true
      - name: MTL_TXQ3_ETS_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3540
        description: (read-write) Queue 3 ETS Status
        fields:
          - name: ABS
            description: Average Bits per Slot This field contains the average transmitted
              bits per slot.
            index: 0
            width: 24
            read: true
            write: false
      - name: MTL_TXQ3_QUANTUM_WEIGHT
        type: uint32_t
        expected_size: 4
        expected_offset: 3544
        description: (read-write) Queue 3 idleSlopeCredit, Quantum or Weights
        fields:
          - name: ISCQW
            description: idleSlopeCredit, Quantum or Weights - idleSlopeCredit When
              AV feature is enabled, this field contains the idleSlopeCredit value
              required for the credit-based shaper algorithm for Queue 1.
            index: 0
            width: 21
            read: true
            write: true
      - name: MTL_TXQ3_SENDSLOPECREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3548
        description: (read-write) Queue 3 sendSlopeCredit
        fields:
          - name: SSC
            description: sendSlopeCredit Value When AV operation is enabled, this
              field contains the sendSlopeCredit value required for credit-based shaper
              algorithm for Queue 1.
            index: 0
            width: 14
            read: true
            write: true
      - name: MTL_TXQ3_HICREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3552
        description: (read-write) Queue 3 hiCredit
        fields:
          - name: HC
            description: hiCredit Value When the AV feature is enabled, this field
              contains the hiCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_TXQ3_LOCREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3556
        description: (read-write) Queue 3 loCredit
        fields:
          - name: LC
            description: loCredit Value When AV operation is enabled, this field contains
              the loCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_Q3_INTERRUPT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3564
        description: (read-write) Queue 3 Interrupt Control Status
        fields:
          - name: RXOIE
            description: Receive Queue Overflow Interrupt Enable When this bit is
              set, the Receive Queue Overflow interrupt is enabled.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXOVFIS
            description: Receive Queue Overflow Interrupt Status This bit indicates
              that the Receive Queue had an overflow while receiving the packet.
            index: 16
            width: 1
            read: true
            write: true
          - name: ABPSIE
            description: Average Bits Per Slot Interrupt Enable When this bit is set,
              the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average
              bits per slot status is updated.
            index: 9
            width: 1
            read: true
            write: true
          - name: TXUIE
            description: Transmit Queue Underflow Interrupt Enable When this bit is
              set, the Transmit Queue Underflow interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: ABPSIS
            description: Average Bits Per Slot Interrupt Status When set, this bit
              indicates that the MAC has updated the ABS value.
            index: 1
            width: 1
            read: true
            write: true
          - name: TXUNFIS
            description: Transmit Queue Underflow Interrupt Status This bit indicates
              that the Transmit Queue had an underflow while transmitting the packet.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_RXQ3_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3568
        description: (read-write) Queue 3 Receive Operation Mode
        fields:
          - name: RQS
            description: Receive Queue Size This field indicates the size of the allocated
              Receive queues in blocks of 256 bytes.
            index: 20
            width: 5
            read: true
            write: true
          - name: RFD
            description: 'Threshold for Deactivating Flow Control (in half-duplex
              and full-duplex modes) These bits control the threshold (fill-level
              of Rx queue) at which the flow control is de-asserted after activation:
              - 0: Full minus 1 KB, that is, FULL 1 KB - 1: Full minus 1.'
            index: 14
            width: 4
            read: true
            write: true
          - name: RFA
            description: 'Threshold for Activating Flow Control (in half-duplex and
              full-duplex These bits control the threshold (fill-level of Rx queue)
              at which the flow control is activated: For more information on encoding
              for this field, see RFD.'
            index: 8
            width: 4
            read: true
            write: true
          - name: EHFC
            description: Enable Hardware Flow Control When this bit is set, the flow
              control signal operation, based on the fill-level of Rx queue, is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: DIS_TCP_EF
            description: Disable Dropping of TCP/IP Checksum Error Packets When this
              bit is set, the MAC does not drop the packets which only have the errors
              detected by the Receive Checksum Offload engine.
            index: 6
            width: 1
            read: true
            write: true
          - name: RSF
            description: Receive Queue Store and Forward When this bit is set, the
              DWC_ether_qos reads a packet from the Rx queue only after the complete
              packet has been written to it, ignoring the RTC field of this register.
            index: 5
            width: 1
            read: true
            write: true
          - name: FEP
            description: Forward Error Packets When this bit is reset, the Rx queue
              drops packets with error status (CRC error, GMII_ER, watchdog timeout,
              or overflow).
            index: 4
            width: 1
            read: true
            write: true
          - name: FUP
            description: Forward Undersized Good Packets When this bit is set, the
              Rx queue forwards the undersized good packets (packets with no error
              and length less than 64 bytes), including pad-bytes and CRC.
            index: 3
            width: 1
            read: true
            write: true
          - name: RTC
            description: 'Receive Queue Threshold Control These bits control the threshold
              level of the MTL Rx queue (in bytes): The received packet is transferred
              to the application or DMA when the packet size within the MTL Rx queue
              is larger than the threshold.'
            index: 0
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_RXQ3_OPERATION_MODE_RTC
      - name: MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3572
        description: (read-write) Queue 3 Missed Packet and Overflow Counter
        fields:
          - name: MISCNTOVF
            description: Missed Packet Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Missed Packet Counter crossed the maximum limit.
            index: 27
            width: 1
            read: true
            write: false
          - name: MISPKTCNT
            description: Missed Packet Counter This field indicates the number of
              packets missed by the DWC_ether_qos because the application asserted
              ari_pkt_flush_i[] for this queue.
            index: 16
            width: 11
            read: true
            write: false
          - name: OVFCNTOVF
            description: Overflow Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Overflow Packet Counter field crossed the maximum
              limit.
            index: 11
            width: 1
            read: true
            write: false
          - name: OVFPKTCNT
            description: Overflow Packet Counter This field indicates the number of
              packets discarded by the DWC_ether_qos because of Receive queue overflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_RXQ3_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3576
        description: (read-write) Queue 3 Receive Debug
        fields:
          - name: PRXQ
            description: Number of Packets in Receive Queue This field indicates the
              current number of packets in the Rx Queue.
            index: 16
            width: 14
            read: true
            write: false
          - name: RXQSTS
            description: 'MTL Rx Queue Fill-Level Status This field gives the status
              of the fill-level of the Rx Queue:'
            index: 4
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ3_DEBUG_RXQSTS
          - name: RRCSTS
            description: 'MTL Rx Queue Read Controller State This field gives the
              state of the Rx queue Read controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ3_DEBUG_RRCSTS
          - name: RWCSTS
            description: MTL Rx Queue Write Controller Active Status When high, this
              bit indicates that the MTL Rx queue Write controller is active, and
              it is transferring a received packet to the Rx Queue.
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_RXQ3_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3580
        description: (read-write) Queue 3 Receive Control
        fields:
          - name: RXQ_FRM_ARBIT
            description: Receive Queue Packet Arbitration When this bit is set, the
              DWC_ether_qos drives the packet data to the ARI interface such that
              the entire packet data of currently-selected queue is transmitted before
              switching to other queue.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXQ_WEGT
            description: Receive Queue Weight This field indicates the weight assigned
              to the Rx Queue 0.
            index: 0
            width: 3
            read: true
            write: true
      - name: MTL_TXQ4_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3584
        description: (read-write) Queue 4 Transmit Operation Mode
        fields:
          - name: TQS
            description: Transmit Queue Size This field indicates the size of the
              allocated Transmit queues in blocks of 256 bytes.
            index: 16
            width: 5
            read: true
            write: true
          - name: TTC
            description: Transmit Threshold Control These bits control the threshold
              level of the MTL Tx Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ4_OPERATION_MODE_TTC
          - name: TXQEN
            description: Transmit Queue Enable This field is used to enable/disable
              the transmit queue 0.
            index: 2
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ4_OPERATION_MODE_TXQEN
          - name: TSF
            description: Transmit Store and Forward When this bit is set, the transmission
              starts when a full packet resides in the MTL Tx queue.
            index: 1
            width: 1
            read: true
            write: true
          - name: FTQ
            description: Flush Transmit Queue When this bit is set, the Tx queue controller
              logic is reset to its default values.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_TXQ4_UNDERFLOW
        type: uint32_t
        expected_size: 4
        expected_offset: 3588
        description: (read-write) Queue 4 Underflow Counter
        fields:
          - name: UFCNTOVF
            description: Overflow Bit for Underflow Packet Counter This bit is set
              every time the Tx queue Underflow Packet Counter field overflows, that
              is, it has crossed the maximum count.
            index: 11
            width: 1
            read: true
            write: false
          - name: UFFRMCNT
            description: Underflow Packet Counter This field indicates the number
              of packets aborted by the controller because of Tx Queue Underflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_TXQ4_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3592
        description: (read-write) Queue 4 Transmit Debug
        fields:
          - name: STXSTSF
            description: Number of Status Words in Tx Status FIFO of Queue This field
              indicates the current number of status in the Tx Status FIFO of this
              queue.
            index: 20
            width: 3
            read: true
            write: false
          - name: PTXQ
            description: Number of Packets in the Transmit Queue This field indicates
              the current number of packets in the Tx Queue.
            index: 16
            width: 3
            read: true
            write: false
          - name: TXSTSFSTS
            description: MTL Tx Status FIFO Full Status When high, this bit indicates
              that the MTL Tx Status FIFO is full.
            index: 5
            width: 1
            read: true
            write: false
          - name: TXQSTS
            description: MTL Tx Queue Not Empty Status When this bit is high, it indicates
              that the MTL Tx Queue is not empty and some data is left for transmission.
            index: 4
            width: 1
            read: true
            write: false
          - name: TWCSTS
            description: MTL Tx Queue Write Controller Status When high, this bit
              indicates that the MTL Tx Queue Write Controller is active, and it is
              transferring the data to the Tx Queue.
            index: 3
            width: 1
            read: true
            write: false
          - name: TRCSTS
            description: 'MTL Tx Queue Read Controller Status This field indicates
              the state of the Tx Queue Read Controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_TXQ4_DEBUG_TRCSTS
          - name: TXQPAUSED
            description: 'Transmit Queue in Pause When this bit is high and the Rx
              flow control is enabled, it indicates that the Tx Queue is in the Pause
              condition (in the full-duplex only mode) because of the following: -
              Reception of the PFC packet for the priorities assigned to the Tx Queue
              when PFC is enabled - Reception of 802.'
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_TXQ4_ETS_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3600
        description: (read-write) Queue 4 ETS Control
        fields:
          - name: SLC
            description: Slot Count If the credit-based shaper algorithm is enabled,
              the software can program the number of slots (of duration programmed
              in DMA_CH[N]_SLOT_INTERVAL register) over which the average transmitted
              bits per slot, provided in the MTL_TXQ[N]_ETS_STATUS register, need
              to be computed for Queue.
            index: 4
            width: 3
            read: true
            write: true
            type: ENET_QOS_MTL_TXQ4_ETS_CONTROL_SLC
          - name: CC
            description: Credit Control When this bit is set, the accumulated credit
              parameter in the credit-based shaper algorithm logic is not reset to
              zero when there is positive credit and no packet to transmit in Channel
              1.
            index: 3
            width: 1
            read: true
            write: true
          - name: AVALG
            description: 'AV Algorithm When Queue 1 is programmed for AV, this field
              configures the scheduling algorithm for this queue: This bit when set,
              indicates credit based shaper algorithm (CBS) is selected for Queue
              1 traffic.'
            index: 2
            width: 1
            read: true
            write: true
      - name: MTL_TXQ4_ETS_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3604
        description: (read-write) Queue 4 ETS Status
        fields:
          - name: ABS
            description: Average Bits per Slot This field contains the average transmitted
              bits per slot.
            index: 0
            width: 24
            read: true
            write: false
      - name: MTL_TXQ4_QUANTUM_WEIGHT
        type: uint32_t
        expected_size: 4
        expected_offset: 3608
        description: (read-write) Queue 4 idleSlopeCredit, Quantum or Weights
        fields:
          - name: ISCQW
            description: idleSlopeCredit, Quantum or Weights - idleSlopeCredit When
              AV feature is enabled, this field contains the idleSlopeCredit value
              required for the credit-based shaper algorithm for Queue 1.
            index: 0
            width: 21
            read: true
            write: true
      - name: MTL_TXQ4_SENDSLOPECREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3612
        description: (read-write) Queue 4 sendSlopeCredit
        fields:
          - name: SSC
            description: sendSlopeCredit Value When AV operation is enabled, this
              field contains the sendSlopeCredit value required for credit-based shaper
              algorithm for Queue 1.
            index: 0
            width: 14
            read: true
            write: true
      - name: MTL_TXQ4_HICREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3616
        description: (read-write) Queue 4 hiCredit
        fields:
          - name: HC
            description: hiCredit Value When the AV feature is enabled, this field
              contains the hiCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_TXQ4_LOCREDIT
        type: uint32_t
        expected_size: 4
        expected_offset: 3620
        description: (read-write) Queue 4 loCredit
        fields:
          - name: LC
            description: loCredit Value When AV operation is enabled, this field contains
              the loCredit value required for the credit-based shaper algorithm.
            index: 0
            width: 29
            read: true
            write: true
      - name: MTL_Q4_INTERRUPT_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 3628
        description: (read-write) Queue 4 Interrupt Control Status
        fields:
          - name: RXOIE
            description: Receive Queue Overflow Interrupt Enable When this bit is
              set, the Receive Queue Overflow interrupt is enabled.
            index: 24
            width: 1
            read: true
            write: true
          - name: RXOVFIS
            description: Receive Queue Overflow Interrupt Status This bit indicates
              that the Receive Queue had an overflow while receiving the packet.
            index: 16
            width: 1
            read: true
            write: true
          - name: ABPSIE
            description: Average Bits Per Slot Interrupt Enable When this bit is set,
              the MAC asserts the sbd_intr_o or mci_intr_o interrupt when the average
              bits per slot status is updated.
            index: 9
            width: 1
            read: true
            write: true
          - name: TXUIE
            description: Transmit Queue Underflow Interrupt Enable When this bit is
              set, the Transmit Queue Underflow interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: ABPSIS
            description: Average Bits Per Slot Interrupt Status When set, this bit
              indicates that the MAC has updated the ABS value.
            index: 1
            width: 1
            read: true
            write: true
          - name: TXUNFIS
            description: Transmit Queue Underflow Interrupt Status This bit indicates
              that the Transmit Queue had an underflow while transmitting the packet.
            index: 0
            width: 1
            read: true
            write: true
      - name: MTL_RXQ4_OPERATION_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 3632
        description: (read-write) Queue 4 Receive Operation Mode
        fields:
          - name: RQS
            description: Receive Queue Size This field indicates the size of the allocated
              Receive queues in blocks of 256 bytes.
            index: 20
            width: 5
            read: true
            write: true
          - name: RFD
            description: 'Threshold for Deactivating Flow Control (in half-duplex
              and full-duplex modes) These bits control the threshold (fill-level
              of Rx queue) at which the flow control is de-asserted after activation:
              - 0: Full minus 1 KB, that is, FULL 1 KB - 1: Full minus 1.'
            index: 14
            width: 4
            read: true
            write: true
          - name: RFA
            description: 'Threshold for Activating Flow Control (in half-duplex and
              full-duplex These bits control the threshold (fill-level of Rx queue)
              at which the flow control is activated: For more information on encoding
              for this field, see RFD.'
            index: 8
            width: 4
            read: true
            write: true
          - name: EHFC
            description: Enable Hardware Flow Control When this bit is set, the flow
              control signal operation, based on the fill-level of Rx queue, is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: DIS_TCP_EF
            description: Disable Dropping of TCP/IP Checksum Error Packets When this
              bit is set, the MAC does not drop the packets which only have the errors
              detected by the Receive Checksum Offload engine.
            index: 6
            width: 1
            read: true
            write: true
          - name: RSF
            description: Receive Queue Store and Forward When this bit is set, the
              DWC_ether_qos reads a packet from the Rx queue only after the complete
              packet has been written to it, ignoring the RTC field of this register.
            index: 5
            width: 1
            read: true
            write: true
          - name: FEP
            description: Forward Error Packets When this bit is reset, the Rx queue
              drops packets with error status (CRC error, GMII_ER, watchdog timeout,
              or overflow).
            index: 4
            width: 1
            read: true
            write: true
          - name: FUP
            description: Forward Undersized Good Packets When this bit is set, the
              Rx queue forwards the undersized good packets (packets with no error
              and length less than 64 bytes), including pad-bytes and CRC.
            index: 3
            width: 1
            read: true
            write: true
          - name: RTC
            description: 'Receive Queue Threshold Control These bits control the threshold
              level of the MTL Rx queue (in bytes): The received packet is transferred
              to the application or DMA when the packet size within the MTL Rx queue
              is larger than the threshold.'
            index: 0
            width: 2
            read: true
            write: true
            type: ENET_QOS_MTL_RXQ4_OPERATION_MODE_RTC
      - name: MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 3636
        description: (read-write) Queue 4 Missed Packet and Overflow Counter
        fields:
          - name: MISCNTOVF
            description: Missed Packet Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Missed Packet Counter crossed the maximum limit.
            index: 27
            width: 1
            read: true
            write: false
          - name: MISPKTCNT
            description: Missed Packet Counter This field indicates the number of
              packets missed by the DWC_ether_qos because the application asserted
              ari_pkt_flush_i[] for this queue.
            index: 16
            width: 11
            read: true
            write: false
          - name: OVFCNTOVF
            description: Overflow Counter Overflow Bit When set, this bit indicates
              that the Rx Queue Overflow Packet Counter field crossed the maximum
              limit.
            index: 11
            width: 1
            read: true
            write: false
          - name: OVFPKTCNT
            description: Overflow Packet Counter This field indicates the number of
              packets discarded by the DWC_ether_qos because of Receive queue overflow.
            index: 0
            width: 11
            read: true
            write: false
      - name: MTL_RXQ4_DEBUG
        type: uint32_t
        expected_size: 4
        expected_offset: 3640
        description: (read-write) Queue 4 Receive Debug
        fields:
          - name: PRXQ
            description: Number of Packets in Receive Queue This field indicates the
              current number of packets in the Rx Queue.
            index: 16
            width: 14
            read: true
            write: false
          - name: RXQSTS
            description: 'MTL Rx Queue Fill-Level Status This field gives the status
              of the fill-level of the Rx Queue:'
            index: 4
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ4_DEBUG_RXQSTS
          - name: RRCSTS
            description: 'MTL Rx Queue Read Controller State This field gives the
              state of the Rx queue Read controller:'
            index: 1
            width: 2
            read: true
            write: false
            type: ENET_QOS_MTL_RXQ4_DEBUG_RRCSTS
          - name: RWCSTS
            description: MTL Rx Queue Write Controller Active Status When high, this
              bit indicates that the MTL Rx queue Write controller is active, and
              it is transferring a received packet to the Rx Queue.
            index: 0
            width: 1
            read: true
            write: false
      - name: MTL_RXQ4_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 3644
        description: (read-write) Queue 4 Receive Control
        fields:
          - name: RXQ_FRM_ARBIT
            description: Receive Queue Packet Arbitration When this bit is set, the
              DWC_ether_qos drives the packet data to the ARI interface such that
              the entire packet data of currently-selected queue is transmitted before
              switching to other queue.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXQ_WEGT
            description: Receive Queue Weight This field indicates the weight assigned
              to the Rx Queue 0.
            index: 0
            width: 3
            read: true
            write: true
      - name: DMA_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 4096
        description: (read-write) DMA Bus Mode
        fields:
          - name: INTM
            description: Interrupt Mode This field defines the interrupt mode of DWC_ether_qos.
            index: 16
            width: 2
            read: true
            write: true
            type: ENET_QOS_DMA_MODE_INTM
          - name: DSPW
            description: Descriptor Posted Write When this bit is set to 0, the descriptor
              writes are always non-posted.
            index: 8
            width: 1
            read: true
            write: true
          - name: SWR
            description: Software Reset When this bit is set, the MAC and the DMA
              controller reset the logic and all internal registers of the DMA, MTL,
              and MAC.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_SYSBUS_MODE
        type: uint32_t
        expected_size: 4
        expected_offset: 4100
        description: (read-write) DMA System Bus Mode
        fields:
          - name: EN_LPI
            description: Enable Low Power Interface (LPI) When set to 1, this bit
              enables the LPI mode supported by the EQOS-AXI configuration and accepts
              the LPI request from the AXI System Clock controller.
            index: 31
            width: 1
            read: true
            write: true
          - name: LPI_XIT_PKT
            description: Unlock on Magic Packet or Remote Wake-Up Packet When set
              to 1, this bit enables the AXI master to come out of the LPI mode only
              when the magic packet or remote wake-up packet is received.
            index: 30
            width: 1
            read: true
            write: true
          - name: WR_OSR_LMT
            description: AXI Maximum Write Outstanding Request Limit This value limits
              the maximum outstanding request on the AXI write interface.
            index: 24
            width: 4
            read: true
            write: true
          - name: RD_OSR_LMT
            description: AXI Maximum Read Outstanding Request Limit This value limits
              the maximum outstanding request on the AXI read interface.
            index: 16
            width: 4
            read: true
            write: true
          - name: ONEKBBE
            description: 1 KB Boundary Crossing Enable for the EQOS-AXI Master When
              set, the burst transfers performed by the EQOS-AXI master do not cross
              1 KB boundary.
            index: 13
            width: 1
            read: true
            write: true
          - name: AAL
            description: Address-Aligned Beats When this bit is set to 1, the EQOS-AXI
              or EQOS-AHB master performs address-aligned burst transfers on Read
              and Write channels.
            index: 12
            width: 1
            read: true
            write: true
          - name: AALE
            description: Automatic AXI LPI enable When set to 1, enables the AXI master
              to enter into LPI state when there is no activity in the DWC_ether_qos
              for number of system clock cycles programmed in the LPIEI field of DMA_AXI_LPI_ENTRY_INTERVAL
              register.
            index: 10
            width: 1
            read: true
            write: true
          - name: BLEN16
            description: AXI Burst Length 16 When this bit is set to 1 or the FB bit
              is set to 0, the EQOS-AXI master can select a burst length of 16 on
              the AXI interface.
            index: 3
            width: 1
            read: true
            write: true
          - name: BLEN8
            description: AXI Burst Length 8 When this bit is set to 1 or the FB bit
              is set to 0, the EQOS-AXI master can select a burst length of 8 on the
              AXI interface.
            index: 2
            width: 1
            read: true
            write: true
          - name: BLEN4
            description: AXI Burst Length 4 When this bit is set to 1 or the FB bit
              is set to 0, the EQOS-AXI master can select a burst length of 4 on the
              AXI interface.
            index: 1
            width: 1
            read: true
            write: true
          - name: FB
            description: Fixed Burst Length When this bit is set to 1, the EQOS-AXI
              master initiates burst transfers of specified lengths as given below.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_INTERRUPT_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4104
        description: (read-write) DMA Interrupt Status
        fields:
          - name: MACIS
            description: MAC Interrupt Status This bit indicates an interrupt event
              in the MAC.
            index: 17
            width: 1
            read: true
            write: false
          - name: MTLIS
            description: MTL Interrupt Status This bit indicates an interrupt event
              in the MTL.
            index: 16
            width: 1
            read: true
            write: false
          - name: DC4IS
            description: DMA Channel 4 Interrupt Status This bit indicates an interrupt
              event in DMA Channel 4.
            index: 4
            width: 1
            read: true
            write: false
          - name: DC3IS
            description: DMA Channel 3 Interrupt Status This bit indicates an interrupt
              event in DMA Channel 3.
            index: 3
            width: 1
            read: true
            write: false
          - name: DC2IS
            description: DMA Channel 2 Interrupt Status This bit indicates an interrupt
              event in DMA Channel 2.
            index: 2
            width: 1
            read: true
            write: false
          - name: DC1IS
            description: DMA Channel 1 Interrupt Status This bit indicates an interrupt
              event in DMA Channel 1.
            index: 1
            width: 1
            read: true
            write: false
          - name: DC0IS
            description: DMA Channel 0 Interrupt Status This bit indicates an interrupt
              event in DMA Channel 0.
            index: 0
            width: 1
            read: true
            write: false
      - name: DMA_DEBUG_STATUS0
        type: uint32_t
        expected_size: 4
        expected_offset: 4108
        description: (read-write) DMA Debug Status 0
        fields:
          - name: TPS2
            description: DMA Channel 2 Transmit Process State This field indicates
              the Tx DMA FSM state for Channel 2.
            index: 28
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS0_TPS2
          - name: RPS2
            description: DMA Channel 2 Receive Process State This field indicates
              the Rx DMA FSM state for Channel 2.
            index: 24
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS0_RPS2
          - name: TPS1
            description: DMA Channel 1 Transmit Process State This field indicates
              the Tx DMA FSM state for Channel 1.
            index: 20
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS0_TPS1
          - name: RPS1
            description: DMA Channel 1 Receive Process State This field indicates
              the Rx DMA FSM state for Channel 1.
            index: 16
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS0_RPS1
          - name: TPS0
            description: DMA Channel 0 Transmit Process State This field indicates
              the Tx DMA FSM state for Channel 0.
            index: 12
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS0_TPS0
          - name: RPS0
            description: DMA Channel 0 Receive Process State This field indicates
              the Rx DMA FSM state for Channel 0.
            index: 8
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS0_RPS0
          - name: AXRHSTS
            description: AXI Master Read Channel Status When high, this bit indicates
              that the read channel of the AXI master is active, and it is transferring
              the data.
            index: 1
            width: 1
            read: true
            write: false
          - name: AXWHSTS
            description: AXI Master Write Channel When high, this bit indicates that
              the write channel of the AXI master is active, and it is transferring
              data.
            index: 0
            width: 1
            read: true
            write: false
      - name: DMA_DEBUG_STATUS1
        type: uint32_t
        expected_size: 4
        expected_offset: 4112
        description: (read-write) DMA Debug Status 1
        fields:
          - name: TPS4
            description: DMA Channel 4 Transmit Process State This field indicates
              the Tx DMA FSM state for Channel 4.
            index: 12
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS1_TPS4
          - name: RPS4
            description: DMA Channel 4 Receive Process State This field indicates
              the Rx DMA FSM state for Channel 4.
            index: 8
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS1_RPS4
          - name: TPS3
            description: DMA Channel 3 Transmit Process State This field indicates
              the Tx DMA FSM state for Channel 3.
            index: 4
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS1_TPS3
          - name: RPS3
            description: DMA Channel 3 Receive Process State This field indicates
              the Rx DMA FSM state for Channel 3.
            index: 0
            width: 4
            read: true
            write: false
            type: ENET_QOS_DMA_DEBUG_STATUS1_RPS3
      - name: DMA_AXI_LPI_ENTRY_INTERVAL
        type: uint32_t
        expected_size: 4
        expected_offset: 4160
        description: (read-write) AXI LPI Entry Interval Control
        fields:
          - name: LPIEI
            description: LPI Entry Interval Contains the number of system clock cycles,
              multiplied by 64, to wait for an activity in the DWC_ether_qos to enter
              into the AXI low power state 0 indicates 64 clock cycles
            index: 0
            width: 4
            read: true
            write: true
      - name: DMA_TBS_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 4176
        description: (read-write) TBS Control
        fields:
          - name: FTOS
            description: Fetch Time Offset The value in units of 256 nanoseconds,
              that has to be deducted from the Launch time to compute the Fetch Time.
            index: 8
            width: 24
            read: true
            write: true
          - name: FGOS
            description: Fetch GSN Offset The number GSN slots that must be deducted
              from the Launch GSN to compute the Fetch GSN.
            index: 4
            width: 3
            read: true
            write: true
          - name: FTOV
            description: Fetch Time Offset Valid When set indicates the FTOS field
              is valid.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH0_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4352
        description: (read-write) DMA Channel 0 Control
        fields:
          - name: DSL
            description: Descriptor Skip Length This bit specifies the Word, Dword,
              or Lword number (depending on the 32-bit, 64-bit, or 128-bit bus) to
              skip between two unchained descriptors.
            index: 18
            width: 3
            read: true
            write: true
          - name: PBLx8
            description: 8xPBL mode When this bit is set, the PBL value programmed
              in Bits[21:16] in DMA_CH0_TX_CONTROL and Bits[21:16] in DMA_CH0_RX_CONTROL
              is multiplied by eight times.
            index: 16
            width: 1
            read: true
            write: true
      - name: DMA_CH0_TX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4356
        description: (read-write) DMA Channel 0 Transmit Control
        fields:
          - name: EDSE
            description: Enhanced Descriptor Enable When this bit is set, the corresponding
              channel uses Enhanced Descriptors that are 32 Bytes for both Normal
              and Context Descriptors.
            index: 28
            width: 1
            read: true
            write: true
          - name: TxPBL
            description: Transmit Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: IPBL
            description: Ignore PBL Requirement When this bit is set, the DMA does
              not check for PBL number of locations in the MTL before initiating a
              transfer.
            index: 15
            width: 1
            read: true
            write: true
          - name: OSF
            description: Operate on Second Packet When this bit is set, it instructs
              the DMA to process the second packet of the Transmit data even before
              the status for the first packet is obtained.
            index: 4
            width: 1
            read: true
            write: true
          - name: ST
            description: Start or Stop Transmission Command When this bit is set,
              transmission is placed in the Running state.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH0_RX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4360
        description: (read-write) DMA Channel 0 Receive Control
        fields:
          - name: RPF
            description: Rx Packet Flush.
            index: 31
            width: 1
            read: true
            write: true
          - name: RxPBL
            description: Receive Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: RBSZ_13_y
            description: Receive Buffer size High RBSZ[13:0] is split into two fields
              higher RBSZ_13_y and lower RBSZ_x_0.
            index: 4
            width: 11
            read: true
            write: true
          - name: RBSZ_x_0
            description: Receive Buffer size Low RBSZ[13:0] is split into two fields
              RBSZ_13_y and RBSZ_x_0.
            index: 1
            width: 3
            read: true
            write: false
          - name: SR
            description: Start or Stop Receive When this bit is set, the DMA tries
              to acquire the descriptor from the Receive list and processes the incoming
              packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH0_TXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4372
        description: (read-write) Channel 0 Tx Descriptor List Address register
        fields:
          - name: TDESLA
            description: Start of Transmit List This field contains the base address
              of the first descriptor in the Transmit descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH0_RXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4380
        description: (read-write) Channel 0 Rx Descriptor List Address register
        fields:
          - name: RDESLA
            description: Start of Receive List This field contains the base address
              of the first descriptor in the Rx Descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH0_TXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4384
        description: (read-write) Channel 0 Tx Descriptor Tail Pointer
        fields:
          - name: TDTP
            description: Transmit Descriptor Tail Pointer This field contains the
              tail pointer for the Tx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH0_RXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4392
        description: (read-write) Channel 0 Rx Descriptor Tail Pointer
        fields:
          - name: RDTP
            description: Receive Descriptor Tail Pointer This field contains the tail
              pointer for the Rx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH0_TXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4396
        description: (read-write) Channel 0 Tx Descriptor Ring Length
        fields:
          - name: TDRL
            description: Transmit Descriptor Ring Length This field sets the maximum
              number of Tx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH0_RXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4400
        description: (read-write) Channel 0 Rx Descriptor Ring Length
        fields:
          - name: RDRL
            description: Receive Descriptor Ring Length This register sets the maximum
              number of Rx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH0_INTERRUPT_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 4404
        description: (read-write) Channel 0 Interrupt Enable
        fields:
          - name: NIE
            description: Normal Interrupt Summary Enable When this bit is set, the
              normal interrupt summary is enabled.
            index: 15
            width: 1
            read: true
            write: true
          - name: AIE
            description: Abnormal Interrupt Summary Enable When this bit is set, the
              abnormal interrupt summary is enabled.
            index: 14
            width: 1
            read: true
            write: true
          - name: CDEE
            description: Context Descriptor Error Enable When this bit is set along
              with the AIE bit, the Descriptor error interrupt is enabled.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBEE
            description: Fatal Bus Error Enable When this bit is set along with the
              AIE bit, the Fatal Bus error interrupt is enabled.
            index: 12
            width: 1
            read: true
            write: true
          - name: ERIE
            description: Early Receive Interrupt Enable When this bit is set along
              with the NIE bit, the Early Receive interrupt is enabled.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETIE
            description: Early Transmit Interrupt Enable When this bit is set along
              with the AIE bit, the Early Transmit interrupt is enabled.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWTE
            description: Receive Watchdog Timeout Enable When this bit is set along
              with the AIE bit, the Receive Watchdog Timeout interrupt is enabled.
            index: 9
            width: 1
            read: true
            write: true
          - name: RSE
            description: Receive Stopped Enable When this bit is set along with the
              AIE bit, the Receive Stopped Interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBUE
            description: Receive Buffer Unavailable Enable When this bit is set along
              with the AIE bit, the Receive Buffer Unavailable interrupt is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: RIE
            description: Receive Interrupt Enable When this bit is set along with
              the NIE bit, the Receive Interrupt is enabled.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBUE
            description: Transmit Buffer Unavailable Enable When this bit is set along
              with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled.
            index: 2
            width: 1
            read: true
            write: true
          - name: TXSE
            description: Transmit Stopped Enable When this bit is set along with the
              AIE bit, the Transmission Stopped interrupt is enabled.
            index: 1
            width: 1
            read: true
            write: true
          - name: TIE
            description: Transmit Interrupt Enable When this bit is set along with
              the NIE bit, the Transmit Interrupt is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER
        type: uint32_t
        expected_size: 4
        expected_offset: 4408
        description: (read-write) Channel 0 Receive Interrupt Watchdog Timer
        fields:
          - name: RWTU
            description: Receive Interrupt Watchdog Timer Count Units This fields
              indicates the number of system clock cycles corresponding to one unit
              in RWT field.
            index: 16
            width: 2
            read: true
            write: true
          - name: RWT
            description: Receive Interrupt Watchdog Timer Count This field indicates
              the number of system clock cycles, multiplied by factor indicated in
              RWTU field, for which the watchdog timer is set.
            index: 0
            width: 8
            read: true
            write: true
      - name: DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4412
        description: (read-write) Channel 0 Slot Function Control and Status
        fields:
          - name: RSN
            description: Reference Slot Number This field gives the current value
              of the reference slot number in the DMA.
            index: 16
            width: 4
            read: true
            write: false
          - name: SIV
            description: Slot Interval Value This field controls the period of the
              slot interval in which the TxDMA fetches the scheduled packets.
            index: 4
            width: 12
            read: true
            write: true
          - name: ASC
            description: Advance Slot Check When set, this bit enables the DMA to
              fetch the data from the buffer when the slot number (SLOTNUM) programmed
              in the Tx descriptor is - equal to the reference slot number given in
              the RSN field or - ahead of the reference slot number by up to two slots
              This bit is applicable only when the ESC bit is set.
            index: 1
            width: 1
            read: true
            write: true
          - name: ESC
            description: Enable Slot Comparison When set, this bit enables the checking
              of the slot numbers programmed in the Tx descriptor with the current
              reference given in the RSN field.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH0_CURRENT_APP_TXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4420
        description: (read-write) Channel 0 Current Application Transmit Descriptor
        fields:
          - name: CURTDESAPTR
            description: Application Transmit Descriptor Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH0_CURRENT_APP_RXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4428
        description: (read-write) Channel 0 Current Application Receive Descriptor
        fields:
          - name: CURRDESAPTR
            description: Application Receive Descriptor Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH0_CURRENT_APP_TXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4436
        description: (read-write) Channel 0 Current Application Transmit Buffer Address
        fields:
          - name: CURTBUFAPTR
            description: Application Transmit Buffer Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH0_CURRENT_APP_RXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4444
        description: (read-write) Channel 0 Current Application Receive Buffer Address
        fields:
          - name: CURRBUFAPTR
            description: Application Receive Buffer Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH0_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4448
        description: (read-write) DMA Channel 0 Status
        fields:
          - name: REB
            description: Rx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 19
            width: 3
            read: true
            write: false
          - name: TEB
            description: Tx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 16
            width: 3
            read: true
            write: false
          - name: NIS
            description: 'Normal Interrupt Summary Normal Interrupt Summary bit value
              is the logical OR of the following bits when the corresponding interrupt
              bits are enabled in the DMA_CH0_INTERRUPT_ENABLE register: - Bit 0:
              Transmit Interrupt - Bit 2: Transmit Buffer Unavailable - Bit 6: Receive
              Interrupt - Bit 11: Early Receive Interrupt Only unmasked bits (interrupts
              for which interrupt enable is set in INTERRUPT_ENABLE register) affect
              the Normal Interrupt Summary bit.'
            index: 15
            width: 1
            read: true
            write: true
          - name: AIS
            description: 'Abnormal Interrupt Summary Abnormal Interrupt Summary bit
              value is the logical OR of the following when the corresponding interrupt
              bits are enabled in the INTERRUPT_ENABLE register: - Bit 1: Transmit
              Process Stopped - Bit 7: Receive Buffer Unavailable - Bit 8: Receive
              Process Stopped - Bit 10: Early Transmit Interrupt - Bit 12: Fatal Bus
              Error - Bit 13: Context Descriptor Error Only unmasked bits affect the
              Abnormal Interrupt Summary bit.'
            index: 14
            width: 1
            read: true
            write: true
          - name: CDE
            description: Context Descriptor Error This bit indicates that the DMA
              Tx/Rx engine received a descriptor error, which indicates invalid context
              in the middle of packet flow (intermediate descriptor) or all ones descriptor
              in Tx case and on Rx side it indicates DMA has read a descriptor with
              either of the buffer address as ones which is considered to be invalid.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBE
            description: Fatal Bus Error This bit indicates that a bus error occurred
              (as described in the EB field).
            index: 12
            width: 1
            read: true
            write: true
          - name: ERI
            description: Early Receive Interrupt This bit when set indicates that
              the RxDMA has completed the transfer of packet data to the memory.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETI
            description: Early Transmit Interrupt This bit when set indicates that
              the TxDMA has completed the transfer of packet data to the MTL TXFIFO
              memory.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWT
            description: Receive Watchdog Timeout This bit is asserted when a packet
              with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet
              mode is enabled) is received.
            index: 9
            width: 1
            read: true
            write: true
          - name: RPS
            description: Receive Process Stopped This bit is asserted when the Rx
              process enters the Stopped state.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBU
            description: Receive Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Receive list, and the DMA cannot acquire
              it.
            index: 7
            width: 1
            read: true
            write: true
          - name: RI
            description: Receive Interrupt This bit indicates that the packet reception
              is complete.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBU
            description: Transmit Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Transmit list, and the DMA cannot acquire
              it.
            index: 2
            width: 1
            read: true
            write: true
          - name: TPS
            description: Transmit Process Stopped This bit is set when the transmission
              is stopped.
            index: 1
            width: 1
            read: true
            write: true
          - name: TI
            description: Transmit Interrupt This bit indicates that the packet transmission
              is complete.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH0_MISS_FRAME_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4452
        description: (read-write) Channel 0 Missed Frame Counter
        fields:
          - name: MFCO
            description: Overflow status of the MFC Counter When this bit is set then
              the MFC counter does not get incremented further.
            index: 15
            width: 1
            read: true
            write: false
          - name: MFC
            description: Dropped Packet Counters This counter indicates the number
              of packet counters that are dropped by the DMA either because of bus
              error or because of programming RPF field in DMA_CH0_RX_CONTROL register.
            index: 0
            width: 11
            read: true
            write: false
      - name: DMA_CH0_RXP_ACCEPT_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4456
        description: (read-write) Channel 0 RXP Frames Accepted Counter
        fields:
          - name: RXPACOF
            description: Rx Parser Accept Counter Overflow Bit When set, this bit
              indicates that the RXPAC Counter field crossed the maximum limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPAC
            description: Rx Parser Accept Counter This 31-bit counter is implemented
              whenever a Rx Parser Accept a packet due to AF =1.
            index: 0
            width: 31
            read: true
            write: false
      - name: DMA_CH0_RX_ERI_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4460
        description: (read-write) Channel 0 Receive ERI Counter
        fields:
          - name: ECNT
            description: ERI Counter When ERIC bit of RX_CONTROL register is set,
              this counter increments for burst transfer completed by the Rx DMA from
              the start of packet transfer.
            index: 0
            width: 12
            read: true
            write: false
      - name: DMA_CH1_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4480
        description: (read-write) DMA Channel 1 Control
        fields:
          - name: DSL
            description: Descriptor Skip Length This bit specifies the Word, Dword,
              or Lword number (depending on the 32-bit, 64-bit, or 128-bit bus) to
              skip between two unchained descriptors.
            index: 18
            width: 3
            read: true
            write: true
          - name: PBLx8
            description: 8xPBL mode When this bit is set, the PBL value programmed
              in Bits[21:16] in TX_CONTROL and Bits[21:16] in DMA_CH1_RX_CONTROL is
              multiplied by eight times.
            index: 16
            width: 1
            read: true
            write: true
      - name: DMA_CH1_TX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4484
        description: (read-write) DMA Channel 1 Transmit Control
        fields:
          - name: EDSE
            description: Enhanced Descriptor Enable When this bit is set, the corresponding
              channel uses Enhanced Descriptors that are 32 Bytes for both Normal
              and Context Descriptors.
            index: 28
            width: 1
            read: true
            write: true
          - name: TxPBL
            description: Transmit Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: IPBL
            description: Ignore PBL Requirement When this bit is set, the DMA does
              not check for PBL number of locations in the MTL before initiating a
              transfer.
            index: 15
            width: 1
            read: true
            write: true
          - name: OSF
            description: Operate on Second Packet When this bit is set, it instructs
              the DMA to process the second packet of the Transmit data even before
              the status for the first packet is obtained.
            index: 4
            width: 1
            read: true
            write: true
          - name: ST
            description: Start or Stop Transmission Command When this bit is set,
              transmission is placed in the Running state.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH1_RX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4488
        description: (read-write) DMA Channel 1 Receive Control
        fields:
          - name: RPF
            description: Rx Packet Flush.
            index: 31
            width: 1
            read: true
            write: true
          - name: RxPBL
            description: Receive Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: RBSZ_13_y
            description: Receive Buffer size High RBSZ[13:0] is split into two fields
              higher RBSZ_13_y and lower RBSZ_x_0.
            index: 4
            width: 11
            read: true
            write: true
          - name: RBSZ_x_0
            description: Receive Buffer size Low RBSZ[13:0] is split into two fields
              RBSZ_13_y and RBSZ_x_0.
            index: 1
            width: 3
            read: true
            write: false
          - name: SR
            description: Start or Stop Receive When this bit is set, the DMA tries
              to acquire the descriptor from the Receive list and processes the incoming
              packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH1_TXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4500
        description: (read-write) Channel 1 Tx Descriptor List Address
        fields:
          - name: TDESLA
            description: Start of Transmit List This field contains the base address
              of the first descriptor in the Transmit descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH1_RXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4508
        description: (read-write) Channel 1 Rx Descriptor List Address
        fields:
          - name: RDESLA
            description: Start of Receive List This field contains the base address
              of the first descriptor in the Rx Descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH1_TXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4512
        description: (read-write) Channel 1 Tx Descriptor Tail Pointer
        fields:
          - name: TDTP
            description: Transmit Descriptor Tail Pointer This field contains the
              tail pointer for the Tx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH1_RXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4520
        description: (read-write) Channel 1 Rx Descriptor Tail Pointer
        fields:
          - name: RDTP
            description: Receive Descriptor Tail Pointer This field contains the tail
              pointer for the Rx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH1_TXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4524
        description: (read-write) Channel 1 Tx Descriptor Ring Length
        fields:
          - name: TDRL
            description: Transmit Descriptor Ring Length This field sets the maximum
              number of Tx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH1_RXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4528
        description: (read-write) Channel 1 Rx Descriptor Ring Length
        fields:
          - name: RDRL
            description: Receive Descriptor Ring Length This register sets the maximum
              number of Rx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH1_INTERRUPT_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 4532
        description: (read-write) Channel 1 Interrupt Enable
        fields:
          - name: NIE
            description: Normal Interrupt Summary Enable When this bit is set, the
              normal interrupt summary is enabled.
            index: 15
            width: 1
            read: true
            write: true
          - name: AIE
            description: Abnormal Interrupt Summary Enable When this bit is set, the
              abnormal interrupt summary is enabled.
            index: 14
            width: 1
            read: true
            write: true
          - name: CDEE
            description: Context Descriptor Error Enable When this bit is set along
              with the AIE bit, the Descriptor error interrupt is enabled.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBEE
            description: Fatal Bus Error Enable When this bit is set along with the
              AIE bit, the Fatal Bus error interrupt is enabled.
            index: 12
            width: 1
            read: true
            write: true
          - name: ERIE
            description: Early Receive Interrupt Enable When this bit is set along
              with the NIE bit, the Early Receive interrupt is enabled.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETIE
            description: Early Transmit Interrupt Enable When this bit is set along
              with the AIE bit, the Early Transmit interrupt is enabled.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWTE
            description: Receive Watchdog Timeout Enable When this bit is set along
              with the AIE bit, the Receive Watchdog Timeout interrupt is enabled.
            index: 9
            width: 1
            read: true
            write: true
          - name: RSE
            description: Receive Stopped Enable When this bit is set along with the
              AIE bit, the Receive Stopped Interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBUE
            description: Receive Buffer Unavailable Enable When this bit is set along
              with the AIE bit, the Receive Buffer Unavailable interrupt is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: RIE
            description: Receive Interrupt Enable When this bit is set along with
              the NIE bit, the Receive Interrupt is enabled.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBUE
            description: Transmit Buffer Unavailable Enable When this bit is set along
              with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled.
            index: 2
            width: 1
            read: true
            write: true
          - name: TXSE
            description: Transmit Stopped Enable When this bit is set along with the
              AIE bit, the Transmission Stopped interrupt is enabled.
            index: 1
            width: 1
            read: true
            write: true
          - name: TIE
            description: Transmit Interrupt Enable When this bit is set along with
              the NIE bit, the Transmit Interrupt is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER
        type: uint32_t
        expected_size: 4
        expected_offset: 4536
        description: (read-write) Channel 1 Receive Interrupt Watchdog Timer
        fields:
          - name: RWTU
            description: Receive Interrupt Watchdog Timer Count Units This fields
              indicates the number of system clock cycles corresponding to one unit
              in RWT field.
            index: 16
            width: 2
            read: true
            write: true
          - name: RWT
            description: Receive Interrupt Watchdog Timer Count This field indicates
              the number of system clock cycles, multiplied by factor indicated in
              RWTU field, for which the watchdog timer is set.
            index: 0
            width: 8
            read: true
            write: true
      - name: DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4540
        description: (read-write) Channel 1 Slot Function Control and Status
        fields:
          - name: RSN
            description: Reference Slot Number This field gives the current value
              of the reference slot number in the DMA.
            index: 16
            width: 4
            read: true
            write: false
          - name: SIV
            description: Slot Interval Value This field controls the period of the
              slot interval in which the TxDMA fetches the scheduled packets.
            index: 4
            width: 12
            read: true
            write: true
          - name: ASC
            description: Advance Slot Check When set, this bit enables the DMA to
              fetch the data from the buffer when the slot number (SLOTNUM) programmed
              in the Tx descriptor is - equal to the reference slot number given in
              the RSN field or - ahead of the reference slot number by up to two slots
              This bit is applicable only when the ESC bit is set.
            index: 1
            width: 1
            read: true
            write: true
          - name: ESC
            description: Enable Slot Comparison When set, this bit enables the checking
              of the slot numbers programmed in the Tx descriptor with the current
              reference given in the RSN field.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH1_CURRENT_APP_TXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4548
        description: (read-write) Channel 1 Current Application Transmit Descriptor
        fields:
          - name: CURTDESAPTR
            description: Application Transmit Descriptor Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH1_CURRENT_APP_RXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4556
        description: (read-write) Channel 1 Current Application Receive Descriptor
        fields:
          - name: CURRDESAPTR
            description: Application Receive Descriptor Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH1_CURRENT_APP_TXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4564
        description: (read-write) Channel 1 Current Application Transmit Buffer Address
        fields:
          - name: CURTBUFAPTR
            description: Application Transmit Buffer Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH1_CURRENT_APP_RXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4572
        description: (read-write) Channel 1 Current Application Receive Buffer Address
        fields:
          - name: CURRBUFAPTR
            description: Application Receive Buffer Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH1_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4576
        description: (read-write) DMA Channel 1 Status
        fields:
          - name: REB
            description: Rx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 19
            width: 3
            read: true
            write: false
          - name: TEB
            description: Tx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 16
            width: 3
            read: true
            write: false
          - name: NIS
            description: 'Normal Interrupt Summary Normal Interrupt Summary bit value
              is the logical OR of the following bits when the corresponding interrupt
              bits are enabled in the INTERRUPT_ENABLE register: - Bit 0: Transmit
              Interrupt - Bit 2: Transmit Buffer Unavailable - Bit 6: Receive Interrupt
              - Bit 11: Early Receive Interrupt Only unmasked bits (interrupts for
              which interrupt enable is set in INTERRUPT_ENABLE register) affect the
              Normal Interrupt Summary bit.'
            index: 15
            width: 1
            read: true
            write: true
          - name: AIS
            description: 'Abnormal Interrupt Summary Abnormal Interrupt Summary bit
              value is the logical OR of the following when the corresponding interrupt
              bits are enabled in the INTERRUPT_ENABLE register: - Bit 1: Transmit
              Process Stopped - Bit 7: Receive Buffer Unavailable - Bit 8: Receive
              Process Stopped - Bit 10: Early Transmit Interrupt - Bit 12: Fatal Bus
              Error - Bit 13: Context Descriptor Error Only unmasked bits affect the
              Abnormal Interrupt Summary bit.'
            index: 14
            width: 1
            read: true
            write: true
          - name: CDE
            description: Context Descriptor Error This bit indicates that the DMA
              Tx/Rx engine received a descriptor error, which indicates invalid context
              in the middle of packet flow ( intermediate descriptor) or all one's
              descriptor in Tx case and on Rx side it indicates DMA has read a descriptor
              with either of the buffer address as ones which is considered to be
              invalid.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBE
            description: Fatal Bus Error This bit indicates that a bus error occurred
              (as described in the EB field).
            index: 12
            width: 1
            read: true
            write: true
          - name: ERI
            description: Early Receive Interrupt This bit when set indicates that
              the RxDMA has completed the transfer of packet data to the memory.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETI
            description: Early Transmit Interrupt This bit when set indicates that
              the TxDMA has completed the transfer of packet data to the MTL TXFIFO
              memory.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWT
            description: Receive Watchdog Timeout This bit is asserted when a packet
              with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet
              mode is enabled) is received.
            index: 9
            width: 1
            read: true
            write: true
          - name: RPS
            description: Receive Process Stopped This bit is asserted when the Rx
              process enters the Stopped state.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBU
            description: Receive Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Receive list, and the DMA cannot acquire
              it.
            index: 7
            width: 1
            read: true
            write: true
          - name: RI
            description: Receive Interrupt This bit indicates that the packet reception
              is complete.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBU
            description: Transmit Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Transmit list, and the DMA cannot acquire
              it.
            index: 2
            width: 1
            read: true
            write: true
          - name: TPS
            description: Transmit Process Stopped This bit is set when the transmission
              is stopped.
            index: 1
            width: 1
            read: true
            write: true
          - name: TI
            description: Transmit Interrupt This bit indicates that the packet transmission
              is complete.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH1_MISS_FRAME_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4580
        description: (read-write) Channel 1 Missed Frame Counter
        fields:
          - name: MFCO
            description: Overflow status of the MFC Counter When this bit is set then
              the MFC counter does not get incremented further.
            index: 15
            width: 1
            read: true
            write: false
          - name: MFC
            description: Dropped Packet Counters This counter indicates the number
              of packet counters that are dropped by the DMA either because of bus
              error or because of programming RPF field in RX_CONTROL register.
            index: 0
            width: 11
            read: true
            write: false
      - name: DMA_CH1_RXP_ACCEPT_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4584
        description: (read-write) Channel 1 RXP Frames Accepted Counter
        fields:
          - name: RXPACOF
            description: Rx Parser Accept Counter Overflow Bit When set, this bit
              indicates that the RXPAC Counter field crossed the maximum limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPAC
            description: Rx Parser Accept Counter This 31-bit counter is implemented
              whenever a Rx Parser Accept a packet due to AF =1.
            index: 0
            width: 31
            read: true
            write: false
      - name: DMA_CH1_RX_ERI_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4588
        description: (read-write) Channel 1 Receive ERI Counter
        fields:
          - name: ECNT
            description: ERI Counter When ERIC bit of RX_CONTROL register is set,
              this counter increments for burst transfer completed by the Rx DMA from
              the start of packet transfer.
            index: 0
            width: 12
            read: true
            write: false
      - name: DMA_CH2_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4608
        description: (read-write) DMA Channel 2 Control
        fields:
          - name: DSL
            description: Descriptor Skip Length This bit specifies the Word, Dword,
              or Lword number (depending on the 32-bit, 64-bit, or 128-bit bus) to
              skip between two unchained descriptors.
            index: 18
            width: 3
            read: true
            write: true
          - name: PBLx8
            description: 8xPBL mode When this bit is set, the PBL value programmed
              in Bits[21:16] in DMA_CH2_TX_CONTROL and Bits[21:16] in DMA_CH2_RX_CONTROL
              is multiplied by eight times.
            index: 16
            width: 1
            read: true
            write: true
      - name: DMA_CH2_TX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4612
        description: (read-write) DMA Channel 2 Transmit Control
        fields:
          - name: EDSE
            description: Enhanced Descriptor Enable When this bit is set, the corresponding
              channel uses Enhanced Descriptors that are 32 Bytes for both Normal
              and Context Descriptors.
            index: 28
            width: 1
            read: true
            write: true
          - name: TxPBL
            description: Transmit Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: IPBL
            description: Ignore PBL Requirement When this bit is set, the DMA does
              not check for PBL number of locations in the MTL before initiating a
              transfer.
            index: 15
            width: 1
            read: true
            write: true
          - name: OSF
            description: Operate on Second Packet When this bit is set, it instructs
              the DMA to process the second packet of the Transmit data even before
              the status for the first packet is obtained.
            index: 4
            width: 1
            read: true
            write: true
          - name: ST
            description: Start or Stop Transmission Command When this bit is set,
              transmission is placed in the Running state.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH2_RX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4616
        description: (read-write) DMA Channel 2 Receive Control
        fields:
          - name: RPF
            description: Rx Packet Flush.
            index: 31
            width: 1
            read: true
            write: true
          - name: RxPBL
            description: Receive Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: RBSZ_13_y
            description: Receive Buffer size High RBSZ[13:0] is split into two fields
              higher RBSZ_13_y and lower RBSZ_x_0.
            index: 4
            width: 11
            read: true
            write: true
          - name: RBSZ_x_0
            description: Receive Buffer size Low RBSZ[13:0] is split into two fields
              RBSZ_13_y and RBSZ_x_0.
            index: 1
            width: 3
            read: true
            write: false
          - name: SR
            description: Start or Stop Receive When this bit is set, the DMA tries
              to acquire the descriptor from the Receive list and processes the incoming
              packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH2_TXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4628
        description: (read-write) Channel 2 Tx Descriptor List Address
        fields:
          - name: TDESLA
            description: Start of Transmit List This field contains the base address
              of the first descriptor in the Transmit descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH2_RXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4636
        description: (read-write) Channel 2 Rx Descriptor List Address
        fields:
          - name: RDESLA
            description: Start of Receive List This field contains the base address
              of the first descriptor in the Rx Descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH2_TXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4640
        description: (read-write) Channel 2 Tx Descriptor Tail Pointer
        fields:
          - name: TDTP
            description: Transmit Descriptor Tail Pointer This field contains the
              tail pointer for the Tx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH2_RXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4648
        description: (read-write) Channel 2 Rx Descriptor Tail Pointer
        fields:
          - name: RDTP
            description: Receive Descriptor Tail Pointer This field contains the tail
              pointer for the Rx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH2_TXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4652
        description: (read-write) Channel 2 Tx Descriptor Ring Length
        fields:
          - name: TDRL
            description: Transmit Descriptor Ring Length This field sets the maximum
              number of Tx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH2_RXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4656
        description: (read-write) Channel 2 Rx Descriptor Ring Length
        fields:
          - name: RDRL
            description: Receive Descriptor Ring Length This register sets the maximum
              number of Rx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH2_INTERRUPT_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 4660
        description: (read-write) Channel 2 Interrupt Enable
        fields:
          - name: NIE
            description: Normal Interrupt Summary Enable When this bit is set, the
              normal interrupt summary is enabled.
            index: 15
            width: 1
            read: true
            write: true
          - name: AIE
            description: Abnormal Interrupt Summary Enable When this bit is set, the
              abnormal interrupt summary is enabled.
            index: 14
            width: 1
            read: true
            write: true
          - name: CDEE
            description: Context Descriptor Error Enable When this bit is set along
              with the AIE bit, the Descriptor error interrupt is enabled.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBEE
            description: Fatal Bus Error Enable When this bit is set along with the
              AIE bit, the Fatal Bus error interrupt is enabled.
            index: 12
            width: 1
            read: true
            write: true
          - name: ERIE
            description: Early Receive Interrupt Enable When this bit is set along
              with the NIE bit, the Early Receive interrupt is enabled.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETIE
            description: Early Transmit Interrupt Enable When this bit is set along
              with the AIE bit, the Early Transmit interrupt is enabled.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWTE
            description: Receive Watchdog Timeout Enable When this bit is set along
              with the AIE bit, the Receive Watchdog Timeout interrupt is enabled.
            index: 9
            width: 1
            read: true
            write: true
          - name: RSE
            description: Receive Stopped Enable When this bit is set along with the
              AIE bit, the Receive Stopped Interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBUE
            description: Receive Buffer Unavailable Enable When this bit is set along
              with the AIE bit, the Receive Buffer Unavailable interrupt is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: RIE
            description: Receive Interrupt Enable When this bit is set along with
              the NIE bit, the Receive Interrupt is enabled.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBUE
            description: Transmit Buffer Unavailable Enable When this bit is set along
              with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled.
            index: 2
            width: 1
            read: true
            write: true
          - name: TXSE
            description: Transmit Stopped Enable When this bit is set along with the
              AIE bit, the Transmission Stopped interrupt is enabled.
            index: 1
            width: 1
            read: true
            write: true
          - name: TIE
            description: Transmit Interrupt Enable When this bit is set along with
              the NIE bit, the Transmit Interrupt is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER
        type: uint32_t
        expected_size: 4
        expected_offset: 4664
        description: (read-write) Channel 2 Receive Interrupt Watchdog Timer
        fields:
          - name: RWTU
            description: Receive Interrupt Watchdog Timer Count Units This fields
              indicates the number of system clock cycles corresponding to one unit
              in RWT field.
            index: 16
            width: 2
            read: true
            write: true
          - name: RWT
            description: Receive Interrupt Watchdog Timer Count This field indicates
              the number of system clock cycles, multiplied by factor indicated in
              RWTU field, for which the watchdog timer is set.
            index: 0
            width: 8
            read: true
            write: true
      - name: DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4668
        description: (read-write) Channel 2 Slot Function Control and Status
        fields:
          - name: RSN
            description: Reference Slot Number This field gives the current value
              of the reference slot number in the DMA.
            index: 16
            width: 4
            read: true
            write: false
          - name: SIV
            description: Slot Interval Value This field controls the period of the
              slot interval in which the TxDMA fetches the scheduled packets.
            index: 4
            width: 12
            read: true
            write: true
          - name: ASC
            description: Advance Slot Check When set, this bit enables the DMA to
              fetch the data from the buffer when the slot number (SLOTNUM) programmed
              in the Tx descriptor is - equal to the reference slot number given in
              the RSN field or - ahead of the reference slot number by up to two slots
              This bit is applicable only when the ESC bit is set.
            index: 1
            width: 1
            read: true
            write: true
          - name: ESC
            description: Enable Slot Comparison When set, this bit enables the checking
              of the slot numbers programmed in the Tx descriptor with the current
              reference given in the RSN field.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH2_CURRENT_APP_TXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4676
        description: (read-write) Channel 2 Current Application Transmit Descriptor
        fields:
          - name: CURTDESAPTR
            description: Application Transmit Descriptor Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH2_CURRENT_APP_RXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4684
        description: (read-write) Channel 2 Current Application Receive Descriptor
        fields:
          - name: CURRDESAPTR
            description: Application Receive Descriptor Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH2_CURRENT_APP_TXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4692
        description: (read-write) Channel 2 Current Application Transmit Buffer Address
        fields:
          - name: CURTBUFAPTR
            description: Application Transmit Buffer Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH2_CURRENT_APP_RXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4700
        description: (read-write) Channel 2 Current Application Receive Buffer Address
        fields:
          - name: CURRBUFAPTR
            description: Application Receive Buffer Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH2_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4704
        description: (read-write) DMA Channel 2 Status
        fields:
          - name: REB
            description: Rx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 19
            width: 3
            read: true
            write: false
          - name: TEB
            description: Tx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 16
            width: 3
            read: true
            write: false
          - name: NIS
            description: 'Normal Interrupt Summary Normal Interrupt Summary bit value
              is the logical OR of the following bits when the corresponding interrupt
              bits are enabled in the INTERRUPT_ENABLE register: - Bit 0: Transmit
              Interrupt - Bit 2: Transmit Buffer Unavailable - Bit 6: Receive Interrupt
              - Bit 11: Early Receive Interrupt Only unmasked bits (interrupts for
              which interrupt enable is set in DMA_CH2_INTERRUPT_ENABLE register)
              affect the Normal Interrupt Summary bit.'
            index: 15
            width: 1
            read: true
            write: true
          - name: AIS
            description: 'Abnormal Interrupt Summary Abnormal Interrupt Summary bit
              value is the logical OR of the following when the corresponding interrupt
              bits are enabled in the DMA_CH2_INTERRUPT_ENABLE register: - Bit 1:
              Transmit Process Stopped - Bit 7: Receive Buffer Unavailable - Bit 8:
              Receive Process Stopped - Bit 10: Early Transmit Interrupt - Bit 12:
              Fatal Bus Error - Bit 13: Context Descriptor Error Only unmasked bits
              affect the Abnormal Interrupt Summary bit.'
            index: 14
            width: 1
            read: true
            write: true
          - name: CDE
            description: Context Descriptor Error This bit indicates that the DMA
              Tx/Rx engine received a descriptor error, which indicates invalid context
              in the middle of packet flow ( intermediate descriptor) or all one's
              descriptor in Tx case and on Rx side it indicates DMA has read a descriptor
              with either of the buffer address as ones which is considered to be
              invalid.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBE
            description: Fatal Bus Error This bit indicates that a bus error occurred
              (as described in the EB field).
            index: 12
            width: 1
            read: true
            write: true
          - name: ERI
            description: Early Receive Interrupt This bit when set indicates that
              the RxDMA has completed the transfer of packet data to the memory.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETI
            description: Early Transmit Interrupt This bit when set indicates that
              the TxDMA has completed the transfer of packet data to the MTL TXFIFO
              memory.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWT
            description: Receive Watchdog Timeout This bit is asserted when a packet
              with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet
              mode is enabled) is received.
            index: 9
            width: 1
            read: true
            write: true
          - name: RPS
            description: Receive Process Stopped This bit is asserted when the Rx
              process enters the Stopped state.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBU
            description: Receive Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Receive list, and the DMA cannot acquire
              it.
            index: 7
            width: 1
            read: true
            write: true
          - name: RI
            description: Receive Interrupt This bit indicates that the packet reception
              is complete.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBU
            description: Transmit Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Transmit list, and the DMA cannot acquire
              it.
            index: 2
            width: 1
            read: true
            write: true
          - name: TPS
            description: Transmit Process Stopped This bit is set when the transmission
              is stopped.
            index: 1
            width: 1
            read: true
            write: true
          - name: TI
            description: Transmit Interrupt This bit indicates that the packet transmission
              is complete.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH2_MISS_FRAME_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4708
        description: (read-write) Channel 2 Missed Frame Counter
        fields:
          - name: MFCO
            description: Overflow status of the MFC Counter When this bit is set then
              the MFC counter does not get incremented further.
            index: 15
            width: 1
            read: true
            write: false
          - name: MFC
            description: Dropped Packet Counters This counter indicates the number
              of packet counters that are dropped by the DMA either because of bus
              error or because of programming RPF field in DMA_CH2_RX_CONTROL register.
            index: 0
            width: 11
            read: true
            write: false
      - name: DMA_CH2_RXP_ACCEPT_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4712
        description: (read-write) Channel 2 RXP Frames Accepted Counter
        fields:
          - name: RXPACOF
            description: Rx Parser Accept Counter Overflow Bit When set, this bit
              indicates that the RXPAC Counter field crossed the maximum limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPAC
            description: Rx Parser Accept Counter This 31-bit counter is implemented
              whenever a Rx Parser Accept a packet due to AF =1.
            index: 0
            width: 31
            read: true
            write: false
      - name: DMA_CH2_RX_ERI_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4716
        description: (read-write) Channel 2 Receive ERI Counter
        fields:
          - name: ECNT
            description: ERI Counter When ERIC bit of DMA_CH2_RX_CONTROL register
              is set, this counter increments for burst transfer completed by the
              Rx DMA from the start of packet transfer.
            index: 0
            width: 12
            read: true
            write: false
      - name: DMA_CH3_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4736
        description: (read-write) DMA Channel 3 Control
        fields:
          - name: DSL
            description: Descriptor Skip Length This bit specifies the Word, Dword,
              or Lword number (depending on the 32-bit, 64-bit, or 128-bit bus) to
              skip between two unchained descriptors.
            index: 18
            width: 3
            read: true
            write: true
          - name: PBLx8
            description: 8xPBL mode When this bit is set, the PBL value programmed
              in Bits[21:16] in DMA_CH3_TX_CONTROL and Bits[21:16] in DMA_CH3_RX_CONTROL
              is multiplied by eight times.
            index: 16
            width: 1
            read: true
            write: true
      - name: DMA_CH3_TX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4740
        description: (read-write) DMA Channel 3 Transmit Control
        fields:
          - name: EDSE
            description: Enhanced Descriptor Enable When this bit is set, the corresponding
              channel uses Enhanced Descriptors that are 32 Bytes for both Normal
              and Context Descriptors.
            index: 28
            width: 1
            read: true
            write: true
          - name: TxPBL
            description: Transmit Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: IPBL
            description: Ignore PBL Requirement When this bit is set, the DMA does
              not check for PBL number of locations in the MTL before initiating a
              transfer.
            index: 15
            width: 1
            read: true
            write: true
          - name: OSF
            description: Operate on Second Packet When this bit is set, it instructs
              the DMA to process the second packet of the Transmit data even before
              the status for the first packet is obtained.
            index: 4
            width: 1
            read: true
            write: true
          - name: ST
            description: Start or Stop Transmission Command When this bit is set,
              transmission is placed in the Running state.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH3_RX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4744
        description: (read-write) DMA Channel 3 Receive Control
        fields:
          - name: RPF
            description: Rx Packet Flush.
            index: 31
            width: 1
            read: true
            write: true
          - name: RxPBL
            description: Receive Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: RBSZ_13_y
            description: Receive Buffer size High RBSZ[13:0] is split into two fields
              higher RBSZ_13_y and lower RBSZ_x_0.
            index: 4
            width: 11
            read: true
            write: true
          - name: RBSZ_x_0
            description: Receive Buffer size Low RBSZ[13:0] is split into two fields
              RBSZ_13_y and RBSZ_x_0.
            index: 1
            width: 3
            read: true
            write: false
          - name: SR
            description: Start or Stop Receive When this bit is set, the DMA tries
              to acquire the descriptor from the Receive list and processes the incoming
              packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH3_TXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4756
        description: (read-write) Channel 3 Tx Descriptor List Address
        fields:
          - name: TDESLA
            description: Start of Transmit List This field contains the base address
              of the first descriptor in the Transmit descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH3_RXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4764
        description: (read-write) Channel 3 Rx Descriptor List Address
        fields:
          - name: RDESLA
            description: Start of Receive List This field contains the base address
              of the first descriptor in the Rx Descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH3_TXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4768
        description: (read-write) Channel 3 Tx Descriptor Tail Pointer
        fields:
          - name: TDTP
            description: Transmit Descriptor Tail Pointer This field contains the
              tail pointer for the Tx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH3_RXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4776
        description: (read-write) Channel 3 Rx Descriptor Tail Pointer
        fields:
          - name: RDTP
            description: Receive Descriptor Tail Pointer This field contains the tail
              pointer for the Rx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH3_TXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4780
        description: (read-write) Channel 3 Tx Descriptor Ring Length
        fields:
          - name: TDRL
            description: Transmit Descriptor Ring Length This field sets the maximum
              number of Tx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH3_RXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4784
        description: (read-write) Channel 3 Rx Descriptor Ring Length
        fields:
          - name: RDRL
            description: Receive Descriptor Ring Length This register sets the maximum
              number of Rx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH3_INTERRUPT_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 4788
        description: (read-write) Channel 3 Interrupt Enable
        fields:
          - name: NIE
            description: Normal Interrupt Summary Enable When this bit is set, the
              normal interrupt summary is enabled.
            index: 15
            width: 1
            read: true
            write: true
          - name: AIE
            description: Abnormal Interrupt Summary Enable When this bit is set, the
              abnormal interrupt summary is enabled.
            index: 14
            width: 1
            read: true
            write: true
          - name: CDEE
            description: Context Descriptor Error Enable When this bit is set along
              with the AIE bit, the Descriptor error interrupt is enabled.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBEE
            description: Fatal Bus Error Enable When this bit is set along with the
              AIE bit, the Fatal Bus error interrupt is enabled.
            index: 12
            width: 1
            read: true
            write: true
          - name: ERIE
            description: Early Receive Interrupt Enable When this bit is set along
              with the NIE bit, the Early Receive interrupt is enabled.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETIE
            description: Early Transmit Interrupt Enable When this bit is set along
              with the AIE bit, the Early Transmit interrupt is enabled.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWTE
            description: Receive Watchdog Timeout Enable When this bit is set along
              with the AIE bit, the Receive Watchdog Timeout interrupt is enabled.
            index: 9
            width: 1
            read: true
            write: true
          - name: RSE
            description: Receive Stopped Enable When this bit is set along with the
              AIE bit, the Receive Stopped Interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBUE
            description: Receive Buffer Unavailable Enable When this bit is set along
              with the AIE bit, the Receive Buffer Unavailable interrupt is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: RIE
            description: Receive Interrupt Enable When this bit is set along with
              the NIE bit, the Receive Interrupt is enabled.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBUE
            description: Transmit Buffer Unavailable Enable When this bit is set along
              with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled.
            index: 2
            width: 1
            read: true
            write: true
          - name: TXSE
            description: Transmit Stopped Enable When this bit is set along with the
              AIE bit, the Transmission Stopped interrupt is enabled.
            index: 1
            width: 1
            read: true
            write: true
          - name: TIE
            description: Transmit Interrupt Enable When this bit is set along with
              the NIE bit, the Transmit Interrupt is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER
        type: uint32_t
        expected_size: 4
        expected_offset: 4792
        description: (read-write) Channel 3 Receive Interrupt Watchdog Time
        fields:
          - name: RWTU
            description: Receive Interrupt Watchdog Timer Count Units This fields
              indicates the number of system clock cycles corresponding to one unit
              in RWT field.
            index: 16
            width: 2
            read: true
            write: true
          - name: RWT
            description: Receive Interrupt Watchdog Timer Count This field indicates
              the number of system clock cycles, multiplied by factor indicated in
              RWTU field, for which the watchdog timer is set.
            index: 0
            width: 8
            read: true
            write: true
      - name: DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4796
        description: (read-write) Channel 3 Slot Function Control and Status
        fields:
          - name: RSN
            description: Reference Slot Number This field gives the current value
              of the reference slot number in the DMA.
            index: 16
            width: 4
            read: true
            write: false
          - name: SIV
            description: Slot Interval Value This field controls the period of the
              slot interval in which the TxDMA fetches the scheduled packets.
            index: 4
            width: 12
            read: true
            write: true
          - name: ASC
            description: Advance Slot Check When set, this bit enables the DMA to
              fetch the data from the buffer when the slot number (SLOTNUM) programmed
              in the Tx descriptor is - equal to the reference slot number given in
              the RSN field or - ahead of the reference slot number by up to two slots
              This bit is applicable only when the ESC bit is set.
            index: 1
            width: 1
            read: true
            write: true
          - name: ESC
            description: Enable Slot Comparison When set, this bit enables the checking
              of the slot numbers programmed in the Tx descriptor with the current
              reference given in the RSN field.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH3_CURRENT_APP_TXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4804
        description: (read-write) Channel 3 Current Application Transmit Descriptor
        fields:
          - name: CURTDESAPTR
            description: Application Transmit Descriptor Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH3_CURRENT_APP_RXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4812
        description: (read-write) Channel 3 Current Application Receive Descriptor
        fields:
          - name: CURRDESAPTR
            description: Application Receive Descriptor Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH3_CURRENT_APP_TXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4820
        description: (read-write) Channel 3 Current Application Transmit Buffer Address
        fields:
          - name: CURTBUFAPTR
            description: Application Transmit Buffer Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH3_CURRENT_APP_RXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4828
        description: (read-write) Channel 3 Current Application Receive Buffer Address
        fields:
          - name: CURRBUFAPTR
            description: Application Receive Buffer Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH3_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4832
        description: (read-write) DMA Channel 3 Status
        fields:
          - name: REB
            description: Rx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 19
            width: 3
            read: true
            write: false
          - name: TEB
            description: Tx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 16
            width: 3
            read: true
            write: false
          - name: NIS
            description: 'Normal Interrupt Summary Normal Interrupt Summary bit value
              is the logical OR of the following bits when the corresponding interrupt
              bits are enabled in the DMA_CH3_INTERRUPT_ENABLE register: - Bit 0:
              Transmit Interrupt - Bit 2: Transmit Buffer Unavailable - Bit 6: Receive
              Interrupt - Bit 11: Early Receive Interrupt Only unmasked bits (interrupts
              for which interrupt enable is set in DMA_CH3_INTERRUPT_ENABLE register)
              affect the Normal Interrupt Summary bit.'
            index: 15
            width: 1
            read: true
            write: true
          - name: AIS
            description: 'Abnormal Interrupt Summary Abnormal Interrupt Summary bit
              value is the logical OR of the following when the corresponding interrupt
              bits are enabled in the DMA_CH3_INTERRUPT_ENABLE register: - Bit 1:
              Transmit Process Stopped - Bit 7: Receive Buffer Unavailable - Bit 8:
              Receive Process Stopped - Bit 10: Early Transmit Interrupt - Bit 12:
              Fatal Bus Error - Bit 13: Context Descriptor Error Only unmasked bits
              affect the Abnormal Interrupt Summary bit.'
            index: 14
            width: 1
            read: true
            write: true
          - name: CDE
            description: Context Descriptor Error This bit indicates that the DMA
              Tx/Rx engine received a descriptor error, which indicates invalid context
              in the middle of packet flow ( intermediate descriptor) or all one's
              descriptor in Tx case and on Rx side it indicates DMA has read a descriptor
              with either of the buffer address as ones which is considered to be
              invalid.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBE
            description: Fatal Bus Error This bit indicates that a bus error occurred
              (as described in the EB field).
            index: 12
            width: 1
            read: true
            write: true
          - name: ERI
            description: Early Receive Interrupt This bit when set indicates that
              the RxDMA has completed the transfer of packet data to the memory.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETI
            description: Early Transmit Interrupt This bit when set indicates that
              the TxDMA has completed the transfer of packet data to the MTL TXFIFO
              memory.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWT
            description: Receive Watchdog Timeout This bit is asserted when a packet
              with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet
              mode is enabled) is received.
            index: 9
            width: 1
            read: true
            write: true
          - name: RPS
            description: Receive Process Stopped This bit is asserted when the Rx
              process enters the Stopped state.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBU
            description: Receive Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Receive list, and the DMA cannot acquire
              it.
            index: 7
            width: 1
            read: true
            write: true
          - name: RI
            description: Receive Interrupt This bit indicates that the packet reception
              is complete.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBU
            description: Transmit Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Transmit list, and the DMA cannot acquire
              it.
            index: 2
            width: 1
            read: true
            write: true
          - name: TPS
            description: Transmit Process Stopped This bit is set when the transmission
              is stopped.
            index: 1
            width: 1
            read: true
            write: true
          - name: TI
            description: Transmit Interrupt This bit indicates that the packet transmission
              is complete.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH3_MISS_FRAME_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4836
        description: (read-write) Channel 3 Missed Frame Counter
        fields:
          - name: MFCO
            description: Overflow status of the MFC Counter When this bit is set then
              the MFC counter does not get incremented further.
            index: 15
            width: 1
            read: true
            write: false
          - name: MFC
            description: Dropped Packet Counters This counter indicates the number
              of packet counters that are dropped by the DMA either because of bus
              error or because of programming RPF field in RX_CONTROL register.
            index: 0
            width: 11
            read: true
            write: false
      - name: DMA_CH3_RXP_ACCEPT_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4840
        description: (read-write) Channel 3 RXP Frames Accepted Counter
        fields:
          - name: RXPACOF
            description: Rx Parser Accept Counter Overflow Bit When set, this bit
              indicates that the RXPAC Counter field crossed the maximum limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPAC
            description: Rx Parser Accept Counter This 31-bit counter is implemented
              whenever a Rx Parser Accept a packet due to AF =1.
            index: 0
            width: 31
            read: true
            write: false
      - name: DMA_CH3_RX_ERI_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4844
        description: (read-write) Channel 3 Receive ERI Counter
        fields:
          - name: ECNT
            description: ERI Counter When ERIC bit of DMA_CH3_RX_CONTROL register
              is set, this counter increments for burst transfer completed by the
              Rx DMA from the start of packet transfer.
            index: 0
            width: 12
            read: true
            write: false
      - name: DMA_CH4_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4864
        description: (read-write) DMA Channel 4 Control
        fields:
          - name: DSL
            description: Descriptor Skip Length This bit specifies the Word, Dword,
              or Lword number (depending on the 32-bit, 64-bit, or 128-bit bus) to
              skip between two unchained descriptors.
            index: 18
            width: 3
            read: true
            write: true
          - name: PBLx8
            description: 8xPBL mode When this bit is set, the PBL value programmed
              in Bits[21:16] in DMA_CH4_TX_CONTROL and Bits[21:16] in DMA_CH4_RX_CONTROL
              is multiplied by eight times.
            index: 16
            width: 1
            read: true
            write: true
      - name: DMA_CH4_TX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4868
        description: (read-write) DMA Channel 4 Transmit Control
        fields:
          - name: EDSE
            description: Enhanced Descriptor Enable When this bit is set, the corresponding
              channel uses Enhanced Descriptors that are 32 Bytes for both Normal
              and Context Descriptors.
            index: 28
            width: 1
            read: true
            write: true
          - name: TxPBL
            description: Transmit Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: IPBL
            description: Ignore PBL Requirement When this bit is set, the DMA does
              not check for PBL number of locations in the MTL before initiating a
              transfer.
            index: 15
            width: 1
            read: true
            write: true
          - name: OSF
            description: Operate on Second Packet When this bit is set, it instructs
              the DMA to process the second packet of the Transmit data even before
              the status for the first packet is obtained.
            index: 4
            width: 1
            read: true
            write: true
          - name: ST
            description: Start or Stop Transmission Command When this bit is set,
              transmission is placed in the Running state.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH4_RX_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 4872
        description: (read-write) DMA Channel 4 Receive Control
        fields:
          - name: RPF
            description: Rx Packet Flush.
            index: 31
            width: 1
            read: true
            write: true
          - name: RxPBL
            description: Receive Programmable Burst Length These bits indicate the
              maximum number of beats to be transferred in one DMA block data transfer.
            index: 16
            width: 6
            read: true
            write: true
          - name: RBSZ_13_y
            description: Receive Buffer size High RBSZ[13:0] is split into two fields
              higher RBSZ_13_y and lower RBSZ_x_0.
            index: 4
            width: 11
            read: true
            write: true
          - name: RBSZ_x_0
            description: Receive Buffer size Low RBSZ[13:0] is split into two fields
              RBSZ_13_y and RBSZ_x_0.
            index: 1
            width: 3
            read: true
            write: false
          - name: SR
            description: Start or Stop Receive When this bit is set, the DMA tries
              to acquire the descriptor from the Receive list and processes the incoming
              packets.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH4_TXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4884
        description: (read-write) Channel 4 Tx Descriptor List Address
        fields:
          - name: TDESLA
            description: Start of Transmit List This field contains the base address
              of the first descriptor in the Transmit descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH4_RXDESC_LIST_ADDRESS
        type: uint32_t
        expected_size: 4
        expected_offset: 4892
        description: (read-write) Channel 4 Rx Descriptor List Address
        fields:
          - name: RDESLA
            description: Start of Receive List This field contains the base address
              of the first descriptor in the Rx Descriptor list.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH4_TXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4896
        description: (read-write) Channel 4 Tx Descriptor Tail Pointer
        fields:
          - name: TDTP
            description: Transmit Descriptor Tail Pointer This field contains the
              tail pointer for the Tx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH4_RXDESC_TAIL_POINTER
        type: uint32_t
        expected_size: 4
        expected_offset: 4904
        description: (read-write) Channel 4 Rx Descriptor Tail Pointer
        fields:
          - name: RDTP
            description: Receive Descriptor Tail Pointer This field contains the tail
              pointer for the Rx descriptor ring.
            index: 3
            width: 29
            read: true
            write: true
      - name: DMA_CH4_TXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4908
        description: (read-write) Channel 4 Tx Descriptor Ring Length
        fields:
          - name: TDRL
            description: Transmit Descriptor Ring Length This field sets the maximum
              number of Tx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH4_RXDESC_RING_LENGTH
        type: uint32_t
        expected_size: 4
        expected_offset: 4912
        description: (read-write) Channel 4 Rx Descriptor Ring Length
        fields:
          - name: RDRL
            description: Receive Descriptor Ring Length This register sets the maximum
              number of Rx descriptors in the circular descriptor ring.
            index: 0
            width: 10
            read: true
            write: true
      - name: DMA_CH4_INTERRUPT_ENABLE
        type: uint32_t
        expected_size: 4
        expected_offset: 4916
        description: (read-write) Channel 4 Interrupt Enable
        fields:
          - name: NIE
            description: Normal Interrupt Summary Enable When this bit is set, the
              normal interrupt summary is enabled.
            index: 15
            width: 1
            read: true
            write: true
          - name: AIE
            description: Abnormal Interrupt Summary Enable When this bit is set, the
              abnormal interrupt summary is enabled.
            index: 14
            width: 1
            read: true
            write: true
          - name: CDEE
            description: Context Descriptor Error Enable When this bit is set along
              with the AIE bit, the Descriptor error interrupt is enabled.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBEE
            description: Fatal Bus Error Enable When this bit is set along with the
              AIE bit, the Fatal Bus error interrupt is enabled.
            index: 12
            width: 1
            read: true
            write: true
          - name: ERIE
            description: Early Receive Interrupt Enable When this bit is set along
              with the NIE bit, the Early Receive interrupt is enabled.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETIE
            description: Early Transmit Interrupt Enable When this bit is set along
              with the AIE bit, the Early Transmit interrupt is enabled.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWTE
            description: Receive Watchdog Timeout Enable When this bit is set along
              with the AIE bit, the Receive Watchdog Timeout interrupt is enabled.
            index: 9
            width: 1
            read: true
            write: true
          - name: RSE
            description: Receive Stopped Enable When this bit is set along with the
              AIE bit, the Receive Stopped Interrupt is enabled.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBUE
            description: Receive Buffer Unavailable Enable When this bit is set along
              with the AIE bit, the Receive Buffer Unavailable interrupt is enabled.
            index: 7
            width: 1
            read: true
            write: true
          - name: RIE
            description: Receive Interrupt Enable When this bit is set along with
              the NIE bit, the Receive Interrupt is enabled.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBUE
            description: Transmit Buffer Unavailable Enable When this bit is set along
              with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled.
            index: 2
            width: 1
            read: true
            write: true
          - name: TXSE
            description: Transmit Stopped Enable When this bit is set along with the
              AIE bit, the Transmission Stopped interrupt is enabled.
            index: 1
            width: 1
            read: true
            write: true
          - name: TIE
            description: Transmit Interrupt Enable When this bit is set along with
              the NIE bit, the Transmit Interrupt is enabled.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER
        type: uint32_t
        expected_size: 4
        expected_offset: 4920
        description: (read-write) Channel 4 Receive Interrupt Watchdog Timer
        fields:
          - name: RWTU
            description: Receive Interrupt Watchdog Timer Count Units This fields
              indicates the number of system clock cycles corresponding to one unit
              in RWT field.
            index: 16
            width: 2
            read: true
            write: true
          - name: RWT
            description: Receive Interrupt Watchdog Timer Count This field indicates
              the number of system clock cycles, multiplied by factor indicated in
              RWTU field, for which the watchdog timer is set.
            index: 0
            width: 8
            read: true
            write: true
      - name: DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4924
        description: (read-write) Channel 4 Slot Function Control and Status
        fields:
          - name: RSN
            description: Reference Slot Number This field gives the current value
              of the reference slot number in the DMA.
            index: 16
            width: 4
            read: true
            write: false
          - name: SIV
            description: Slot Interval Value This field controls the period of the
              slot interval in which the TxDMA fetches the scheduled packets.
            index: 4
            width: 12
            read: true
            write: true
          - name: ASC
            description: Advance Slot Check When set, this bit enables the DMA to
              fetch the data from the buffer when the slot number (SLOTNUM) programmed
              in the Tx descriptor is - equal to the reference slot number given in
              the RSN field or - ahead of the reference slot number by up to two slots
              This bit is applicable only when the ESC bit is set.
            index: 1
            width: 1
            read: true
            write: true
          - name: ESC
            description: Enable Slot Comparison When set, this bit enables the checking
              of the slot numbers programmed in the Tx descriptor with the current
              reference given in the RSN field.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH4_CURRENT_APP_TXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4932
        description: (read-write) Channel 4 Current Application Transmit Descriptor
        fields:
          - name: CURTDESAPTR
            description: Application Transmit Descriptor Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH4_CURRENT_APP_RXDESC
        type: uint32_t
        expected_size: 4
        expected_offset: 4940
        description: (read-write) Channel 4 Current Application Receive Descriptor
        fields:
          - name: CURRDESAPTR
            description: Application Receive Descriptor Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH4_CURRENT_APP_TXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4948
        description: (read-write) Channel 4 Current Application Transmit Buffer Address
        fields:
          - name: CURTBUFAPTR
            description: Application Transmit Buffer Address Pointer The DMA updates
              this pointer during Tx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH4_CURRENT_APP_RXBUFFER
        type: uint32_t
        expected_size: 4
        expected_offset: 4956
        description: (read-write) Channel 4 Current Application Receive Buffer Address
        fields:
          - name: CURRBUFAPTR
            description: Application Receive Buffer Address Pointer The DMA updates
              this pointer during Rx operation.
            index: 0
            width: 32
            read: true
            write: false
      - name: DMA_CH4_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 4960
        description: (read-write) DMA Channel 4 Status
        fields:
          - name: REB
            description: Rx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 19
            width: 3
            read: true
            write: false
          - name: TEB
            description: Tx DMA Error Bits This field indicates the type of error
              that caused a Bus Error.
            index: 16
            width: 3
            read: true
            write: false
          - name: NIS
            description: 'Normal Interrupt Summary Normal Interrupt Summary bit value
              is the logical OR of the following bits when the corresponding interrupt
              bits are enabled in the INTERRUPT_ENABLE register: - Bit 0: Transmit
              Interrupt - Bit 2: Transmit Buffer Unavailable - Bit 6: Receive Interrupt
              - Bit 11: Early Receive Interrupt Only unmasked bits (interrupts for
              which interrupt enable is set in INTERRUPT_ENABLE register) affect the
              Normal Interrupt Summary bit.'
            index: 15
            width: 1
            read: true
            write: true
          - name: AIS
            description: 'Abnormal Interrupt Summary Abnormal Interrupt Summary bit
              value is the logical OR of the following when the corresponding interrupt
              bits are enabled in the INTERRUPT_ENABLE register: - Bit 1: Transmit
              Process Stopped - Bit 7: Receive Buffer Unavailable - Bit 8: Receive
              Process Stopped - Bit 10: Early Transmit Interrupt - Bit 12: Fatal Bus
              Error - Bit 13: Context Descriptor Error Only unmasked bits affect the
              Abnormal Interrupt Summary bit.'
            index: 14
            width: 1
            read: true
            write: true
          - name: CDE
            description: Context Descriptor Error This bit indicates that the DMA
              Tx/Rx engine received a descriptor error, which indicates invalid context
              in the middle of packet flow ( intermediate descriptor) or all one's
              descriptor in Tx case and on Rx side it indicates DMA has read a descriptor
              with either of the buffer address as ones which is considered to be
              invalid.
            index: 13
            width: 1
            read: true
            write: true
          - name: FBE
            description: Fatal Bus Error This bit indicates that a bus error occurred
              (as described in the EB field).
            index: 12
            width: 1
            read: true
            write: true
          - name: ERI
            description: Early Receive Interrupt This bit when set indicates that
              the RxDMA has completed the transfer of packet data to the memory.
            index: 11
            width: 1
            read: true
            write: true
          - name: ETI
            description: Early Transmit Interrupt This bit when set indicates that
              the TxDMA has completed the transfer of packet data to the MTL TXFIFO
              memory.
            index: 10
            width: 1
            read: true
            write: true
          - name: RWT
            description: Receive Watchdog Timeout This bit is asserted when a packet
              with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet
              mode is enabled) is received.
            index: 9
            width: 1
            read: true
            write: true
          - name: RPS
            description: Receive Process Stopped This bit is asserted when the Rx
              process enters the Stopped state.
            index: 8
            width: 1
            read: true
            write: true
          - name: RBU
            description: Receive Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Receive list, and the DMA cannot acquire
              it.
            index: 7
            width: 1
            read: true
            write: true
          - name: RI
            description: Receive Interrupt This bit indicates that the packet reception
              is complete.
            index: 6
            width: 1
            read: true
            write: true
          - name: TBU
            description: Transmit Buffer Unavailable This bit indicates that the application
              owns the next descriptor in the Transmit list, and the DMA cannot acquire
              it.
            index: 2
            width: 1
            read: true
            write: true
          - name: TPS
            description: Transmit Process Stopped This bit is set when the transmission
              is stopped.
            index: 1
            width: 1
            read: true
            write: true
          - name: TI
            description: Transmit Interrupt This bit indicates that the packet transmission
              is complete.
            index: 0
            width: 1
            read: true
            write: true
      - name: DMA_CH4_MISS_FRAME_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4964
        description: (read-write) Channel 4 Missed Frame Counter
        fields:
          - name: MFCO
            description: Overflow status of the MFC Counter When this bit is set then
              the MFC counter does not get incremented further.
            index: 15
            width: 1
            read: true
            write: false
          - name: MFC
            description: Dropped Packet Counters This counter indicates the number
              of packet counters that are dropped by the DMA either because of bus
              error or because of programming RPF field in RX_CONTROL register.
            index: 0
            width: 11
            read: true
            write: false
      - name: DMA_CH4_RXP_ACCEPT_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4968
        description: (read-write) Channel 4 RXP Frames Accepted Counter
        fields:
          - name: RXPACOF
            description: Rx Parser Accept Counter Overflow Bit When set, this bit
              indicates that the RXPAC Counter field crossed the maximum limit.
            index: 31
            width: 1
            read: true
            write: false
          - name: RXPAC
            description: Rx Parser Accept Counter This 31-bit counter is implemented
              whenever a Rx Parser Accept a packet due to AF =1.
            index: 0
            width: 31
            read: true
            write: false
      - name: DMA_CH4_RX_ERI_CNT
        type: uint32_t
        expected_size: 4
        expected_offset: 4972
        description: (read-write) Channel 4 Receive ERI Counter
        fields:
          - name: ECNT
            description: ERI Counter When ERIC bit of DMA_CH4_RX_CONTROL register
              is set, this counter increments for burst transfer completed by the
              Rx DMA from the start of packet transfer.
            index: 0
            width: 12
            read: true
            write: false
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  ENET_QOS_MAC_CONFIGURATION_SARC:
    enum:
      SA_CTRL_IN:
        description: mti_sa_ctrl_i and ati_sa_ctrl_i input signals control the SA
          field generation
        value: 0
      MAC0_INS_SA:
        description: Contents of MAC Addr-0 inserted in SA field
        value: 2
      MAC0_REP_SA:
        description: Contents of MAC Addr-0 replaces SA field
        value: 3
      MAC1_INS_SA:
        description: Contents of MAC Addr-1 inserted in SA field
        value: 6
      MAC1_REP_SA:
        description: Contents of MAC Addr-1 replaces SA field
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_CONFIGURATION_IPG:
    enum:
      _96:
        description: 96 bit times IPG
        value: 0
      _88:
        description: 88 bit times IPG
        value: 1
      _80:
        description: 80 bit times IPG
        value: 2
      _72:
        description: 72 bit times IPG
        value: 3
      _64:
        description: 64 bit times IPG
        value: 4
      _56:
        description: 56 bit times IPG
        value: 5
      _48:
        description: 48 bit times IPG
        value: 6
      _40:
        description: 40 bit times IPG
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_CONFIGURATION_BL:
    enum:
      _10:
        description: k = min(n,10)
        value: 0
      _8:
        description: k = min(n,8)
        value: 1
      _4:
        description: k = min(n,4)
        value: 2
      _1:
        description: k = min(n,1)
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_CONFIGURATION_PRELEN:
    enum:
      _7:
        description: 7 bytes of preamble
        value: 0
      _5:
        description: 5 bytes of preamble
        value: 1
      _3:
        description: 3 bytes of preamble
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_PACKET_FILTER_PCF:
    enum:
      FLTR_ALL:
        description: MAC filters all control packets from reaching the application
        value: 0
      FW_XCPT_PAU:
        description: MAC forwards all control packets except Pause packets to the
          application even if they fail the Address filter
        value: 1
      FW_ALL:
        description: MAC forwards all control packets to the application even if they
          fail the Address filter
        value: 2
      FW_PASS:
        description: MAC forwards the control packets that pass the Address filter
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_WATCHDOG_TIMEOUT_WTO:
    enum:
      _2KBYTES:
        description: 2 KB
        value: 0
      _3KBYTES:
        description: 3 KB
        value: 1
      _4KBYTES:
        description: 4 KB
        value: 2
      _5KBYTES:
        description: 5 KB
        value: 3
      _6KBYTES:
        description: 6 KB
        value: 4
      _7KBYTES:
        description: 7 KB
        value: 5
      _8KBYTES:
        description: 8 KB
        value: 6
      _9KBYTES:
        description: 9 KB
        value: 7
      _10KBYTES:
        description: 10 KB
        value: 8
      _11KBYTES:
        description: 11 KB
        value: 9
      _12KBYTES:
        description: 12 KB
        value: 10
      _13KBYTES:
        description: 13 KB
        value: 11
      _14KBYTES:
        description: 14 KB
        value: 12
      _15KBYTES:
        description: 15 KB
        value: 13
      _16383BYTES:
        description: 16383 Bytes
        value: 14
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_VLAN_TAG_CTRL_EIVLS:
    enum:
      DONOT:
        description: Do not strip
        value: 0
      IFPASS:
        description: Strip if VLAN filter passes
        value: 1
      IFFAIL:
        description: Strip if VLAN filter fails
        value: 2
      ALWAYS:
        description: Always strip
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_VLAN_TAG_CTRL_EVLS:
    enum:
      DONOT:
        description: Do not strip
        value: 0
      IFPASS:
        description: Strip if VLAN filter passes
        value: 1
      IFFAIL:
        description: Strip if VLAN filter fails
        value: 2
      ALWAYS:
        description: Always strip
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_VLAN_INCL_VLC:
    enum:
      NONE:
        description: No VLAN tag deletion, insertion, or replacement
        value: 0
      DELETE:
        description: VLAN tag deletion
        value: 1
      INSERT:
        description: VLAN tag insertion
        value: 2
      REPLACE:
        description: VLAN tag replacement
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_INNER_VLAN_INCL_VLC:
    enum:
      NONE:
        description: No VLAN tag deletion, insertion, or replacement
        value: 0
      DELETE:
        description: VLAN tag deletion
        value: 1
      INSERT:
        description: VLAN tag insertion
        value: 2
      REPLACE:
        description: VLAN tag replacement
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_Q0_TX_FLOW_CTRL_PLT:
    enum:
      _4:
        description: Pause Time minus 4 Slot Times (PT -4 slot times)
        value: 0
      _28:
        description: Pause Time minus 28 Slot Times (PT -28 slot times)
        value: 1
      _36:
        description: Pause Time minus 36 Slot Times (PT -36 slot times)
        value: 2
      _144:
        description: Pause Time minus 144 Slot Times (PT -144 slot times)
        value: 3
      _256:
        description: Pause Time minus 256 Slot Times (PT -256 slot times)
        value: 4
      _512:
        description: Pause Time minus 512 Slot Times (PT -512 slot times)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_Q1_TX_FLOW_CTRL_PLT:
    enum:
      _4:
        description: Pause Time minus 4 Slot Times (PT -4 slot times)
        value: 0
      _28:
        description: Pause Time minus 28 Slot Times (PT -28 slot times)
        value: 1
      _36:
        description: Pause Time minus 36 Slot Times (PT -36 slot times)
        value: 2
      _144:
        description: Pause Time minus 144 Slot Times (PT -144 slot times)
        value: 3
      _256:
        description: Pause Time minus 256 Slot Times (PT -256 slot times)
        value: 4
      _512:
        description: Pause Time minus 512 Slot Times (PT -512 slot times)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_Q2_TX_FLOW_CTRL_PLT:
    enum:
      _4:
        description: Pause Time minus 4 Slot Times (PT -4 slot times)
        value: 0
      _28:
        description: Pause Time minus 28 Slot Times (PT -28 slot times)
        value: 1
      _36:
        description: Pause Time minus 36 Slot Times (PT -36 slot times)
        value: 2
      _144:
        description: Pause Time minus 144 Slot Times (PT -144 slot times)
        value: 3
      _256:
        description: Pause Time minus 256 Slot Times (PT -256 slot times)
        value: 4
      _512:
        description: Pause Time minus 512 Slot Times (PT -512 slot times)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_Q3_TX_FLOW_CTRL_PLT:
    enum:
      _4:
        description: Pause Time minus 4 Slot Times (PT -4 slot times)
        value: 0
      _28:
        description: Pause Time minus 28 Slot Times (PT -28 slot times)
        value: 1
      _36:
        description: Pause Time minus 36 Slot Times (PT -36 slot times)
        value: 2
      _144:
        description: Pause Time minus 144 Slot Times (PT -144 slot times)
        value: 3
      _256:
        description: Pause Time minus 256 Slot Times (PT -256 slot times)
        value: 4
      _512:
        description: Pause Time minus 512 Slot Times (PT -512 slot times)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_Q4_TX_FLOW_CTRL_PLT:
    enum:
      _4:
        description: Pause Time minus 4 Slot Times (PT -4 slot times)
        value: 0
      _28:
        description: Pause Time minus 28 Slot Times (PT -28 slot times)
        value: 1
      _36:
        description: Pause Time minus 36 Slot Times (PT -36 slot times)
        value: 2
      _144:
        description: Pause Time minus 144 Slot Times (PT -144 slot times)
        value: 3
      _256:
        description: Pause Time minus 256 Slot Times (PT -256 slot times)
        value: 4
      _512:
        description: Pause Time minus 512 Slot Times (PT -512 slot times)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL0_RXQ4EN:
    enum:
      DISABLE:
        description: Queue not enabled
        value: 0
      EN_AV:
        description: Queue enabled for AV
        value: 1
      EN_DCB_GEN:
        description: Queue enabled for DCB/Generic
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL0_RXQ3EN:
    enum:
      DISABLE:
        description: Queue not enabled
        value: 0
      EN_AV:
        description: Queue enabled for AV
        value: 1
      EN_DCB_GEN:
        description: Queue enabled for DCB/Generic
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL0_RXQ2EN:
    enum:
      DISABLE:
        description: Queue not enabled
        value: 0
      EN_AV:
        description: Queue enabled for AV
        value: 1
      EN_DCB_GEN:
        description: Queue enabled for DCB/Generic
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL0_RXQ1EN:
    enum:
      DISABLE:
        description: Queue not enabled
        value: 0
      EN_AV:
        description: Queue enabled for AV
        value: 1
      EN_DCB_GEN:
        description: Queue enabled for DCB/Generic
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL0_RXQ0EN:
    enum:
      DISABLE:
        description: Queue not enabled
        value: 0
      EN_AV:
        description: Queue enabled for AV
        value: 1
      EN_DCB_GEN:
        description: Queue enabled for DCB/Generic
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL1_MCBCQ:
    enum:
      _0:
        description: Receive Queue 0
        value: 0
      _1:
        description: Receive Queue 1
        value: 1
      _2:
        description: Receive Queue 2
        value: 2
      _3:
        description: Receive Queue 3
        value: 3
      _4:
        description: Receive Queue 4
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL1_UPQ:
    enum:
      _0:
        description: Receive Queue 0
        value: 0
      _1:
        description: Receive Queue 1
        value: 1
      _2:
        description: Receive Queue 2
        value: 2
      _3:
        description: Receive Queue 3
        value: 3
      _4:
        description: Receive Queue 4
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL1_DCBCPQ:
    enum:
      _0:
        description: Receive Queue 0
        value: 0
      _1:
        description: Receive Queue 1
        value: 1
      _2:
        description: Receive Queue 2
        value: 2
      _3:
        description: Receive Queue 3
        value: 3
      _4:
        description: Receive Queue 4
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL1_PTPQ:
    enum:
      _0:
        description: Receive Queue 0
        value: 0
      _1:
        description: Receive Queue 1
        value: 1
      _2:
        description: Receive Queue 2
        value: 2
      _3:
        description: Receive Queue 3
        value: 3
      _4:
        description: Receive Queue 4
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_RXQ_CTRL1_AVCPQ:
    enum:
      _0:
        description: Receive Queue 0
        value: 0
      _1:
        description: Receive Queue 1
        value: 1
      _2:
        description: Receive Queue 2
        value: 2
      _3:
        description: Receive Queue 3
        value: 3
      _4:
        description: Receive Queue 4
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_PHYIF_CONTROL_STATUS_LNKSPEED:
    enum:
      _2500K:
        description: 2.5 MHz
        value: 0
      _25M:
        description: 25 MHz
        value: 1
      _125M:
        description: 125 MHz
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_DEBUG_TFCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      WAITING:
        description: 'Waiting for one of the following: Status of the previous packet
          OR IPG or back off period to be over'
        value: 1
      GEN_TX_PAU:
        description: Generating and transmitting a Pause control packet (in full-duplex
          mode)
        value: 2
      TRNSFR:
        description: Transferring input packet for transmission
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE0_ACTPHYSEL:
    enum:
      GMII_MII:
        description: GMII or MII
        value: 0
      RGMII:
        description: RGMII
        value: 1
      SGMII:
        description: SGMII
        value: 2
      TBI:
        description: TBI
        value: 3
      RMII:
        description: RMII
        value: 4
      RTBI:
        description: RTBI
        value: 5
      SMII:
        description: SMII
        value: 6
      REVMIII:
        description: RevMII
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE0_TSSTSSEL:
    enum:
      INTRNL:
        description: Internal
        value: 0
      EXTRNL:
        description: External
        value: 1
      BOTH:
        description: Both
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE1_L3L4FNUM:
    enum:
      NOFILT:
        description: No L3 or L4 Filter
        value: 0
      bf_1FILT:
        description: 1 L3 or L4 Filter
        value: 1
      bf_2FILT:
        description: 2 L3 or L4 Filters
        value: 2
      bf_3FILT:
        description: 3 L3 or L4 Filters
        value: 3
      bf_4FILT:
        description: 4 L3 or L4 Filters
        value: 4
      bf_5FILT:
        description: 5 L3 or L4 Filters
        value: 5
      bf_6FILT:
        description: 6 L3 or L4 Filters
        value: 6
      bf_7FILT:
        description: 7 L3 or L4 Filters
        value: 7
      bf_8FILT:
        description: 8 L3 or L4 Filters
        value: 8
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE1_HASHTBLSZ:
    enum:
      NO_HT:
        description: No hash table
        value: 0
      bf_64:
        description: '64'
        value: 1
      bf_128:
        description: '128'
        value: 2
      bf_256:
        description: '256'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE1_ADDR64:
    enum:
      _32:
        description: '32'
        value: 0
      _40:
        description: '40'
        value: 1
      _48:
        description: '48'
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE1_TXFIFOSIZE:
    enum:
      _128B:
        description: 128 bytes
        value: 0
      _256B:
        description: 256 bytes
        value: 1
      _512B:
        description: 512 bytes
        value: 2
      _1024B:
        description: 1024 bytes
        value: 3
      _2048B:
        description: 2048 bytes
        value: 4
      _4096B:
        description: 4096 bytes
        value: 5
      _8192B:
        description: 8192 bytes
        value: 6
      _16384B:
        description: 16384 bytes
        value: 7
      _32KB:
        description: 32 KB
        value: 8
      _64KB:
        description: 64 KB
        value: 9
      _128KB:
        description: 128 KB
        value: 10
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE1_RXFIFOSIZE:
    enum:
      _128B:
        description: 128 bytes
        value: 0
      _256B:
        description: 256 bytes
        value: 1
      _512B:
        description: 512 bytes
        value: 2
      _1024B:
        description: 1024 bytes
        value: 3
      _2048B:
        description: 2048 bytes
        value: 4
      _4096B:
        description: 4096 bytes
        value: 5
      _8192B:
        description: 8192 bytes
        value: 6
      _16384B:
        description: 16384 bytes
        value: 7
      _32KB:
        description: 32 KB
        value: 8
      _64KB:
        description: 64 KB
        value: 9
      _128KB:
        description: 128 KB
        value: 10
      _256KB:
        description: 256 KB
        value: 11
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE2_AUXSNAPNUM:
    enum:
      NO_AUXI:
        description: No auxiliary input
        value: 0
      bf_1_AUXI:
        description: 1 auxiliary input
        value: 1
      bf_2_AUXI:
        description: 2 auxiliary input
        value: 2
      bf_3_AUXI:
        description: 3 auxiliary input
        value: 3
      bf_4_AUXI:
        description: 4 auxiliary input
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE2_PPSOUTNUM:
    enum:
      NO_PPSO:
        description: No PPS output
        value: 0
      bf_1_PPSO:
        description: 1 PPS output
        value: 1
      bf_2_PPSO:
        description: 2 PPS output
        value: 2
      bf_3_PPSO:
        description: 3 PPS output
        value: 3
      bf_4_PPSO:
        description: 4 PPS output
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE2_TXCHCNT:
    enum:
      _1TXCH:
        description: 1 MTL Tx Channel
        value: 0
      _2TXCH:
        description: 2 MTL Tx Channels
        value: 1
      _3TXCH:
        description: 3 MTL Tx Channels
        value: 2
      _4TXCH:
        description: 4 MTL Tx Channels
        value: 3
      _5TXCH:
        description: 5 MTL Tx Channels
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE2_RXCHCNT:
    enum:
      _1RXCH:
        description: 1 MTL Rx Channel
        value: 0
      _2RXCH:
        description: 2 MTL Rx Channels
        value: 1
      _3RXCH:
        description: 3 MTL Rx Channels
        value: 2
      _4RXCH:
        description: 4 MTL Rx Channels
        value: 3
      _5RXCH:
        description: 5 MTL Rx Channels
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE2_TXQCNT:
    enum:
      _1TXQ:
        description: 1 MTL Tx Queue
        value: 0
      _2TXQ:
        description: 2 MTL Tx Queues
        value: 1
      _3TXQ:
        description: 3 MTL Tx Queues
        value: 2
      _4TXQ:
        description: 4 MTL Tx Queues
        value: 3
      _5TXQ:
        description: 5 MTL Tx Queues
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE2_RXQCNT:
    enum:
      _1RXQ:
        description: 1 MTL Rx Queue
        value: 0
      _2RXQ:
        description: 2 MTL Rx Queues
        value: 1
      _3RXQ:
        description: 3 MTL Rx Queues
        value: 2
      _4RXQ:
        description: 4 MTL Rx Queues
        value: 3
      _5RXQ:
        description: 5 MTL Rx Queues
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE3_ASP:
    enum:
      NONE:
        description: No Safety features selected
        value: 0
      ECC_ONLY:
        description: Only "ECC protection for external memory" feature is selected
        value: 1
      AS_NPPE:
        description: All the Automotive Safety features are selected without the "Parity
          Port Enable for external interface" feature
        value: 2
      AS_PPE:
        description: All the Automotive Safety features are selected with the "Parity
          Port Enable for external interface" feature
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE3_ESTWID:
    enum:
      NOWIDTH:
        description: Width not configured
        value: 0
      WIDTH16:
        description: '16'
        value: 1
      WIDTH20:
        description: '20'
        value: 2
      WIDTH24:
        description: '24'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE3_ESTDEP:
    enum:
      NODEPTH:
        description: No Depth configured
        value: 0
      DEPTH64:
        description: '64'
        value: 1
      DEPTH128:
        description: '128'
        value: 2
      DEPTH256:
        description: '256'
        value: 3
      DEPTH512:
        description: '512'
        value: 4
      DEPTH1024:
        description: '1024'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE3_FRPES:
    enum:
      _64ENTR:
        description: 64 Entries
        value: 0
      _128ENTR:
        description: 128 Entries
        value: 1
      _256ENTR:
        description: 256 Entries
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE3_FRPBS:
    enum:
      _64BYTES:
        description: 64 Bytes
        value: 0
      _128BYTES:
        description: 128 Bytes
        value: 1
      _256BYTES:
        description: 256 Bytes
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_HW_FEATURE3_NRVF:
    enum:
      NO_ERVLAN:
        description: No Extended Rx VLAN Filters
        value: 0
      bf_4_ERVLAN:
        description: 4 Extended Rx VLAN Filters
        value: 1
      bf_8_ERVLAN:
        description: 8 Extended Rx VLAN Filters
        value: 2
      bf_16_ERVLAN:
        description: 16 Extended Rx VLAN Filters
        value: 3
      bf_24_ERVLAN:
        description: 24 Extended Rx VLAN Filters
        value: 4
      bf_32_ERVLAN:
        description: 32 Extended Rx VLAN Filters
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL3:
    enum:
      ONLY_INT:
        description: Target Time registers are programmed only for generating the
          interrupt event. The Flexible PPS function must not be enabled in this mode,
          otherwise spurious transitions may be observed on the corresponding ptp_pps_o
          output port
        value: 0
      INT_ST:
        description: Target Time registers are programmed for generating the interrupt
          event and starting or stopping the PPS0 output signal generation
        value: 2
      ONLY_ST:
        description: Target Time registers are programmed only for starting or stopping
          the PPS0 output signal generation. No interrupt is asserted
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL2:
    enum:
      ONLY_INT:
        description: Target Time registers are programmed only for generating the
          interrupt event. The Flexible PPS function must not be enabled in this mode,
          otherwise spurious transitions may be observed on the corresponding ptp_pps_o
          output port
        value: 0
      INT_ST:
        description: Target Time registers are programmed for generating the interrupt
          event and starting or stopping the PPS0 output signal generation
        value: 2
      ONLY_ST:
        description: Target Time registers are programmed only for starting or stopping
          the PPS0 output signal generation. No interrupt is asserted
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL1:
    enum:
      ONLY_INT:
        description: Target Time registers are programmed only for generating the
          interrupt event. The Flexible PPS function must not be enabled in this mode,
          otherwise spurious transitions may be observed on the corresponding ptp_pps_o
          output port
        value: 0
      INT_ST:
        description: Target Time registers are programmed for generating the interrupt
          event and starting or stopping the PPS0 output signal generation
        value: 2
      ONLY_ST:
        description: Target Time registers are programmed only for starting or stopping
          the PPS0 output signal generation. No interrupt is asserted
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_PPS_CONTROL_TRGTMODSEL0:
    enum:
      ONLY_INT:
        description: Target Time registers are programmed only for generating the
          interrupt event. The Flexible PPS function must not be enabled in this mode,
          otherwise spurious transitions may be observed on the corresponding ptp_pps_o
          output port
        value: 0
      INT_ST:
        description: Target Time registers are programmed for generating the interrupt
          event and starting or stopping the PPS0 output signal generation
        value: 2
      ONLY_ST:
        description: Target Time registers are programmed only for starting or stopping
          the PPS0 output signal generation. No interrupt is asserted
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MAC_LOG_MESSAGE_INTERVAL_DRSYNCR:
    enum:
      _1:
        description: DelayReq generated for every received SYNC
        value: 0
      _2:
        description: DelayReq generated every alternate reception of SYNC
        value: 1
      _4:
        description: for every 4 SYNC messages
        value: 2
      _8:
        description: for every 8 SYNC messages
        value: 3
      _16:
        description: for every 16 SYNC messages
        value: 4
      _32:
        description: for every 32 SYNC messages
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_OPERATION_MODE_SCHALG:
    enum:
      WRR:
        description: WRR algorithm
        value: 0
      WFQ:
        description: WFQ algorithm when DCB feature is selected.Otherwise, Reserved
        value: 1
      DWRR:
        description: DWRR algorithm when DCB feature is selected.Otherwise, Reserved
        value: 2
      SP:
        description: Strict priority algorithm
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_DBG_CTL_FIFOSEL:
    enum:
      TXFIFO:
        description: Tx FIFO
        value: 0
      TXSTSFIFO:
        description: Tx Status FIFO (only read access when SLVMOD is set)
        value: 1
      TSOFIFO:
        description: TSO FIFO (cannot be accessed when SLVMOD is set)
        value: 2
      RXFIFO:
        description: Rx FIFO
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_DBG_CTL_PKTSTATE:
    enum:
      PKT_DATA:
        description: Packet Data
        value: 0
      CW_NS:
        description: Control Word/Normal Status
        value: 1
      SOP_LS:
        description: SOP Data/Last Status
        value: 2
      EOP:
        description: EOP Data/EOP
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_DBG_CTL_BYTEEN:
    enum:
      _VAL:
        description: Byte 0 valid
        value: 0
      _1_VAL:
        description: Byte 0 and Byte 1 are valid
        value: 1
      _12_VAL:
        description: Byte 0, Byte 1, and Byte 2 are valid
        value: 2
      _123_VAL:
        description: All four bytes are valid
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_DBG_STS_BYTEEN:
    enum:
      _VAL:
        description: Byte 0 valid
        value: 0
      _1_VAL:
        description: Byte 0 and Byte 1 are valid
        value: 1
      _12_VAL:
        description: Byte 0, Byte 1, and Byte 2 are valid
        value: 2
      _123_VAL:
        description: All four bytes are valid
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_DBG_STS_PKTSTATE:
    enum:
      PKT_DATA:
        description: Packet Data
        value: 0
      CW_NS:
        description: Control Word/Normal Status
        value: 1
      SOP_LS:
        description: SOP Data/Last Status
        value: 2
      EOP:
        description: EOP Data/EOP
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_EST_CONTROL_LCSE:
    enum:
      _4_ITERNS:
        description: 4 iterations
        value: 0
      _8_ITERNS:
        description: 8 iterations
        value: 1
      _16_ITERNS:
        description: 16 iterations
        value: 2
      _32_ITERNS:
        description: 32 iterations
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_EST_GCL_CONTROL_ESTEIEC:
    enum:
      _1BIT:
        description: Insert 1 bit error
        value: 0
      _2BIT:
        description: Insert 2 bit errors
        value: 1
      _3BIT:
        description: Insert 3 bit errors
        value: 2
      _1BIT_ADDR:
        description: Insert 1 bit error in address field
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ0_OPERATION_MODE_TTC:
    enum:
      _32BYTES:
        description: '32'
        value: 0
      _64BYTES:
        description: '64'
        value: 1
      _96BYTES:
        description: '96'
        value: 2
      _128BYTES:
        description: '128'
        value: 3
      _192BYTES:
        description: '192'
        value: 4
      _256BYTES:
        description: '256'
        value: 5
      _384BYTES:
        description: '384'
        value: 6
      _512BYTES:
        description: '512'
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ0_OPERATION_MODE_TXQEN:
    enum:
      DISABLE:
        description: Not enabled
        value: 0
      EN_IF_AV:
        description: Enable in AV mode (Reserved in non-AV)
        value: 1
      ENABLE:
        description: Enabled
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ0_DEBUG_TRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ:
        description: Read state (transferring data to the MAC transmitter)
        value: 1
      WAIT:
        description: Waiting for pending Tx Status from the MAC transmitter
        value: 2
      FLUSH:
        description: Flushing the Tx queue because of the Packet Abort request from
          the MAC
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ0_OPERATION_MODE_RTC:
    enum:
      _64BYTE:
        description: '64'
        value: 0
      _32BYTE:
        description: '32'
        value: 1
      _96BYTE:
        description: '96'
        value: 2
      _128BYTE:
        description: '128'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ0_DEBUG_RXQSTS:
    enum:
      EMPTY:
        description: Rx Queue empty
        value: 0
      BLW_THR:
        description: Rx Queue fill-level below flow-control deactivate threshold
        value: 1
      ABV_THR:
        description: Rx Queue fill-level above flow-control activate threshold
        value: 2
      FULL:
        description: Rx Queue full
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ0_DEBUG_RRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ_DATA:
        description: Reading packet data
        value: 1
      READ_STS:
        description: Reading packet status (or timestamp)
        value: 2
      FLUSH:
        description: Flushing the packet data and status
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ1_OPERATION_MODE_TTC:
    enum:
      _32BYTES:
        description: '32'
        value: 0
      _64BYTES:
        description: '64'
        value: 1
      _96BYTES:
        description: '96'
        value: 2
      _128BYTES:
        description: '128'
        value: 3
      _192BYTES:
        description: '192'
        value: 4
      _256BYTES:
        description: '256'
        value: 5
      _384BYTES:
        description: '384'
        value: 6
      _512BYTES:
        description: '512'
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ1_OPERATION_MODE_TXQEN:
    enum:
      DISABLE:
        description: Not enabled
        value: 0
      EN_IF_AV:
        description: Enable in AV mode (Reserved in non-AV)
        value: 1
      ENABLE:
        description: Enabled
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ1_DEBUG_TRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ:
        description: Read state (transferring data to the MAC transmitter)
        value: 1
      WAIT:
        description: Waiting for pending Tx Status from the MAC transmitter
        value: 2
      FLUSH:
        description: Flushing the Tx queue because of the Packet Abort request from
          the MAC
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ1_ETS_CONTROL_SLC:
    enum:
      _1_SLOT:
        description: 1 slot
        value: 0
      _2_SLOT:
        description: 2 slots
        value: 1
      _4_SLOT:
        description: 4 slots
        value: 2
      _8_SLOT:
        description: 8 slots
        value: 3
      _16_SLOT:
        description: 16 slots
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ1_OPERATION_MODE_RTC:
    enum:
      _64BYTE:
        description: '64'
        value: 0
      _32BYTE:
        description: '32'
        value: 1
      _96BYTE:
        description: '96'
        value: 2
      _128BYTE:
        description: '128'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ1_DEBUG_RXQSTS:
    enum:
      EMPTY:
        description: Rx Queue empty
        value: 0
      BLW_THR:
        description: Rx Queue fill-level below flow-control deactivate threshold
        value: 1
      ABV_THR:
        description: Rx Queue fill-level above flow-control activate threshold
        value: 2
      FULL:
        description: Rx Queue full
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ1_DEBUG_RRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ_DATA:
        description: Reading packet data
        value: 1
      READ_STS:
        description: Reading packet status (or timestamp)
        value: 2
      FLUSH:
        description: Flushing the packet data and status
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ2_OPERATION_MODE_TTC:
    enum:
      _32BYTES:
        description: '32'
        value: 0
      _64BYTES:
        description: '64'
        value: 1
      _96BYTES:
        description: '96'
        value: 2
      _128BYTES:
        description: '128'
        value: 3
      _192BYTES:
        description: '192'
        value: 4
      _256BYTES:
        description: '256'
        value: 5
      _384BYTES:
        description: '384'
        value: 6
      _512BYTES:
        description: '512'
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ2_OPERATION_MODE_TXQEN:
    enum:
      DISABLE:
        description: Not enabled
        value: 0
      EN_IF_AV:
        description: Enable in AV mode (Reserved in non-AV)
        value: 1
      ENABLE:
        description: Enabled
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ2_DEBUG_TRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ:
        description: Read state (transferring data to the MAC transmitter)
        value: 1
      WAIT:
        description: Waiting for pending Tx Status from the MAC transmitter
        value: 2
      FLUSH:
        description: Flushing the Tx queue because of the Packet Abort request from
          the MAC
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ2_ETS_CONTROL_SLC:
    enum:
      _1_SLOT:
        description: 1 slot
        value: 0
      _2_SLOT:
        description: 2 slots
        value: 1
      _4_SLOT:
        description: 4 slots
        value: 2
      _8_SLOT:
        description: 8 slots
        value: 3
      _16_SLOT:
        description: 16 slots
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ2_OPERATION_MODE_RTC:
    enum:
      _64BYTE:
        description: '64'
        value: 0
      _32BYTE:
        description: '32'
        value: 1
      _96BYTE:
        description: '96'
        value: 2
      _128BYTE:
        description: '128'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ2_DEBUG_RXQSTS:
    enum:
      EMPTY:
        description: Rx Queue empty
        value: 0
      BLW_THR:
        description: Rx Queue fill-level below flow-control deactivate threshold
        value: 1
      ABV_THR:
        description: Rx Queue fill-level above flow-control activate threshold
        value: 2
      FULL:
        description: Rx Queue full
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ2_DEBUG_RRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ_DATA:
        description: Reading packet data
        value: 1
      READ_STS:
        description: Reading packet status (or timestamp)
        value: 2
      FLUSH:
        description: Flushing the packet data and status
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ3_OPERATION_MODE_TTC:
    enum:
      _32BYTES:
        description: '32'
        value: 0
      _64BYTES:
        description: '64'
        value: 1
      _96BYTES:
        description: '96'
        value: 2
      _128BYTES:
        description: '128'
        value: 3
      _192BYTES:
        description: '192'
        value: 4
      _256BYTES:
        description: '256'
        value: 5
      _384BYTES:
        description: '384'
        value: 6
      _512BYTES:
        description: '512'
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ3_OPERATION_MODE_TXQEN:
    enum:
      DISABLE:
        description: Not enabled
        value: 0
      EN_IF_AV:
        description: Enable in AV mode (Reserved in non-AV)
        value: 1
      ENABLE:
        description: Enabled
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ3_DEBUG_TRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ:
        description: Read state (transferring data to the MAC transmitter)
        value: 1
      WAIT:
        description: Waiting for pending Tx Status from the MAC transmitter
        value: 2
      FLUSH:
        description: Flushing the Tx queue because of the Packet Abort request from
          the MAC
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ3_ETS_CONTROL_SLC:
    enum:
      _1_SLOT:
        description: 1 slot
        value: 0
      _2_SLOT:
        description: 2 slots
        value: 1
      _4_SLOT:
        description: 4 slots
        value: 2
      _8_SLOT:
        description: 8 slots
        value: 3
      _16_SLOT:
        description: 16 slots
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ3_OPERATION_MODE_RTC:
    enum:
      _64BYTE:
        description: '64'
        value: 0
      _32BYTE:
        description: '32'
        value: 1
      _96BYTE:
        description: '96'
        value: 2
      _128BYTE:
        description: '128'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ3_DEBUG_RXQSTS:
    enum:
      EMPTY:
        description: Rx Queue empty
        value: 0
      BLW_THR:
        description: Rx Queue fill-level below flow-control deactivate threshold
        value: 1
      ABV_THR:
        description: Rx Queue fill-level above flow-control activate threshold
        value: 2
      FULL:
        description: Rx Queue full
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ3_DEBUG_RRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ_DATA:
        description: Reading packet data
        value: 1
      READ_STS:
        description: Reading packet status (or timestamp)
        value: 2
      FLUSH:
        description: Flushing the packet data and status
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ4_OPERATION_MODE_TTC:
    enum:
      _32BYTES:
        description: '32'
        value: 0
      _64BYTES:
        description: '64'
        value: 1
      _96BYTES:
        description: '96'
        value: 2
      _128BYTES:
        description: '128'
        value: 3
      _192BYTES:
        description: '192'
        value: 4
      _256BYTES:
        description: '256'
        value: 5
      _384BYTES:
        description: '384'
        value: 6
      _512BYTES:
        description: '512'
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ4_OPERATION_MODE_TXQEN:
    enum:
      DISABLE:
        description: Not enabled
        value: 0
      EN_IF_AV:
        description: Enable in AV mode (Reserved in non-AV)
        value: 1
      ENABLE:
        description: Enabled
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ4_DEBUG_TRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ:
        description: Read state (transferring data to the MAC transmitter)
        value: 1
      WAIT:
        description: Waiting for pending Tx Status from the MAC transmitter
        value: 2
      FLUSH:
        description: Flushing the Tx queue because of the Packet Abort request from
          the MAC
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_TXQ4_ETS_CONTROL_SLC:
    enum:
      _1_SLOT:
        description: 1 slot
        value: 0
      _2_SLOT:
        description: 2 slots
        value: 1
      _4_SLOT:
        description: 4 slots
        value: 2
      _8_SLOT:
        description: 8 slots
        value: 3
      _16_SLOT:
        description: 16 slots
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ4_OPERATION_MODE_RTC:
    enum:
      _64BYTE:
        description: '64'
        value: 0
      _32BYTE:
        description: '32'
        value: 1
      _96BYTE:
        description: '96'
        value: 2
      _128BYTE:
        description: '128'
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ4_DEBUG_RXQSTS:
    enum:
      EMPTY:
        description: Rx Queue empty
        value: 0
      BLW_THR:
        description: Rx Queue fill-level below flow-control deactivate threshold
        value: 1
      ABV_THR:
        description: Rx Queue fill-level above flow-control activate threshold
        value: 2
      FULL:
        description: Rx Queue full
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_MTL_RXQ4_DEBUG_RRCSTS:
    enum:
      IDLE:
        description: Idle state
        value: 0
      READ_DATA:
        description: Reading packet data
        value: 1
      READ_STS:
        description: Reading packet status (or timestamp)
        value: 2
      FLUSH:
        description: Flushing the packet data and status
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_MODE_INTM:
    enum:
      _0:
        description: See above description
        value: 0
      _1:
        description: See above description
        value: 1
      _2:
        description: See above description
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS0_TPS2:
    enum:
      STOP:
        description: Stopped (Reset or Stop Transmit Command issued)
        value: 0
      RUN_FTTD:
        description: Running (Fetching Tx Transfer Descriptor)
        value: 1
      RUN_WS:
        description: Running (Waiting for status)
        value: 2
      RUN_RDS:
        description: Running (Reading Data from system memory buffer and queuing it
          to the Tx buffer (Tx FIFO))
        value: 3
      TSTMP_WS:
        description: Timestamp write state
        value: 4
      SUSPND:
        description: Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow)
        value: 6
      RUN_CTD:
        description: Running (Closing Tx Descriptor)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS0_RPS2:
    enum:
      STOP:
        description: Stopped (Reset or Stop Receive Command issued)
        value: 0
      RUN_FRTD:
        description: Running (Fetching Rx Transfer Descriptor)
        value: 1
      RUN_WRP:
        description: Running (Waiting for Rx packet)
        value: 3
      SUSPND:
        description: Suspended (Rx Descriptor Unavailable)
        value: 4
      RUN_CRD:
        description: Running (Closing the Rx Descriptor)
        value: 5
      TSTMP:
        description: Timestamp write state
        value: 6
      RUN_TRP:
        description: Running (Transferring the received packet data from the Rx buffer
          to the system memory)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS0_TPS1:
    enum:
      STOP:
        description: Stopped (Reset or Stop Transmit Command issued)
        value: 0
      RUN_FTTD:
        description: Running (Fetching Tx Transfer Descriptor)
        value: 1
      RUN_WS:
        description: Running (Waiting for status)
        value: 2
      RUN_RDS:
        description: Running (Reading Data from system memory buffer and queuing it
          to the Tx buffer (Tx FIFO))
        value: 3
      TSTMP_WS:
        description: Timestamp write state
        value: 4
      SUSPND:
        description: Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow)
        value: 6
      RUN_CTD:
        description: Running (Closing Tx Descriptor)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS0_RPS1:
    enum:
      STOP:
        description: Stopped (Reset or Stop Receive Command issued)
        value: 0
      RUN_FRTD:
        description: Running (Fetching Rx Transfer Descriptor)
        value: 1
      RUN_WRP:
        description: Running (Waiting for Rx packet)
        value: 3
      SUSPND:
        description: Suspended (Rx Descriptor Unavailable)
        value: 4
      RUN_CRD:
        description: Running (Closing the Rx Descriptor)
        value: 5
      TSTMP:
        description: Timestamp write state
        value: 6
      RUN_TRP:
        description: Running (Transferring the received packet data from the Rx buffer
          to the system memory)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS0_TPS0:
    enum:
      STOP:
        description: Stopped (Reset or Stop Transmit Command issued)
        value: 0
      RUN_FTTD:
        description: Running (Fetching Tx Transfer Descriptor)
        value: 1
      RUN_WS:
        description: Running (Waiting for status)
        value: 2
      RUN_RDS:
        description: Running (Reading Data from system memory buffer and queuing it
          to the Tx buffer (Tx FIFO))
        value: 3
      TSTMP_WS:
        description: Timestamp write state
        value: 4
      SUSPND:
        description: Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow)
        value: 6
      RUN_CTD:
        description: Running (Closing Tx Descriptor)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS0_RPS0:
    enum:
      STOP:
        description: Stopped (Reset or Stop Receive Command issued)
        value: 0
      RUN_FRTD:
        description: Running (Fetching Rx Transfer Descriptor)
        value: 1
      RUN_WRP:
        description: Running (Waiting for Rx packet)
        value: 3
      SUSPND:
        description: Suspended (Rx Descriptor Unavailable)
        value: 4
      RUN_CRD:
        description: Running (Closing the Rx Descriptor)
        value: 5
      TSTMP:
        description: Timestamp write state
        value: 6
      RUN_TRP:
        description: Running (Transferring the received packet data from the Rx buffer
          to the system memory)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS1_TPS4:
    enum:
      STOP:
        description: Stopped (Reset or Stop Transmit Command issued)
        value: 0
      RUN_FTTD:
        description: Running (Fetching Tx Transfer Descriptor)
        value: 1
      RUN_WS:
        description: Running (Waiting for status)
        value: 2
      RUN_RDS:
        description: Running (Reading Data from system memory buffer and queuing it
          to the Tx buffer (Tx FIFO))
        value: 3
      TSTMP_WS:
        description: Timestamp write state
        value: 4
      SUSPND:
        description: Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow)
        value: 6
      RUN_CTD:
        description: Running (Closing Tx Descriptor)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS1_RPS4:
    enum:
      STOP:
        description: Stopped (Reset or Stop Receive Command issued)
        value: 0
      RUN_FRTD:
        description: Running (Fetching Rx Transfer Descriptor)
        value: 1
      RUN_WRP:
        description: Running (Waiting for Rx packet)
        value: 3
      SUSPND:
        description: Suspended (Rx Descriptor Unavailable)
        value: 4
      RUN_CRD:
        description: Running (Closing the Rx Descriptor)
        value: 5
      TSTMP:
        description: Timestamp write state
        value: 6
      RUN_TRP:
        description: Running (Transferring the received packet data from the Rx buffer
          to the system memory)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS1_TPS3:
    enum:
      STOP:
        description: Stopped (Reset or Stop Transmit Command issued)
        value: 0
      RUN_FTTD:
        description: Running (Fetching Tx Transfer Descriptor)
        value: 1
      RUN_WS:
        description: Running (Waiting for status)
        value: 2
      RUN_RDS:
        description: Running (Reading Data from system memory buffer and queuing it
          to the Tx buffer (Tx FIFO))
        value: 3
      TSTMP_WS:
        description: Timestamp write state
        value: 4
      SUSPND:
        description: Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow)
        value: 6
      RUN_CTD:
        description: Running (Closing Tx Descriptor)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  ENET_QOS_DMA_DEBUG_STATUS1_RPS3:
    enum:
      STOP:
        description: Stopped (Reset or Stop Receive Command issued)
        value: 0
      RUN_FRTD:
        description: Running (Fetching Rx Transfer Descriptor)
        value: 1
      RUN_WRP:
        description: Running (Waiting for Rx packet)
        value: 3
      SUSPND:
        description: Suspended (Rx Descriptor Unavailable)
        value: 4
      RUN_CRD:
        description: Running (Closing the Rx Descriptor)
        value: 5
      TSTMP:
        description: Timestamp write state
        value: 6
      RUN_TRP:
        description: Running (Transferring the received packet data from the Rx buffer
          to the system memory)
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
