/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [8:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _01_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 8'h00;
    else _01_ <= in_data[82:75];
  assign { _00_[7:6], out_data[39:34] } = _01_;
  assign celloutsig_1_0z = in_data[138:136] & in_data[139:137];
  assign celloutsig_1_6z = { celloutsig_1_0z[1], celloutsig_1_5z, celloutsig_1_2z } & in_data[183:173];
  assign celloutsig_1_12z = { celloutsig_1_2z[3:1], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z } & { celloutsig_1_6z[9:8], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z } / { 1'h1, celloutsig_1_6z[2:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_1z } <= celloutsig_1_2z;
  assign celloutsig_1_7z = in_data[109:103] <= { celloutsig_1_5z[2:1], celloutsig_1_5z };
  assign celloutsig_1_8z = ! { celloutsig_1_6z[9:1], celloutsig_1_5z };
  assign celloutsig_1_3z = { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } * { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_0z[2] ? celloutsig_1_12z[11:7] : { celloutsig_1_14z[1:0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_17z ? { celloutsig_1_10z[3:1], celloutsig_1_9z, celloutsig_1_5z } : { celloutsig_1_2z[2], celloutsig_1_10z, celloutsig_1_13z, 1'h0, celloutsig_1_7z };
  assign celloutsig_1_9z = - celloutsig_1_3z[5:3];
  assign celloutsig_0_3z = 1'h1 !== celloutsig_0_1z[8];
  assign celloutsig_1_1z = { in_data[110:105], celloutsig_1_0z } !== in_data[129:121];
  assign celloutsig_1_11z = { celloutsig_1_3z[7:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z } !== { celloutsig_1_6z[9:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_13z = | in_data[145:143];
  assign celloutsig_1_17z = ~^ celloutsig_1_14z[7:3];
  assign celloutsig_0_7z = { in_data[67], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >> out_data[49:43];
  assign celloutsig_1_5z = { in_data[152:150], celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_2z[4], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[100:97], celloutsig_1_1z } ^ { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_12z[16:10], celloutsig_1_1z } ^ { celloutsig_1_3z[6:3], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_2z = { _00_[6], out_data[39:37] } ^ in_data[37:34];
  assign celloutsig_0_1z[8] = out_data[35] ~^ out_data[34];
  assign { out_data[46], out_data[50], out_data[45], out_data[49], out_data[44], out_data[48], out_data[43], out_data[47], out_data[41:40], out_data[52:51] } = { celloutsig_0_3z, celloutsig_0_2z[3], celloutsig_0_2z[3:2], celloutsig_0_2z[2:1], celloutsig_0_2z[1:0], _00_[7:6], out_data[39:38] } & { out_data[37], _00_[7], out_data[36], _00_[6], out_data[35], out_data[39], out_data[34], out_data[38], celloutsig_0_3z, celloutsig_0_1z[8], out_data[39:38] };
  assign _00_[5:0] = out_data[39:34];
  assign celloutsig_0_1z[7:0] = 8'hff;
  assign { out_data[132:128], out_data[106:96], out_data[42], out_data[33:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
endmodule
