
*** Running vivado
    with args -log gig_ethernet_pcs_pma_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gig_ethernet_pcs_pma_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source gig_ethernet_pcs_pma_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1123.777 ; gain = 214.414 ; free physical = 77 ; free virtual = 48424
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:100]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:101]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v:124]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'FDP' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3891]
INFO: [Synth 8-256] done synthesizing module 'FDP' (1#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3891]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (2#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (3#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (4#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' (5#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' (6#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' (7#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' (8#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' (9#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v:124]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v:63]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (21#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v:71]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (22#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' (23#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_cpll_railing' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.v:68]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_cpll_railing' (24#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.v:68]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' (25#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v:98]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' (26#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v:98]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:98]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' (27#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:98]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' (28#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v:71]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' (29#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_phase_shift_buffer' [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_phase_shift_buffer.v:81]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_phase_shift_buffer' (30#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_phase_shift_buffer.v:81]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' (31#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v:63]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (32#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:101]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (33#1) [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:100]
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1184.250 ; gain = 274.887 ; free physical = 84 ; free virtual = 48384
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1184.250 ; gain = 274.887 ; free physical = 83 ; free virtual = 48383
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1595.191 ; gain = 0.004 ; free physical = 73 ; free virtual = 48054
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.191 ; gain = 685.828 ; free physical = 79 ; free virtual = 48050
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:02:18 . Memory (MB): peak = 1595.191 ; gain = 685.828 ; free physical = 75 ; free virtual = 48046
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:02:20 . Memory (MB): peak = 1595.191 ; gain = 685.828 ; free physical = 81 ; free virtual = 48053
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:02:34 . Memory (MB): peak = 1595.191 ; gain = 685.828 ; free physical = 83 ; free virtual = 48036
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:03:04 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 78 ; free virtual = 48018
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:03:36 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 72 ; free virtual = 47965
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:03:40 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 89 ; free virtual = 47966
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:03:44 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 74 ; free virtual = 47950
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:03:47 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 74 ; free virtual = 47950
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:03:47 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 74 ; free virtual = 47950
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:03:48 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 71 ; free virtual = 47948
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:03:48 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 70 ; free virtual = 47946
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:03:49 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 71 ; free virtual = 47947
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:03:49 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 69 ; free virtual = 47946

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    57|
|2     |GTXE2_CHANNEL |     1|
|3     |LUT1          |   223|
|4     |LUT2          |    75|
|5     |LUT3          |   161|
|6     |LUT4          |   144|
|7     |LUT5          |   148|
|8     |LUT6          |   212|
|9     |MUXF7         |     3|
|10    |SRL16         |     2|
|11    |SRL16E        |     8|
|12    |SRLC32E       |     7|
|13    |FD            |   330|
|14    |FDCE          |    18|
|15    |FDP           |    72|
|16    |FDPE          |     9|
|17    |FDRE          |   991|
|18    |FDSE          |    53|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:03:49 . Memory (MB): peak = 1595.195 ; gain = 685.832 ; free physical = 71 ; free virtual = 47947
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hier -filter {name =~  */USE_ROCKET_IO.*.RECLOCK_MGT_SIGNALS_RXOUTCLK.RXCLKCORCNT_INT_reg[*]/*}]'. [/home/mrenda/research/xvc_microserver/core/VC707/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:70]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:03:47 . Memory (MB): peak = 1599.707 ; gain = 598.625 ; free physical = 77 ; free virtual = 47877
