// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_sum_sq_192,
        y_sum_sq_193,
        y_sum_sq_194,
        y_sum_sq_195,
        y_sum_sq_196,
        y_sum_sq_197,
        y_sum_sq_198,
        y_sum_sq_199,
        y_sum_sq_200,
        y_sum_sq_201,
        y_sum_sq_202,
        y_sum_sq_203,
        y_sum_sq_204,
        y_sum_sq_205,
        y_sum_sq_206,
        y_sum_sq_207,
        y_sum_sq_208,
        y_sum_sq_209,
        y_sum_sq_210,
        y_sum_sq_211,
        y_sum_sq_212,
        y_sum_sq_213,
        y_sum_sq_214,
        y_sum_sq_215,
        y_sum_sq_216,
        y_sum_sq_217,
        y_sum_sq_218,
        y_sum_sq_219,
        y_sum_sq_220,
        y_sum_sq_221,
        y_sum_sq_222,
        y_sum_sq_223,
        y_sum_sq_224,
        y_sum_sq_225,
        y_sum_sq_226,
        y_sum_sq_227,
        y_sum_sq_228,
        y_sum_sq_229,
        y_sum_sq_230,
        y_sum_sq_231,
        y_sum_sq_232,
        y_sum_sq_233,
        y_sum_sq_234,
        y_sum_sq_235,
        y_sum_sq_236,
        y_sum_sq_237,
        y_sum_sq_238,
        y_sum_sq_239,
        y_sum_sq_240,
        y_sum_sq_241,
        y_sum_sq_242,
        y_sum_sq_243,
        y_sum_sq_244,
        y_sum_sq_245,
        y_sum_sq_246,
        y_sum_sq_247,
        y_sum_sq_248,
        y_sum_sq_249,
        y_sum_sq_250,
        y_sum_sq_251,
        y_sum_sq_252,
        y_sum_sq_253,
        y_sum_sq_254,
        y_sum_sq_255,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld,
        p_out20,
        p_out20_ap_vld,
        p_out21,
        p_out21_ap_vld,
        p_out22,
        p_out22_ap_vld,
        p_out23,
        p_out23_ap_vld,
        p_out24,
        p_out24_ap_vld,
        p_out25,
        p_out25_ap_vld,
        p_out26,
        p_out26_ap_vld,
        p_out27,
        p_out27_ap_vld,
        p_out28,
        p_out28_ap_vld,
        p_out29,
        p_out29_ap_vld,
        p_out30,
        p_out30_ap_vld,
        p_out31,
        p_out31_ap_vld,
        p_out32,
        p_out32_ap_vld,
        p_out33,
        p_out33_ap_vld,
        p_out34,
        p_out34_ap_vld,
        p_out35,
        p_out35_ap_vld,
        p_out36,
        p_out36_ap_vld,
        p_out37,
        p_out37_ap_vld,
        p_out38,
        p_out38_ap_vld,
        p_out39,
        p_out39_ap_vld,
        p_out40,
        p_out40_ap_vld,
        p_out41,
        p_out41_ap_vld,
        p_out42,
        p_out42_ap_vld,
        p_out43,
        p_out43_ap_vld,
        p_out44,
        p_out44_ap_vld,
        p_out45,
        p_out45_ap_vld,
        p_out46,
        p_out46_ap_vld,
        p_out47,
        p_out47_ap_vld,
        p_out48,
        p_out48_ap_vld,
        p_out49,
        p_out49_ap_vld,
        p_out50,
        p_out50_ap_vld,
        p_out51,
        p_out51_ap_vld,
        p_out52,
        p_out52_ap_vld,
        p_out53,
        p_out53_ap_vld,
        p_out54,
        p_out54_ap_vld,
        p_out55,
        p_out55_ap_vld,
        p_out56,
        p_out56_ap_vld,
        p_out57,
        p_out57_ap_vld,
        p_out58,
        p_out58_ap_vld,
        p_out59,
        p_out59_ap_vld,
        p_out60,
        p_out60_ap_vld,
        p_out61,
        p_out61_ap_vld,
        p_out62,
        p_out62_ap_vld,
        p_out63,
        p_out63_ap_vld,
        grp_fu_2238_p_din0,
        grp_fu_2238_p_din1,
        grp_fu_2238_p_opcode,
        grp_fu_2238_p_dout0,
        grp_fu_2238_p_ce,
        grp_fu_15486_p_din0,
        grp_fu_15486_p_din1,
        grp_fu_15486_p_dout0,
        grp_fu_15486_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] y_sum_sq_192;
input  [31:0] y_sum_sq_193;
input  [31:0] y_sum_sq_194;
input  [31:0] y_sum_sq_195;
input  [31:0] y_sum_sq_196;
input  [31:0] y_sum_sq_197;
input  [31:0] y_sum_sq_198;
input  [31:0] y_sum_sq_199;
input  [31:0] y_sum_sq_200;
input  [31:0] y_sum_sq_201;
input  [31:0] y_sum_sq_202;
input  [31:0] y_sum_sq_203;
input  [31:0] y_sum_sq_204;
input  [31:0] y_sum_sq_205;
input  [31:0] y_sum_sq_206;
input  [31:0] y_sum_sq_207;
input  [31:0] y_sum_sq_208;
input  [31:0] y_sum_sq_209;
input  [31:0] y_sum_sq_210;
input  [31:0] y_sum_sq_211;
input  [31:0] y_sum_sq_212;
input  [31:0] y_sum_sq_213;
input  [31:0] y_sum_sq_214;
input  [31:0] y_sum_sq_215;
input  [31:0] y_sum_sq_216;
input  [31:0] y_sum_sq_217;
input  [31:0] y_sum_sq_218;
input  [31:0] y_sum_sq_219;
input  [31:0] y_sum_sq_220;
input  [31:0] y_sum_sq_221;
input  [31:0] y_sum_sq_222;
input  [31:0] y_sum_sq_223;
input  [31:0] y_sum_sq_224;
input  [31:0] y_sum_sq_225;
input  [31:0] y_sum_sq_226;
input  [31:0] y_sum_sq_227;
input  [31:0] y_sum_sq_228;
input  [31:0] y_sum_sq_229;
input  [31:0] y_sum_sq_230;
input  [31:0] y_sum_sq_231;
input  [31:0] y_sum_sq_232;
input  [31:0] y_sum_sq_233;
input  [31:0] y_sum_sq_234;
input  [31:0] y_sum_sq_235;
input  [31:0] y_sum_sq_236;
input  [31:0] y_sum_sq_237;
input  [31:0] y_sum_sq_238;
input  [31:0] y_sum_sq_239;
input  [31:0] y_sum_sq_240;
input  [31:0] y_sum_sq_241;
input  [31:0] y_sum_sq_242;
input  [31:0] y_sum_sq_243;
input  [31:0] y_sum_sq_244;
input  [31:0] y_sum_sq_245;
input  [31:0] y_sum_sq_246;
input  [31:0] y_sum_sq_247;
input  [31:0] y_sum_sq_248;
input  [31:0] y_sum_sq_249;
input  [31:0] y_sum_sq_250;
input  [31:0] y_sum_sq_251;
input  [31:0] y_sum_sq_252;
input  [31:0] y_sum_sq_253;
input  [31:0] y_sum_sq_254;
input  [31:0] y_sum_sq_255;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] p_out1;
output   p_out1_ap_vld;
output  [31:0] p_out2;
output   p_out2_ap_vld;
output  [31:0] p_out3;
output   p_out3_ap_vld;
output  [31:0] p_out4;
output   p_out4_ap_vld;
output  [31:0] p_out5;
output   p_out5_ap_vld;
output  [31:0] p_out6;
output   p_out6_ap_vld;
output  [31:0] p_out7;
output   p_out7_ap_vld;
output  [31:0] p_out8;
output   p_out8_ap_vld;
output  [31:0] p_out9;
output   p_out9_ap_vld;
output  [31:0] p_out10;
output   p_out10_ap_vld;
output  [31:0] p_out11;
output   p_out11_ap_vld;
output  [31:0] p_out12;
output   p_out12_ap_vld;
output  [31:0] p_out13;
output   p_out13_ap_vld;
output  [31:0] p_out14;
output   p_out14_ap_vld;
output  [31:0] p_out15;
output   p_out15_ap_vld;
output  [31:0] p_out16;
output   p_out16_ap_vld;
output  [31:0] p_out17;
output   p_out17_ap_vld;
output  [31:0] p_out18;
output   p_out18_ap_vld;
output  [31:0] p_out19;
output   p_out19_ap_vld;
output  [31:0] p_out20;
output   p_out20_ap_vld;
output  [31:0] p_out21;
output   p_out21_ap_vld;
output  [31:0] p_out22;
output   p_out22_ap_vld;
output  [31:0] p_out23;
output   p_out23_ap_vld;
output  [31:0] p_out24;
output   p_out24_ap_vld;
output  [31:0] p_out25;
output   p_out25_ap_vld;
output  [31:0] p_out26;
output   p_out26_ap_vld;
output  [31:0] p_out27;
output   p_out27_ap_vld;
output  [31:0] p_out28;
output   p_out28_ap_vld;
output  [31:0] p_out29;
output   p_out29_ap_vld;
output  [31:0] p_out30;
output   p_out30_ap_vld;
output  [31:0] p_out31;
output   p_out31_ap_vld;
output  [31:0] p_out32;
output   p_out32_ap_vld;
output  [31:0] p_out33;
output   p_out33_ap_vld;
output  [31:0] p_out34;
output   p_out34_ap_vld;
output  [31:0] p_out35;
output   p_out35_ap_vld;
output  [31:0] p_out36;
output   p_out36_ap_vld;
output  [31:0] p_out37;
output   p_out37_ap_vld;
output  [31:0] p_out38;
output   p_out38_ap_vld;
output  [31:0] p_out39;
output   p_out39_ap_vld;
output  [31:0] p_out40;
output   p_out40_ap_vld;
output  [31:0] p_out41;
output   p_out41_ap_vld;
output  [31:0] p_out42;
output   p_out42_ap_vld;
output  [31:0] p_out43;
output   p_out43_ap_vld;
output  [31:0] p_out44;
output   p_out44_ap_vld;
output  [31:0] p_out45;
output   p_out45_ap_vld;
output  [31:0] p_out46;
output   p_out46_ap_vld;
output  [31:0] p_out47;
output   p_out47_ap_vld;
output  [31:0] p_out48;
output   p_out48_ap_vld;
output  [31:0] p_out49;
output   p_out49_ap_vld;
output  [31:0] p_out50;
output   p_out50_ap_vld;
output  [31:0] p_out51;
output   p_out51_ap_vld;
output  [31:0] p_out52;
output   p_out52_ap_vld;
output  [31:0] p_out53;
output   p_out53_ap_vld;
output  [31:0] p_out54;
output   p_out54_ap_vld;
output  [31:0] p_out55;
output   p_out55_ap_vld;
output  [31:0] p_out56;
output   p_out56_ap_vld;
output  [31:0] p_out57;
output   p_out57_ap_vld;
output  [31:0] p_out58;
output   p_out58_ap_vld;
output  [31:0] p_out59;
output   p_out59_ap_vld;
output  [31:0] p_out60;
output   p_out60_ap_vld;
output  [31:0] p_out61;
output   p_out61_ap_vld;
output  [31:0] p_out62;
output   p_out62_ap_vld;
output  [31:0] p_out63;
output   p_out63_ap_vld;
output  [31:0] grp_fu_2238_p_din0;
output  [31:0] grp_fu_2238_p_din1;
output  [1:0] grp_fu_2238_p_opcode;
input  [31:0] grp_fu_2238_p_dout0;
output   grp_fu_2238_p_ce;
output  [31:0] grp_fu_15486_p_din0;
output  [31:0] grp_fu_15486_p_din1;
input  [31:0] grp_fu_15486_p_dout0;
output   grp_fu_15486_p_ce;

reg ap_idle;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;
reg p_out20_ap_vld;
reg p_out21_ap_vld;
reg p_out22_ap_vld;
reg p_out23_ap_vld;
reg p_out24_ap_vld;
reg p_out25_ap_vld;
reg p_out26_ap_vld;
reg p_out27_ap_vld;
reg p_out28_ap_vld;
reg p_out29_ap_vld;
reg p_out30_ap_vld;
reg p_out31_ap_vld;
reg p_out32_ap_vld;
reg p_out33_ap_vld;
reg p_out34_ap_vld;
reg p_out35_ap_vld;
reg p_out36_ap_vld;
reg p_out37_ap_vld;
reg p_out38_ap_vld;
reg p_out39_ap_vld;
reg p_out40_ap_vld;
reg p_out41_ap_vld;
reg p_out42_ap_vld;
reg p_out43_ap_vld;
reg p_out44_ap_vld;
reg p_out45_ap_vld;
reg p_out46_ap_vld;
reg p_out47_ap_vld;
reg p_out48_ap_vld;
reg p_out49_ap_vld;
reg p_out50_ap_vld;
reg p_out51_ap_vld;
reg p_out52_ap_vld;
reg p_out53_ap_vld;
reg p_out54_ap_vld;
reg p_out55_ap_vld;
reg p_out56_ap_vld;
reg p_out57_ap_vld;
reg p_out58_ap_vld;
reg p_out59_ap_vld;
reg p_out60_ap_vld;
reg p_out61_ap_vld;
reg p_out62_ap_vld;
reg p_out63_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln234_fu_1846_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln234_reg_3033;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter1_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter2_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter3_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter4_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter5_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter6_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter7_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter8_reg;
reg   [0:0] icmp_ln234_reg_3033_pp0_iter9_reg;
wire   [5:0] trunc_ln237_fu_1858_p1;
reg   [5:0] trunc_ln237_reg_3037;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter1_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter2_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter3_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter4_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter5_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter6_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter7_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter8_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter9_reg;
reg   [5:0] trunc_ln237_reg_3037_pp0_iter10_reg;
wire   [31:0] tmp_s_fu_1862_p66;
reg   [31:0] x_assign_s_reg_3046;
reg   [6:0] k_fu_416;
wire   [6:0] add_ln234_fu_1852_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_k_1;
wire    ap_block_pp0_stage0;
reg   [31:0] empty_fu_420;
reg   [31:0] empty_292_fu_424;
reg   [31:0] empty_293_fu_428;
reg   [31:0] empty_294_fu_432;
reg   [31:0] empty_295_fu_436;
reg   [31:0] empty_296_fu_440;
reg   [31:0] empty_297_fu_444;
reg   [31:0] empty_298_fu_448;
reg   [31:0] empty_299_fu_452;
reg   [31:0] empty_300_fu_456;
reg   [31:0] empty_301_fu_460;
reg   [31:0] empty_302_fu_464;
reg   [31:0] empty_303_fu_468;
reg   [31:0] empty_304_fu_472;
reg   [31:0] empty_305_fu_476;
reg   [31:0] empty_306_fu_480;
reg   [31:0] empty_307_fu_484;
reg   [31:0] empty_308_fu_488;
reg   [31:0] empty_309_fu_492;
reg   [31:0] empty_310_fu_496;
reg   [31:0] empty_311_fu_500;
reg   [31:0] empty_312_fu_504;
reg   [31:0] empty_313_fu_508;
reg   [31:0] empty_314_fu_512;
reg   [31:0] empty_315_fu_516;
reg   [31:0] empty_316_fu_520;
reg   [31:0] empty_317_fu_524;
reg   [31:0] empty_318_fu_528;
reg   [31:0] empty_319_fu_532;
reg   [31:0] empty_320_fu_536;
reg   [31:0] empty_321_fu_540;
reg   [31:0] empty_322_fu_544;
reg   [31:0] empty_323_fu_548;
reg   [31:0] empty_324_fu_552;
reg   [31:0] empty_325_fu_556;
reg   [31:0] empty_326_fu_560;
reg   [31:0] empty_327_fu_564;
reg   [31:0] empty_328_fu_568;
reg   [31:0] empty_329_fu_572;
reg   [31:0] empty_330_fu_576;
reg   [31:0] empty_331_fu_580;
reg   [31:0] empty_332_fu_584;
reg   [31:0] empty_333_fu_588;
reg   [31:0] empty_334_fu_592;
reg   [31:0] empty_335_fu_596;
reg   [31:0] empty_336_fu_600;
reg   [31:0] empty_337_fu_604;
reg   [31:0] empty_338_fu_608;
reg   [31:0] empty_339_fu_612;
reg   [31:0] empty_340_fu_616;
reg   [31:0] empty_341_fu_620;
reg   [31:0] empty_342_fu_624;
reg   [31:0] empty_343_fu_628;
reg   [31:0] empty_344_fu_632;
reg   [31:0] empty_345_fu_636;
reg   [31:0] empty_346_fu_640;
reg   [31:0] empty_347_fu_644;
reg   [31:0] empty_348_fu_648;
reg   [31:0] empty_349_fu_652;
reg   [31:0] empty_350_fu_656;
reg   [31:0] empty_351_fu_660;
reg   [31:0] empty_352_fu_664;
reg   [31:0] empty_353_fu_668;
reg   [31:0] empty_354_fu_672;
wire    ap_block_pp0_stage0_01001;
wire   [5:0] tmp_s_fu_1862_p65;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_646_32_1_1_U509(
    .din0(y_sum_sq_192),
    .din1(y_sum_sq_193),
    .din2(y_sum_sq_194),
    .din3(y_sum_sq_195),
    .din4(y_sum_sq_196),
    .din5(y_sum_sq_197),
    .din6(y_sum_sq_198),
    .din7(y_sum_sq_199),
    .din8(y_sum_sq_200),
    .din9(y_sum_sq_201),
    .din10(y_sum_sq_202),
    .din11(y_sum_sq_203),
    .din12(y_sum_sq_204),
    .din13(y_sum_sq_205),
    .din14(y_sum_sq_206),
    .din15(y_sum_sq_207),
    .din16(y_sum_sq_208),
    .din17(y_sum_sq_209),
    .din18(y_sum_sq_210),
    .din19(y_sum_sq_211),
    .din20(y_sum_sq_212),
    .din21(y_sum_sq_213),
    .din22(y_sum_sq_214),
    .din23(y_sum_sq_215),
    .din24(y_sum_sq_216),
    .din25(y_sum_sq_217),
    .din26(y_sum_sq_218),
    .din27(y_sum_sq_219),
    .din28(y_sum_sq_220),
    .din29(y_sum_sq_221),
    .din30(y_sum_sq_222),
    .din31(y_sum_sq_223),
    .din32(y_sum_sq_224),
    .din33(y_sum_sq_225),
    .din34(y_sum_sq_226),
    .din35(y_sum_sq_227),
    .din36(y_sum_sq_228),
    .din37(y_sum_sq_229),
    .din38(y_sum_sq_230),
    .din39(y_sum_sq_231),
    .din40(y_sum_sq_232),
    .din41(y_sum_sq_233),
    .din42(y_sum_sq_234),
    .din43(y_sum_sq_235),
    .din44(y_sum_sq_236),
    .din45(y_sum_sq_237),
    .din46(y_sum_sq_238),
    .din47(y_sum_sq_239),
    .din48(y_sum_sq_240),
    .din49(y_sum_sq_241),
    .din50(y_sum_sq_242),
    .din51(y_sum_sq_243),
    .din52(y_sum_sq_244),
    .din53(y_sum_sq_245),
    .din54(y_sum_sq_246),
    .din55(y_sum_sq_247),
    .din56(y_sum_sq_248),
    .din57(y_sum_sq_249),
    .din58(y_sum_sq_250),
    .din59(y_sum_sq_251),
    .din60(y_sum_sq_252),
    .din61(y_sum_sq_253),
    .din62(y_sum_sq_254),
    .din63(y_sum_sq_255),
    .din64(tmp_s_fu_1862_p65),
    .dout(tmp_s_fu_1862_p66)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_292_fu_424 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd1))) begin
            empty_292_fu_424 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_293_fu_428 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd2))) begin
            empty_293_fu_428 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_294_fu_432 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd3))) begin
            empty_294_fu_432 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_295_fu_436 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd4))) begin
            empty_295_fu_436 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_296_fu_440 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd5))) begin
            empty_296_fu_440 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_297_fu_444 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd6))) begin
            empty_297_fu_444 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_298_fu_448 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd7))) begin
            empty_298_fu_448 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_299_fu_452 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd8))) begin
            empty_299_fu_452 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_300_fu_456 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd9))) begin
            empty_300_fu_456 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_301_fu_460 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd10))) begin
            empty_301_fu_460 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_302_fu_464 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd11))) begin
            empty_302_fu_464 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_303_fu_468 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd12))) begin
            empty_303_fu_468 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_304_fu_472 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd13))) begin
            empty_304_fu_472 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_305_fu_476 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd14))) begin
            empty_305_fu_476 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_306_fu_480 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd15))) begin
            empty_306_fu_480 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_307_fu_484 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd16))) begin
            empty_307_fu_484 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_308_fu_488 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd17))) begin
            empty_308_fu_488 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_309_fu_492 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd18))) begin
            empty_309_fu_492 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_310_fu_496 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd19))) begin
            empty_310_fu_496 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_311_fu_500 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd20))) begin
            empty_311_fu_500 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_312_fu_504 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd21))) begin
            empty_312_fu_504 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_313_fu_508 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd22))) begin
            empty_313_fu_508 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_314_fu_512 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd23))) begin
            empty_314_fu_512 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_315_fu_516 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd24))) begin
            empty_315_fu_516 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_316_fu_520 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd25))) begin
            empty_316_fu_520 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_317_fu_524 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd26))) begin
            empty_317_fu_524 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_318_fu_528 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd27))) begin
            empty_318_fu_528 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_319_fu_532 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd28))) begin
            empty_319_fu_532 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_320_fu_536 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd29))) begin
            empty_320_fu_536 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_321_fu_540 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd30))) begin
            empty_321_fu_540 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_322_fu_544 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd31))) begin
            empty_322_fu_544 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_323_fu_548 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd32))) begin
            empty_323_fu_548 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_324_fu_552 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd33))) begin
            empty_324_fu_552 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_325_fu_556 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd34))) begin
            empty_325_fu_556 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_326_fu_560 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd35))) begin
            empty_326_fu_560 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_327_fu_564 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd36))) begin
            empty_327_fu_564 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_328_fu_568 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd37))) begin
            empty_328_fu_568 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_329_fu_572 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd38))) begin
            empty_329_fu_572 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_330_fu_576 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd39))) begin
            empty_330_fu_576 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_331_fu_580 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd40))) begin
            empty_331_fu_580 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_332_fu_584 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd41))) begin
            empty_332_fu_584 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_333_fu_588 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd42))) begin
            empty_333_fu_588 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_334_fu_592 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd43))) begin
            empty_334_fu_592 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_335_fu_596 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd44))) begin
            empty_335_fu_596 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_336_fu_600 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd45))) begin
            empty_336_fu_600 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_337_fu_604 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd46))) begin
            empty_337_fu_604 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_338_fu_608 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd47))) begin
            empty_338_fu_608 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_339_fu_612 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd48))) begin
            empty_339_fu_612 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_340_fu_616 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd49))) begin
            empty_340_fu_616 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_341_fu_620 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd50))) begin
            empty_341_fu_620 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_342_fu_624 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd51))) begin
            empty_342_fu_624 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_343_fu_628 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd52))) begin
            empty_343_fu_628 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_344_fu_632 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd53))) begin
            empty_344_fu_632 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_345_fu_636 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd54))) begin
            empty_345_fu_636 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_346_fu_640 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd55))) begin
            empty_346_fu_640 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_347_fu_644 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd56))) begin
            empty_347_fu_644 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_348_fu_648 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd57))) begin
            empty_348_fu_648 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_349_fu_652 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd58))) begin
            empty_349_fu_652 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_350_fu_656 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd59))) begin
            empty_350_fu_656 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_351_fu_660 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd60))) begin
            empty_351_fu_660 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_352_fu_664 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd61))) begin
            empty_352_fu_664 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_353_fu_668 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd62))) begin
            empty_353_fu_668 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_354_fu_672 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd63))) begin
            empty_354_fu_672 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_fu_420 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln237_reg_3037_pp0_iter10_reg == 6'd0))) begin
            empty_fu_420 <= grp_fu_15486_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln234_fu_1846_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_416 <= add_ln234_fu_1852_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_416 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln234_reg_3033_pp0_iter2_reg <= icmp_ln234_reg_3033_pp0_iter1_reg;
        icmp_ln234_reg_3033_pp0_iter3_reg <= icmp_ln234_reg_3033_pp0_iter2_reg;
        icmp_ln234_reg_3033_pp0_iter4_reg <= icmp_ln234_reg_3033_pp0_iter3_reg;
        icmp_ln234_reg_3033_pp0_iter5_reg <= icmp_ln234_reg_3033_pp0_iter4_reg;
        icmp_ln234_reg_3033_pp0_iter6_reg <= icmp_ln234_reg_3033_pp0_iter5_reg;
        icmp_ln234_reg_3033_pp0_iter7_reg <= icmp_ln234_reg_3033_pp0_iter6_reg;
        icmp_ln234_reg_3033_pp0_iter8_reg <= icmp_ln234_reg_3033_pp0_iter7_reg;
        icmp_ln234_reg_3033_pp0_iter9_reg <= icmp_ln234_reg_3033_pp0_iter8_reg;
        trunc_ln237_reg_3037_pp0_iter10_reg <= trunc_ln237_reg_3037_pp0_iter9_reg;
        trunc_ln237_reg_3037_pp0_iter2_reg <= trunc_ln237_reg_3037_pp0_iter1_reg;
        trunc_ln237_reg_3037_pp0_iter3_reg <= trunc_ln237_reg_3037_pp0_iter2_reg;
        trunc_ln237_reg_3037_pp0_iter4_reg <= trunc_ln237_reg_3037_pp0_iter3_reg;
        trunc_ln237_reg_3037_pp0_iter5_reg <= trunc_ln237_reg_3037_pp0_iter4_reg;
        trunc_ln237_reg_3037_pp0_iter6_reg <= trunc_ln237_reg_3037_pp0_iter5_reg;
        trunc_ln237_reg_3037_pp0_iter7_reg <= trunc_ln237_reg_3037_pp0_iter6_reg;
        trunc_ln237_reg_3037_pp0_iter8_reg <= trunc_ln237_reg_3037_pp0_iter7_reg;
        trunc_ln237_reg_3037_pp0_iter9_reg <= trunc_ln237_reg_3037_pp0_iter8_reg;
        x_assign_s_reg_3046 <= grp_fu_2238_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln234_reg_3033 <= icmp_ln234_fu_1846_p2;
        icmp_ln234_reg_3033_pp0_iter1_reg <= icmp_ln234_reg_3033;
        trunc_ln237_reg_3037_pp0_iter1_reg <= trunc_ln237_reg_3037;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln234_fu_1846_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln237_reg_3037 <= trunc_ln237_fu_1858_p1;
    end
end

always @ (*) begin
    if (((icmp_ln234_fu_1846_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_416;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out20_ap_vld = 1'b1;
    end else begin
        p_out20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out21_ap_vld = 1'b1;
    end else begin
        p_out21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out22_ap_vld = 1'b1;
    end else begin
        p_out22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out23_ap_vld = 1'b1;
    end else begin
        p_out23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out24_ap_vld = 1'b1;
    end else begin
        p_out24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out25_ap_vld = 1'b1;
    end else begin
        p_out25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out26_ap_vld = 1'b1;
    end else begin
        p_out26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out27_ap_vld = 1'b1;
    end else begin
        p_out27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out28_ap_vld = 1'b1;
    end else begin
        p_out28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out29_ap_vld = 1'b1;
    end else begin
        p_out29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out30_ap_vld = 1'b1;
    end else begin
        p_out30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out31_ap_vld = 1'b1;
    end else begin
        p_out31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out32_ap_vld = 1'b1;
    end else begin
        p_out32_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out33_ap_vld = 1'b1;
    end else begin
        p_out33_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out34_ap_vld = 1'b1;
    end else begin
        p_out34_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out35_ap_vld = 1'b1;
    end else begin
        p_out35_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out36_ap_vld = 1'b1;
    end else begin
        p_out36_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out37_ap_vld = 1'b1;
    end else begin
        p_out37_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out38_ap_vld = 1'b1;
    end else begin
        p_out38_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out39_ap_vld = 1'b1;
    end else begin
        p_out39_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out40_ap_vld = 1'b1;
    end else begin
        p_out40_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out41_ap_vld = 1'b1;
    end else begin
        p_out41_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out42_ap_vld = 1'b1;
    end else begin
        p_out42_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out43_ap_vld = 1'b1;
    end else begin
        p_out43_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out44_ap_vld = 1'b1;
    end else begin
        p_out44_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out45_ap_vld = 1'b1;
    end else begin
        p_out45_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out46_ap_vld = 1'b1;
    end else begin
        p_out46_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out47_ap_vld = 1'b1;
    end else begin
        p_out47_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out48_ap_vld = 1'b1;
    end else begin
        p_out48_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out49_ap_vld = 1'b1;
    end else begin
        p_out49_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out50_ap_vld = 1'b1;
    end else begin
        p_out50_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out51_ap_vld = 1'b1;
    end else begin
        p_out51_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out52_ap_vld = 1'b1;
    end else begin
        p_out52_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out53_ap_vld = 1'b1;
    end else begin
        p_out53_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out54_ap_vld = 1'b1;
    end else begin
        p_out54_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out55_ap_vld = 1'b1;
    end else begin
        p_out55_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out56_ap_vld = 1'b1;
    end else begin
        p_out56_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out57_ap_vld = 1'b1;
    end else begin
        p_out57_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out58_ap_vld = 1'b1;
    end else begin
        p_out58_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out59_ap_vld = 1'b1;
    end else begin
        p_out59_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out60_ap_vld = 1'b1;
    end else begin
        p_out60_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out61_ap_vld = 1'b1;
    end else begin
        p_out61_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out62_ap_vld = 1'b1;
    end else begin
        p_out62_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out63_ap_vld = 1'b1;
    end else begin
        p_out63_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln234_reg_3033_pp0_iter9_reg == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln234_fu_1852_p2 = (ap_sig_allocacmp_k_1 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_15486_p_ce = 1'b1;

assign grp_fu_15486_p_din0 = 32'd0;

assign grp_fu_15486_p_din1 = x_assign_s_reg_3046;

assign grp_fu_2238_p_ce = 1'b1;

assign grp_fu_2238_p_din0 = tmp_s_fu_1862_p66;

assign grp_fu_2238_p_din1 = 32'd925353388;

assign grp_fu_2238_p_opcode = 2'd0;

assign icmp_ln234_fu_1846_p2 = ((ap_sig_allocacmp_k_1 == 7'd64) ? 1'b1 : 1'b0);

assign p_out = empty_354_fu_672;

assign p_out1 = empty_353_fu_668;

assign p_out10 = empty_344_fu_632;

assign p_out11 = empty_343_fu_628;

assign p_out12 = empty_342_fu_624;

assign p_out13 = empty_341_fu_620;

assign p_out14 = empty_340_fu_616;

assign p_out15 = empty_339_fu_612;

assign p_out16 = empty_338_fu_608;

assign p_out17 = empty_337_fu_604;

assign p_out18 = empty_336_fu_600;

assign p_out19 = empty_335_fu_596;

assign p_out2 = empty_352_fu_664;

assign p_out20 = empty_334_fu_592;

assign p_out21 = empty_333_fu_588;

assign p_out22 = empty_332_fu_584;

assign p_out23 = empty_331_fu_580;

assign p_out24 = empty_330_fu_576;

assign p_out25 = empty_329_fu_572;

assign p_out26 = empty_328_fu_568;

assign p_out27 = empty_327_fu_564;

assign p_out28 = empty_326_fu_560;

assign p_out29 = empty_325_fu_556;

assign p_out3 = empty_351_fu_660;

assign p_out30 = empty_324_fu_552;

assign p_out31 = empty_323_fu_548;

assign p_out32 = empty_322_fu_544;

assign p_out33 = empty_321_fu_540;

assign p_out34 = empty_320_fu_536;

assign p_out35 = empty_319_fu_532;

assign p_out36 = empty_318_fu_528;

assign p_out37 = empty_317_fu_524;

assign p_out38 = empty_316_fu_520;

assign p_out39 = empty_315_fu_516;

assign p_out4 = empty_350_fu_656;

assign p_out40 = empty_314_fu_512;

assign p_out41 = empty_313_fu_508;

assign p_out42 = empty_312_fu_504;

assign p_out43 = empty_311_fu_500;

assign p_out44 = empty_310_fu_496;

assign p_out45 = empty_309_fu_492;

assign p_out46 = empty_308_fu_488;

assign p_out47 = empty_307_fu_484;

assign p_out48 = empty_306_fu_480;

assign p_out49 = empty_305_fu_476;

assign p_out5 = empty_349_fu_652;

assign p_out50 = empty_304_fu_472;

assign p_out51 = empty_303_fu_468;

assign p_out52 = empty_302_fu_464;

assign p_out53 = empty_301_fu_460;

assign p_out54 = empty_300_fu_456;

assign p_out55 = empty_299_fu_452;

assign p_out56 = empty_298_fu_448;

assign p_out57 = empty_297_fu_444;

assign p_out58 = empty_296_fu_440;

assign p_out59 = empty_295_fu_436;

assign p_out6 = empty_348_fu_648;

assign p_out60 = empty_294_fu_432;

assign p_out61 = empty_293_fu_428;

assign p_out62 = empty_292_fu_424;

assign p_out63 = empty_fu_420;

assign p_out7 = empty_347_fu_644;

assign p_out8 = empty_346_fu_640;

assign p_out9 = empty_345_fu_636;

assign tmp_s_fu_1862_p65 = ap_sig_allocacmp_k_1[5:0];

assign trunc_ln237_fu_1858_p1 = ap_sig_allocacmp_k_1[5:0];

endmodule //activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
