<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA_work\Gowin\GW020AB\udp_gmii_send\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA_work\Gowin\GW020AB\udp_gmii_send\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 09 16:22:55 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>500</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>230</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td style="color: #FF0000;" class = "error">124.249(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.020</td>
<td>1</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.020</td>
<td>crc32_m0/Crc_7_s0/Q</td>
<td>GMII_TXD_0_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.971</td>
</tr>
<tr>
<td>2</td>
<td>0.015</td>
<td>crc32_m0/Crc_18_s0/Q</td>
<td>GMII_TXD_5_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.936</td>
</tr>
<tr>
<td>3</td>
<td>0.108</td>
<td>crc32_m0/Crc_19_s0/Q</td>
<td>GMII_TXD_4_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.843</td>
</tr>
<tr>
<td>4</td>
<td>1.156</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_11_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.817</td>
</tr>
<tr>
<td>5</td>
<td>1.163</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_10_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.810</td>
</tr>
<tr>
<td>6</td>
<td>1.167</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_15_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.806</td>
</tr>
<tr>
<td>7</td>
<td>1.202</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_14_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.771</td>
</tr>
<tr>
<td>8</td>
<td>1.237</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_13_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.736</td>
</tr>
<tr>
<td>9</td>
<td>1.273</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_12_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.700</td>
</tr>
<tr>
<td>10</td>
<td>0.715</td>
<td>crc32_m0/Crc_12_s0/Q</td>
<td>GMII_TXD_3_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.236</td>
</tr>
<tr>
<td>11</td>
<td>0.808</td>
<td>GMII_TXD_0_s1/Q</td>
<td>crc32_m0/Crc_3_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>3.179</td>
</tr>
<tr>
<td>12</td>
<td>0.853</td>
<td>crc32_m0/Crc_17_s0/Q</td>
<td>GMII_TXD_6_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.098</td>
</tr>
<tr>
<td>13</td>
<td>0.858</td>
<td>GMII_TXD_0_s1/Q</td>
<td>crc32_m0/Crc_13_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>3.129</td>
</tr>
<tr>
<td>14</td>
<td>1.726</td>
<td>state_2_s0/Q</td>
<td>send_cnt_1_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.247</td>
</tr>
<tr>
<td>15</td>
<td>1.726</td>
<td>state_2_s0/Q</td>
<td>send_cnt_3_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.247</td>
</tr>
<tr>
<td>16</td>
<td>1.766</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_18_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.207</td>
</tr>
<tr>
<td>17</td>
<td>1.825</td>
<td>state_2_s0/Q</td>
<td>send_cnt_6_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.148</td>
</tr>
<tr>
<td>18</td>
<td>1.898</td>
<td>state_2_s0/Q</td>
<td>send_cnt_10_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.075</td>
</tr>
<tr>
<td>19</td>
<td>1.902</td>
<td>state_2_s0/Q</td>
<td>send_cnt_2_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.071</td>
</tr>
<tr>
<td>20</td>
<td>1.902</td>
<td>state_2_s0/Q</td>
<td>send_cnt_5_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.071</td>
</tr>
<tr>
<td>21</td>
<td>1.902</td>
<td>state_2_s0/Q</td>
<td>send_cnt_9_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.071</td>
</tr>
<tr>
<td>22</td>
<td>1.931</td>
<td>state_2_s0/Q</td>
<td>send_cnt_0_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>23</td>
<td>1.972</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_17_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.001</td>
</tr>
<tr>
<td>24</td>
<td>1.979</td>
<td>packet_header[2]_1_s0/Q</td>
<td>check_buffer_9_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>5.994</td>
</tr>
<tr>
<td>25</td>
<td>1.995</td>
<td>state_2_s0/Q</td>
<td>state_0_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>5.978</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>send_cnt_8_s2/Q</td>
<td>send_cnt_8_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>send_cnt_10_s2/Q</td>
<td>send_cnt_10_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.428</td>
<td>send_cnt_1_s2/Q</td>
<td>send_cnt_1_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>4</td>
<td>0.428</td>
<td>send_cnt_5_s2/Q</td>
<td>send_cnt_5_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>5</td>
<td>0.428</td>
<td>send_cnt_6_s2/Q</td>
<td>send_cnt_6_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>6</td>
<td>0.428</td>
<td>state_2_s0/Q</td>
<td>state_2_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>7</td>
<td>0.433</td>
<td>send_cnt_3_s2/Q</td>
<td>send_cnt_3_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>8</td>
<td>0.435</td>
<td>send_cnt_2_s2/Q</td>
<td>send_cnt_2_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.446</td>
</tr>
<tr>
<td>9</td>
<td>0.542</td>
<td>crc32_m0/Crc_11_s0/Q</td>
<td>crc32_m0/Crc_19_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>10</td>
<td>0.542</td>
<td>crc32_m0/Crc_21_s0/Q</td>
<td>crc32_m0/Crc_29_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>11</td>
<td>0.544</td>
<td>crc32_m0/Crc_5_s0/Q</td>
<td>crc32_m0/Crc_13_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>12</td>
<td>0.547</td>
<td>check_buffer_3_s0/Q</td>
<td>packet_header[2]_3_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>13</td>
<td>0.547</td>
<td>crc32_m0/Crc_2_s0/Q</td>
<td>crc32_m0/Crc_10_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>14</td>
<td>0.550</td>
<td>check_buffer_6_s0/Q</td>
<td>packet_header[2]_6_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>15</td>
<td>0.550</td>
<td>crc32_m0/Crc_29_s0/Q</td>
<td>crc32_m0/Crc_31_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>16</td>
<td>0.554</td>
<td>crc32_m0/Crc_25_s0/Q</td>
<td>crc32_m0/Crc_23_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>17</td>
<td>0.557</td>
<td>send_cnt_9_s2/Q</td>
<td>send_cnt_9_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>18</td>
<td>0.559</td>
<td>send_cnt_7_s2/Q</td>
<td>send_cnt_7_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.565</td>
<td>send_cnt_4_s2/Q</td>
<td>send_cnt_4_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>20</td>
<td>0.567</td>
<td>send_cnt_0_s2/Q</td>
<td>send_cnt_0_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>21</td>
<td>0.600</td>
<td>crc32_m0/Crc_16_s0/Q</td>
<td>crc32_m0/Crc_24_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>22</td>
<td>0.605</td>
<td>crc32_m0/Crc_17_s0/Q</td>
<td>crc32_m0/Crc_25_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>23</td>
<td>0.605</td>
<td>check_buffer_1_s0/Q</td>
<td>packet_header[2]_1_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>24</td>
<td>0.605</td>
<td>crc32_m0/Crc_18_s0/Q</td>
<td>crc32_m0/Crc_26_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>25</td>
<td>0.608</td>
<td>crc32_m0/Crc_19_s0/Q</td>
<td>crc32_m0/Crc_27_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.619</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.791</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_15_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.196</td>
</tr>
<tr>
<td>2</td>
<td>2.791</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_27_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.196</td>
</tr>
<tr>
<td>3</td>
<td>2.811</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_4_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.176</td>
</tr>
<tr>
<td>4</td>
<td>2.811</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_8_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.176</td>
</tr>
<tr>
<td>5</td>
<td>2.811</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_11_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.176</td>
</tr>
<tr>
<td>6</td>
<td>2.811</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_14_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.176</td>
</tr>
<tr>
<td>7</td>
<td>2.811</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_19_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.176</td>
</tr>
<tr>
<td>8</td>
<td>2.811</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_26_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.176</td>
</tr>
<tr>
<td>9</td>
<td>2.823</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_1_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.164</td>
</tr>
<tr>
<td>10</td>
<td>2.823</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_2_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.164</td>
</tr>
<tr>
<td>11</td>
<td>2.823</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_6_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.164</td>
</tr>
<tr>
<td>12</td>
<td>2.823</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_9_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.164</td>
</tr>
<tr>
<td>13</td>
<td>3.039</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_3_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.948</td>
</tr>
<tr>
<td>14</td>
<td>3.039</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_5_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.948</td>
</tr>
<tr>
<td>15</td>
<td>3.039</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_7_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.948</td>
</tr>
<tr>
<td>16</td>
<td>3.039</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_12_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.948</td>
</tr>
<tr>
<td>17</td>
<td>3.039</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_13_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.948</td>
</tr>
<tr>
<td>18</td>
<td>3.054</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_0_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.933</td>
</tr>
<tr>
<td>19</td>
<td>3.054</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_18_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.933</td>
</tr>
<tr>
<td>20</td>
<td>3.054</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_20_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.933</td>
</tr>
<tr>
<td>21</td>
<td>3.054</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_21_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.933</td>
</tr>
<tr>
<td>22</td>
<td>3.054</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_29_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.933</td>
</tr>
<tr>
<td>23</td>
<td>3.054</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_30_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.933</td>
</tr>
<tr>
<td>24</td>
<td>3.066</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_31_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.921</td>
</tr>
<tr>
<td>25</td>
<td>3.066</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_10_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.921</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.577</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_16_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.594</td>
</tr>
<tr>
<td>2</td>
<td>4.577</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_22_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.594</td>
</tr>
<tr>
<td>3</td>
<td>4.577</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_24_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.594</td>
</tr>
<tr>
<td>4</td>
<td>4.577</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_25_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.594</td>
</tr>
<tr>
<td>5</td>
<td>4.596</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_31_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.613</td>
</tr>
<tr>
<td>6</td>
<td>4.596</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_10_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.613</td>
</tr>
<tr>
<td>7</td>
<td>4.596</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_17_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.613</td>
</tr>
<tr>
<td>8</td>
<td>4.596</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_23_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.613</td>
</tr>
<tr>
<td>9</td>
<td>4.596</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_28_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.613</td>
</tr>
<tr>
<td>10</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_0_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.620</td>
</tr>
<tr>
<td>11</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_18_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.620</td>
</tr>
<tr>
<td>12</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_20_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.620</td>
</tr>
<tr>
<td>13</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_21_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.620</td>
</tr>
<tr>
<td>14</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_29_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.620</td>
</tr>
<tr>
<td>15</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_30_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.620</td>
</tr>
<tr>
<td>16</td>
<td>4.607</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_3_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>17</td>
<td>4.607</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_5_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>18</td>
<td>4.607</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_7_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>19</td>
<td>4.607</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_12_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>20</td>
<td>4.607</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_13_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>21</td>
<td>4.718</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_1_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.735</td>
</tr>
<tr>
<td>22</td>
<td>4.718</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_2_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.735</td>
</tr>
<tr>
<td>23</td>
<td>4.718</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_6_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.735</td>
</tr>
<tr>
<td>24</td>
<td>4.718</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_9_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.735</td>
</tr>
<tr>
<td>25</td>
<td>4.725</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_4_s0/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.742</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>state_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>state_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>GMII_TXD_7_s2</td>
</tr>
<tr>
<td>4</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>packet_header[2]_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>check_buffer_18_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>crc32_m0/Crc_30_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>send_cnt_8_s2</td>
</tr>
<tr>
<td>10</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>send_cnt_7_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>crc32_m0/Crc_7_s0/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_7_s0/Q</td>
</tr>
<tr>
<td>5.888</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>n827_s22/I1</td>
</tr>
<tr>
<td>6.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">n827_s22/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>n827_s19/I1</td>
</tr>
<tr>
<td>6.913</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">n827_s19/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>n827_s15/I2</td>
</tr>
<tr>
<td>8.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">n827_s15/F</td>
</tr>
<tr>
<td>8.754</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>n827_s11/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" background: #97FFFF;">n827_s11/F</td>
</tr>
<tr>
<td>9.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">GMII_TXD_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>GMII_TXD_0_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>GMII_TXD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 50.414%; route: 1.737, 43.744%; tC2Q: 0.232, 5.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>crc32_m0/Crc_18_s0/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s0/Q</td>
</tr>
<tr>
<td>6.042</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>n811_s20/I1</td>
</tr>
<tr>
<td>6.612</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">n811_s20/F</td>
</tr>
<tr>
<td>6.613</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>n811_s15/I2</td>
</tr>
<tr>
<td>7.168</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">n811_s15/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>n811_s12/I0</td>
</tr>
<tr>
<td>8.305</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">n811_s12/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>n811_s11/I0</td>
</tr>
<tr>
<td>9.180</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">n811_s11/F</td>
</tr>
<tr>
<td>9.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">GMII_TXD_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>GMII_TXD_5_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>GMII_TXD_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 51.833%; route: 1.664, 42.272%; tC2Q: 0.232, 5.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_19_s0/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s0/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>n815_s21/I0</td>
</tr>
<tr>
<td>6.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">n815_s21/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>n815_s17/I0</td>
</tr>
<tr>
<td>7.561</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">n815_s17/F</td>
</tr>
<tr>
<td>7.716</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>n815_s12/I3</td>
</tr>
<tr>
<td>8.271</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">n815_s12/F</td>
</tr>
<tr>
<td>8.518</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>n815_s11/I0</td>
</tr>
<tr>
<td>9.088</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">n815_s11/F</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">GMII_TXD_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>GMII_TXD_4_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>GMII_TXD_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.133, 55.499%; route: 1.478, 38.465%; tC2Q: 0.232, 6.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.608</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/SUM</td>
</tr>
<tr>
<td>6.171</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td>n183_s1/I1</td>
</tr>
<tr>
<td>6.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n183_s1/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][B]</td>
<td>n182_s1/CIN</td>
</tr>
<tr>
<td>7.012</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n182_s1/SUM</td>
</tr>
<tr>
<td>7.668</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>n274_s6/I0</td>
</tr>
<tr>
<td>8.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">n274_s6/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">check_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>check_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>check_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.569, 52.358%; route: 3.016, 44.239%; tC2Q: 0.232, 3.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/SUM</td>
</tr>
<tr>
<td>5.986</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[1][B]</td>
<td>n184_s1/I1</td>
</tr>
<tr>
<td>6.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" background: #97FFFF;">n184_s1/COUT</td>
</tr>
<tr>
<td>6.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td>n183_s1/CIN</td>
</tr>
<tr>
<td>6.827</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n183_s1/SUM</td>
</tr>
<tr>
<td>7.483</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>n276_s6/I0</td>
</tr>
<tr>
<td>8.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td style=" background: #97FFFF;">n276_s6/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td style=" font-weight:bold;">check_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>check_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>check_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.712, 54.509%; route: 2.866, 42.084%; tC2Q: 0.232, 3.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>5.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>5.244</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>5.714</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n180_s/SUM</td>
</tr>
<tr>
<td>6.277</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td>n180_s1/I1</td>
</tr>
<tr>
<td>6.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n180_s1/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td>n179_s1/CIN</td>
</tr>
<tr>
<td>6.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">n179_s1/COUT</td>
</tr>
<tr>
<td>6.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[1][B]</td>
<td>n178_s1/CIN</td>
</tr>
<tr>
<td>7.153</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" background: #97FFFF;">n178_s1/SUM</td>
</tr>
<tr>
<td>7.566</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>n266_s6/I0</td>
</tr>
<tr>
<td>8.028</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">n266_s6/F</td>
</tr>
<tr>
<td>8.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">check_buffer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>check_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>check_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.801, 55.848%; route: 2.773, 40.743%; tC2Q: 0.232, 3.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>5.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>5.244</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>5.714</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n180_s/SUM</td>
</tr>
<tr>
<td>6.277</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td>n180_s1/I1</td>
</tr>
<tr>
<td>6.648</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n180_s1/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td>n179_s1/CIN</td>
</tr>
<tr>
<td>7.118</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">n179_s1/SUM</td>
</tr>
<tr>
<td>7.531</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>n268_s6/I0</td>
</tr>
<tr>
<td>7.993</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">n268_s6/F</td>
</tr>
<tr>
<td>7.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">check_buffer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>check_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>check_buffer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.766, 55.618%; route: 2.773, 40.955%; tC2Q: 0.232, 3.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.608</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/SUM</td>
</tr>
<tr>
<td>6.171</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td>n183_s1/I1</td>
</tr>
<tr>
<td>6.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n183_s1/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][B]</td>
<td>n182_s1/CIN</td>
</tr>
<tr>
<td>6.578</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n182_s1/COUT</td>
</tr>
<tr>
<td>6.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td>n181_s1/CIN</td>
</tr>
<tr>
<td>6.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n181_s1/COUT</td>
</tr>
<tr>
<td>6.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[0][B]</td>
<td>n180_s1/CIN</td>
</tr>
<tr>
<td>7.083</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n180_s1/SUM</td>
</tr>
<tr>
<td>7.496</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>n270_s6/I0</td>
</tr>
<tr>
<td>7.958</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">n270_s6/F</td>
</tr>
<tr>
<td>7.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">check_buffer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>check_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>check_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.731, 55.387%; route: 2.773, 41.169%; tC2Q: 0.232, 3.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.608</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/SUM</td>
</tr>
<tr>
<td>6.171</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td>n183_s1/I1</td>
</tr>
<tr>
<td>6.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n183_s1/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][B]</td>
<td>n182_s1/CIN</td>
</tr>
<tr>
<td>6.578</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n182_s1/COUT</td>
</tr>
<tr>
<td>6.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td>n181_s1/CIN</td>
</tr>
<tr>
<td>7.048</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n181_s1/SUM</td>
</tr>
<tr>
<td>7.461</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>n272_s6/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">n272_s6/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">check_buffer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>check_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>check_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.695, 55.152%; route: 2.773, 41.385%; tC2Q: 0.232, 3.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>crc32_m0/Crc_12_s0/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_12_s0/Q</td>
</tr>
<tr>
<td>6.131</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n818_s16/I1</td>
</tr>
<tr>
<td>6.584</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n818_s16/F</td>
</tr>
<tr>
<td>7.147</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>n818_s13/I2</td>
</tr>
<tr>
<td>7.518</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">n818_s13/F</td>
</tr>
<tr>
<td>7.931</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>n818_s11/I1</td>
</tr>
<tr>
<td>8.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">n818_s11/F</td>
</tr>
<tr>
<td>8.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">GMII_TXD_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>GMII_TXD_3_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>GMII_TXD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 42.429%; route: 1.631, 50.401%; tC2Q: 0.232, 7.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>GMII_TXD_0_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">GMII_TXD_0_s1/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/CrcNext_1_s3/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_1_s3/F</td>
</tr>
<tr>
<td>3.317</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[3][A]</td>
<td>crc32_m0/CrcNext_3_s0/I2</td>
</tr>
<tr>
<td>3.872</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_3_s0/F</td>
</tr>
<tr>
<td>4.402</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>crc32_m0/Crc_3_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>crc32_m0/Crc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 34.915%; route: 1.837, 57.788%; tC2Q: 0.232, 7.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>crc32_m0/Crc_17_s0/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_17_s0/Q</td>
</tr>
<tr>
<td>5.892</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>n808_s19/I1</td>
</tr>
<tr>
<td>6.462</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n808_s19/F</td>
</tr>
<tr>
<td>6.463</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>n808_s15/I3</td>
</tr>
<tr>
<td>6.834</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">n808_s15/F</td>
</tr>
<tr>
<td>7.247</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>n808_s12/I0</td>
</tr>
<tr>
<td>7.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n808_s12/F</td>
</tr>
<tr>
<td>7.773</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>n808_s11/I1</td>
</tr>
<tr>
<td>8.343</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n808_s11/F</td>
</tr>
<tr>
<td>8.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>GMII_TXD_6_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>GMII_TXD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.882, 60.748%; route: 0.984, 31.764%; tC2Q: 0.232, 7.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>GMII_TXD_0_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">GMII_TXD_0_s1/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/CrcNext_1_s3/I3</td>
</tr>
<tr>
<td>2.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_1_s3/F</td>
</tr>
<tr>
<td>3.317</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[3][A]</td>
<td>crc32_m0/CrcNext_3_s0/I2</td>
</tr>
<tr>
<td>3.887</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C32[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_3_s0/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/CrcNext_13_s0/I2</td>
</tr>
<tr>
<td>4.352</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_13_s0/F</td>
</tr>
<tr>
<td>4.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 50.716%; route: 1.310, 41.870%; tC2Q: 0.232, 7.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>n794_s17/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">n794_s17/F</td>
</tr>
<tr>
<td>7.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>send_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>send_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 35.777%; route: 3.780, 60.509%; tC2Q: 0.232, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>n792_s17/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">n792_s17/F</td>
</tr>
<tr>
<td>7.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">send_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>send_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>send_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 35.777%; route: 3.780, 60.509%; tC2Q: 0.232, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>5.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>5.244</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>5.279</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>5.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>5.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>5.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>5.350</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>5.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>5.820</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n177_s/SUM</td>
</tr>
<tr>
<td>6.383</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>n177_s4/I1</td>
</tr>
<tr>
<td>6.754</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">n177_s4/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>n176_s1/CIN</td>
</tr>
<tr>
<td>6.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">n176_s1/COUT</td>
</tr>
<tr>
<td>7.429</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">check_buffer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>check_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>check_buffer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 47.925%; route: 3.000, 48.338%; tC2Q: 0.232, 3.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>n789_s17/I0</td>
</tr>
<tr>
<td>7.371</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">n789_s17/F</td>
</tr>
<tr>
<td>7.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>send_cnt_6_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>send_cnt_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 36.351%; route: 3.681, 59.876%; tC2Q: 0.232, 3.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.728</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>n785_s17/I0</td>
</tr>
<tr>
<td>7.298</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">n785_s17/F</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">send_cnt_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>send_cnt_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 36.789%; route: 3.608, 59.392%; tC2Q: 0.232, 3.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>n793_s17/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">n793_s17/F</td>
</tr>
<tr>
<td>7.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">send_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>send_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>send_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 36.466%; route: 3.625, 59.713%; tC2Q: 0.232, 3.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>n790_s17/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">n790_s17/F</td>
</tr>
<tr>
<td>7.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">send_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>send_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>send_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 36.466%; route: 3.625, 59.713%; tC2Q: 0.232, 3.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>n786_s17/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">n786_s17/F</td>
</tr>
<tr>
<td>7.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>send_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>send_cnt_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 36.466%; route: 3.625, 59.713%; tC2Q: 0.232, 3.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.894</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>n795_s17/I1</td>
</tr>
<tr>
<td>7.265</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">n795_s17/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" font-weight:bold;">send_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>send_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.036, 33.696%; route: 3.774, 62.464%; tC2Q: 0.232, 3.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>5.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>5.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">n182_s/COUT</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>n181_s/CIN</td>
</tr>
<tr>
<td>5.244</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>5.279</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>5.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>5.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>5.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][B]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>5.350</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>5.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>5.820</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n177_s/SUM</td>
</tr>
<tr>
<td>6.383</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>n177_s4/I1</td>
</tr>
<tr>
<td>6.754</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">n177_s4/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>n176_s1/CIN</td>
</tr>
<tr>
<td>7.224</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">n176_s1/SUM</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">check_buffer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>check_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>check_buffer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.409, 56.812%; route: 2.360, 39.322%; tC2Q: 0.232, 3.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>n98_s5/I1</td>
</tr>
<tr>
<td>2.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">n98_s5/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>n95_s5/I1</td>
</tr>
<tr>
<td>3.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">n95_s5/F</td>
</tr>
<tr>
<td>3.964</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>n94_s3/I1</td>
</tr>
<tr>
<td>4.335</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][A]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>5.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">n184_s/SUM</td>
</tr>
<tr>
<td>5.986</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C25[1][B]</td>
<td>n184_s1/I1</td>
</tr>
<tr>
<td>6.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" background: #97FFFF;">n184_s1/SUM</td>
</tr>
<tr>
<td>6.754</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>n278_s6/I0</td>
</tr>
<tr>
<td>7.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" background: #97FFFF;">n278_s6/F</td>
</tr>
<tr>
<td>7.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">check_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>check_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>check_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.155, 52.637%; route: 2.607, 43.493%; tC2Q: 0.232, 3.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n2700_s2/I1</td>
</tr>
<tr>
<td>3.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n2700_s2/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>n1281_s17/I3</td>
</tr>
<tr>
<td>5.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>5.656</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>n1282_s20/I2</td>
</tr>
<tr>
<td>6.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">n1282_s20/F</td>
</tr>
<tr>
<td>6.651</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1282_s17/I3</td>
</tr>
<tr>
<td>7.200</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1282_s17/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>state_0_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 37.039%; route: 3.532, 59.080%; tC2Q: 0.232, 3.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>send_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">send_cnt_8_s2/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>n787_s17/I3</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">n787_s17/F</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">send_cnt_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>send_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>send_cnt_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">send_cnt_10_s2/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>n785_s17/I3</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">n785_s17/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">send_cnt_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>send_cnt_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>send_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_1_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>n794_s17/I3</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">n794_s17/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>send_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>send_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>send_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">send_cnt_5_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>n790_s17/I2</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">n790_s17/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">send_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>send_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>send_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>send_cnt_6_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_6_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>n789_s17/I2</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">n789_s17/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>send_cnt_6_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>send_cnt_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>n1279_s16/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">n1279_s16/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>send_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">send_cnt_3_s2/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>n792_s17/I2</td>
</tr>
<tr>
<td>1.607</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">n792_s17/F</td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">send_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>send_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>send_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>send_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">send_cnt_2_s2/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>n793_s17/I2</td>
</tr>
<tr>
<td>1.610</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">n793_s17/F</td>
</tr>
<tr>
<td>1.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">send_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>send_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>send_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.992%; route: 0.012, 2.739%; tC2Q: 0.202, 45.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>crc32_m0/Crc_11_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/CrcNext_19_s0/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_19_s0/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_19_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_21_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_21_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/CrcNext_29_s1/I0</td>
</tr>
<tr>
<td>5.731</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_29_s1/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_5_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_5_s0/Q</td>
</tr>
<tr>
<td>5.500</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/CrcNext_13_s0/I0</td>
</tr>
<tr>
<td>5.732</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_13_s0/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>check_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>check_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td style=" font-weight:bold;">check_buffer_3_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>n309_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">n309_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">packet_header[2]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>packet_header[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>packet_header[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_2_s0/CLK</td>
</tr>
<tr>
<td>5.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_2_s0/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/CrcNext_10_s0/I0</td>
</tr>
<tr>
<td>5.736</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_10_s0/F</td>
</tr>
<tr>
<td>5.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_10_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.544%; route: 0.124, 22.284%; tC2Q: 0.202, 36.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>check_buffer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>check_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">check_buffer_6_s0/Q</td>
</tr>
<tr>
<td>1.492</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>n306_s2/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">n306_s2/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>packet_header[2]_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>packet_header[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.390%; route: 0.128, 22.750%; tC2Q: 0.201, 35.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s0/Q</td>
</tr>
<tr>
<td>5.507</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/CrcNext_31_s1/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_31_s1/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_31_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>crc32_m0/Crc_25_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_25_s0/Q</td>
</tr>
<tr>
<td>5.510</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/CrcNext_23_s1/I2</td>
</tr>
<tr>
<td>5.742</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_23_s1/F</td>
</tr>
<tr>
<td>5.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_23_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>send_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_9_s2/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>n786_s17/I3</td>
</tr>
<tr>
<td>1.732</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">n786_s17/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>send_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>send_cnt_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>send_cnt_7_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">send_cnt_7_s2/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>n788_s17/I3</td>
</tr>
<tr>
<td>1.733</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">n788_s17/F</td>
</tr>
<tr>
<td>1.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">send_cnt_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>send_cnt_7_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>send_cnt_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.897%; route: 0.004, 0.644%; tC2Q: 0.202, 35.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>send_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R27C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_4_s2/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>n791_s17/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">n791_s17/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>send_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>send_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.219%; route: 0.010, 1.698%; tC2Q: 0.202, 35.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R30C26[0][B]</td>
<td style=" font-weight:bold;">send_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>n795_s17/I2</td>
</tr>
<tr>
<td>1.742</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">n795_s17/F</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" font-weight:bold;">send_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>send_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 62.952%; route: 0.012, 2.114%; tC2Q: 0.202, 34.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>crc32_m0/Crc_16_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_16_s0/Q</td>
</tr>
<tr>
<td>5.499</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>crc32_m0/CrcNext_24_s1/I0</td>
</tr>
<tr>
<td>5.789</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_24_s1/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>crc32_m0/Crc_24_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>crc32_m0/Crc_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.444%; route: 0.120, 19.673%; tC2Q: 0.201, 32.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>crc32_m0/Crc_17_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_17_s0/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>crc32_m0/CrcNext_25_s0/I2</td>
</tr>
<tr>
<td>5.794</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_25_s0/F</td>
</tr>
<tr>
<td>5.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>crc32_m0/Crc_25_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>crc32_m0/Crc_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.065%; route: 0.125, 20.315%; tC2Q: 0.201, 32.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>check_buffer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>check_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C27[2][A]</td>
<td style=" font-weight:bold;">check_buffer_1_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>n311_s2/I0</td>
</tr>
<tr>
<td>1.779</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">n311_s2/F</td>
</tr>
<tr>
<td>1.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>packet_header[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.065%; route: 0.125, 20.315%; tC2Q: 0.201, 32.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>crc32_m0/Crc_18_s0/CLK</td>
</tr>
<tr>
<td>5.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s0/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>crc32_m0/CrcNext_26_s0/I0</td>
</tr>
<tr>
<td>5.794</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_26_s0/F</td>
</tr>
<tr>
<td>5.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>crc32_m0/Crc_26_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>crc32_m0/Crc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.044%; route: 0.124, 20.187%; tC2Q: 0.202, 32.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_19_s0/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s0/Q</td>
</tr>
<tr>
<td>5.506</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>crc32_m0/CrcNext_27_s0/I0</td>
</tr>
<tr>
<td>5.796</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_27_s0/F</td>
</tr>
<tr>
<td>5.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>crc32_m0/Crc_27_s0/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>crc32_m0/Crc_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.886%; route: 0.128, 20.616%; tC2Q: 0.201, 32.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.419</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_15_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_15_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.964, 80.605%; tC2Q: 0.232, 19.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.419</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_27_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>crc32_m0/Crc_27_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>crc32_m0/Crc_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.964, 80.605%; tC2Q: 0.232, 19.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_4_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 80.267%; tC2Q: 0.232, 19.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_8_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>crc32_m0/Crc_8_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>crc32_m0/Crc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 80.267%; tC2Q: 0.232, 19.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>crc32_m0/Crc_11_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>crc32_m0/Crc_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 80.267%; tC2Q: 0.232, 19.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_14_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>crc32_m0/Crc_14_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>crc32_m0/Crc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 80.267%; tC2Q: 0.232, 19.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_19_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 80.267%; tC2Q: 0.232, 19.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_26_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>crc32_m0/Crc_26_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>crc32_m0/Crc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 80.267%; tC2Q: 0.232, 19.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_1_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 80.064%; tC2Q: 0.232, 19.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_2_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 80.064%; tC2Q: 0.232, 19.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_6_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 80.064%; tC2Q: 0.232, 19.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_9_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_9_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 80.064%; tC2Q: 0.232, 19.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>crc32_m0/Crc_3_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>crc32_m0/Crc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 75.521%; tC2Q: 0.232, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_5_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 75.521%; tC2Q: 0.232, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>crc32_m0/Crc_7_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>crc32_m0/Crc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 75.521%; tC2Q: 0.232, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_12_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>crc32_m0/Crc_12_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>crc32_m0/Crc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 75.521%; tC2Q: 0.232, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 75.521%; tC2Q: 0.232, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_0_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 75.133%; tC2Q: 0.232, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>crc32_m0/Crc_18_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>crc32_m0/Crc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 75.133%; tC2Q: 0.232, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_20_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_20_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 75.133%; tC2Q: 0.232, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_21_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_21_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 75.133%; tC2Q: 0.232, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 75.133%; tC2Q: 0.232, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_30_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_30_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 75.133%; tC2Q: 0.232, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_31_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.689, 74.810%; tC2Q: 0.232, 25.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_10_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_10_s0/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.689, 74.810%; tC2Q: 0.232, 25.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_16_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>crc32_m0/Crc_16_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>crc32_m0/Crc_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.993%; tC2Q: 0.202, 34.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_22_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.993%; tC2Q: 0.202, 34.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>crc32_m0/Crc_24_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>crc32_m0/Crc_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.993%; tC2Q: 0.202, 34.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_25_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>crc32_m0/Crc_25_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>crc32_m0/Crc_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.993%; tC2Q: 0.202, 34.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_31_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_10_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_10_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_17_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>crc32_m0/Crc_17_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>crc32_m0/Crc_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_23_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_23_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.776</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_28_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>crc32_m0/Crc_28_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>crc32_m0/Crc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_0_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>crc32_m0/Crc_18_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>crc32_m0/Crc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_20_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_20_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_21_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_21_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_30_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_30_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>crc32_m0/Crc_3_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>crc32_m0/Crc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.641%; tC2Q: 0.202, 32.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_5_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.641%; tC2Q: 0.202, 32.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>crc32_m0/Crc_7_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>crc32_m0/Crc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.641%; tC2Q: 0.202, 32.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_12_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>crc32_m0/Crc_12_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>crc32_m0/Crc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.641%; tC2Q: 0.202, 32.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.641%; tC2Q: 0.202, 32.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.898</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_1_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.511%; tC2Q: 0.202, 27.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.898</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_2_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.511%; tC2Q: 0.202, 27.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.898</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_6_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.511%; tC2Q: 0.202, 27.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.898</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_9_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_9_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.511%; tC2Q: 0.202, 27.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.905</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_4_s0/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 72.779%; tC2Q: 0.202, 27.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>GMII_TXD_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>GMII_TXD_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>GMII_TXD_7_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>packet_header[2]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>packet_header[2]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>packet_header[2]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>check_buffer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>check_buffer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>check_buffer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>crc32_m0/Crc_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>crc32_m0/Crc_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>crc32_m0/Crc_29_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>crc32_m0/Crc_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>crc32_m0/Crc_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>crc32_m0/Crc_30_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>packet_header[2]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_cnt_8_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>send_cnt_8_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>send_cnt_8_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_cnt_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>send_cnt_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>send_cnt_7_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>94</td>
<td>GMII_GTXCLK_d</td>
<td>0.808</td>
<td>0.427</td>
</tr>
<tr>
<td>54</td>
<td>send_cnt[0]</td>
<td>2.829</td>
<td>1.016</td>
</tr>
<tr>
<td>42</td>
<td>state[1]</td>
<td>2.878</td>
<td>1.415</td>
</tr>
<tr>
<td>41</td>
<td>send_cnt[1]</td>
<td>2.868</td>
<td>1.500</td>
</tr>
<tr>
<td>40</td>
<td>state[2]</td>
<td>1.726</td>
<td>2.413</td>
</tr>
<tr>
<td>39</td>
<td>state[0]</td>
<td>3.050</td>
<td>1.014</td>
</tr>
<tr>
<td>37</td>
<td>send_cnt[3]</td>
<td>3.393</td>
<td>0.967</td>
</tr>
<tr>
<td>32</td>
<td>crc_en</td>
<td>2.646</td>
<td>1.415</td>
</tr>
<tr>
<td>32</td>
<td>crc_rst</td>
<td>2.791</td>
<td>0.964</td>
</tr>
<tr>
<td>28</td>
<td>send_cnt[2]</td>
<td>2.801</td>
<td>0.989</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C32</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C33</td>
<td>79.17%</td>
</tr>
<tr>
<td>R25C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C27</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C26</td>
<td>68.06%</td>
</tr>
<tr>
<td>R24C32</td>
<td>68.06%</td>
</tr>
<tr>
<td>R26C25</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C29</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
