$date
	Sat Oct 22 18:56:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#720331
b11010 !
1"
#720334
b11010 &
b11010 %
1$
#720335
0"
#720338
b1101 &
b1101 %
#720342
b101000 &
b101000 %
#720346
b10100 &
b10100 %
#720350
b1010 &
b1010 %
#720354
b101 &
b101 %
#720358
b10000 &
b10000 %
#720362
b1000 &
b1000 %
#720366
b100 &
b100 %
#720370
b10 &
b10 %
#720374
b1 &
1#
b1 %
#720378
b0 &
b0 %
0#
0$
#1655621
b1010 !
1"
#1655622
b1010 &
b1010 %
1$
#1655623
0"
#1655626
b101 &
b101 %
#1655630
b10000 &
b10000 %
#1655634
b1000 &
b1000 %
#1655638
b100 &
b100 %
#1655642
b10 &
b10 %
#1655646
b1 &
1#
b1 %
#1655650
b0 &
b0 %
0#
0$
#2742089
b1110 !
1"
#2742090
b1110 &
b1110 %
1$
#2742091
0"
#2742094
b111 &
b111 %
#2742098
b10110 &
b10110 %
#2742102
b1011 &
b1011 %
#2742106
b100010 &
b100010 %
#2742110
b10001 &
b10001 %
#2742114
b110100 &
b110100 %
#2742118
b11010 &
b11010 %
#2742122
b1101 &
b1101 %
#2742126
b101000 &
b101000 %
#2742130
b10100 &
b10100 %
#2742134
b1010 &
b1010 %
#2742138
b101 &
b101 %
#2742142
b10000 &
b10000 %
#2742146
b1000 &
b1000 %
#2742150
b100 &
b100 %
#2742154
b10 &
b10 %
#2742158
b1 &
1#
b1 %
#2742162
b0 &
b0 %
0#
0$
#4500012
