s1(03Mar2023:12:12:33):  xmxlmode +delay_mode_path +typdelays -l simout.tmp /home/arpanr2/ece425.work/full_adder_run1/testfixture.template -f /home/arpanr2/ece425.work/full_adder_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s2(03Mar2023:12:12:34):  xmxlmode +delay_mode_path +typdelays -l simout.tmp /home/arpanr2/ece425.work/full_adder_run1/testfixture.template -f /home/arpanr2/ece425.work/full_adder_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s3(03Mar2023:12:12:35):  xmxlmode +delay_mode_path +typdelays -l simout.tmp /home/arpanr2/ece425.work/full_adder_run1/testfixture.template -f /home/arpanr2/ece425.work/full_adder_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/arpanr2/ece425.work/full_adder_run1/.simTmpNCCmd " +mpssession+virtuoso742021 +mpshost+eceb-2022-25.ews.illinois.edu 
s4(03Mar2023:16:30:02):  xmxlmode +delay_mode_path +typdelays -l simout.tmp /home/arpanr2/ece425.work/full_adder_run1/testfixture.template -f /home/arpanr2/ece425.work/full_adder_run1/verilog.inpfiles +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s5(03Mar2023:16:30:03):  xmxlmode +delay_mode_path +typdelays -l simout.tmp /home/arpanr2/ece425.work/full_adder_run1/testfixture.template -f /home/arpanr2/ece425.work/full_adder_run1/verilog.inpfiles +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" 
s6(03Mar2023:16:30:04):  xmxlmode +delay_mode_path +typdelays -l simout.tmp /home/arpanr2/ece425.work/full_adder_run1/testfixture.template -f /home/arpanr2/ece425.work/full_adder_run1/verilog.inpfiles +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/arpanr2/ece425.work/full_adder_run1/.simTmpNCCmd " +mpssession+virtuoso742021 +mpshost+eceb-2022-25.ews.illinois.edu 
