\doxysection{C\+A\+N\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_a_n___type_def}\index{CAN\_TypeDef@{CAN\_TypeDef}}


Controller Area Network.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries M\+CR}
\item 
\mbox{\label{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries M\+SR}
\item 
\mbox{\label{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries T\+SR}
\item 
\mbox{\label{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries R\+F0R}
\item 
\mbox{\label{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries R\+F1R}
\item 
\mbox{\label{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries I\+ER}
\item 
\mbox{\label{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries E\+SR}
\item 
\mbox{\label{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries B\+TR}
\item 
\mbox{\label{struct_c_a_n___type_def_af394c92193f1e52feaa7a27e090374ed}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} [88]
\item 
\mbox{\label{struct_c_a_n___type_def_ab78f764584ec276cd36960d4f4fcdc1a}} 
\textbf{ C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} {\bfseries s\+Tx\+Mail\+Box} [3]
\item 
\mbox{\label{struct_c_a_n___type_def_a90ff90723c0ec4ae8a7028d4f3b024f4}} 
\textbf{ C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} {\bfseries s\+F\+I\+F\+O\+Mail\+Box} [2]
\item 
\mbox{\label{struct_c_a_n___type_def_abd4c34405c765b5bd5fe38bbeb7569b6}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} [12]
\item 
\mbox{\label{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries F\+MR}
\item 
\mbox{\label{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries F\+M1R}
\item 
\mbox{\label{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\mbox{\label{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries F\+S1R}
\item 
\mbox{\label{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\mbox{\label{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries F\+F\+A1R}
\item 
\mbox{\label{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\mbox{\label{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries F\+A1R}
\item 
\mbox{\label{struct_c_a_n___type_def_a05b74b369ea3d9489caa4427c034c2a3}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} [8]
\item 
\mbox{\label{struct_c_a_n___type_def_aaf5116cf475c48e9f4db550100faa2d9}} 
\textbf{ C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} {\bfseries s\+Filter\+Register} [14]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Controller Area Network. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/\textbf{ stm32f10x.\+h}\item 
Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/stm32f10x\+\_\+cl.\+h\end{DoxyCompactItemize}
