Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 15 16:28:25 2021
| Host         : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file design_1_aurora_64b66b_0_0_utilization_synth.rpt -pb design_1_aurora_64b66b_0_0_utilization_synth.pb
| Design       : design_1_aurora_64b66b_0_0
| Device       : xczu5evsfvc784-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2901 |     0 |    117120 |  2.48 |
|   LUT as Logic             | 2850 |     0 |    117120 |  2.43 |
|   LUT as Memory            |   51 |     0 |     57600 |  0.09 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   51 |     0 |           |       |
| CLB Registers              | 1619 |     0 |    234240 |  0.69 |
|   Register as Flip Flop    | 1619 |     0 |    234240 |  0.69 |
|   Register as Latch        |    0 |     0 |    234240 |  0.00 |
| CARRY8                     |    9 |     0 |     14640 |  0.06 |
| F7 Muxes                   |    0 |     0 |     58560 |  0.00 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 47    |          Yes |           - |        Reset |
| 53    |          Yes |         Set |            - |
| 1478  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       144 |  0.69 |
|   RAMB36/FIFO*    |    1 |     0 |       144 |  0.69 |
|     FIFO36E2 only |    1 |       |           |       |
|   RAMB18          |    0 |     0 |       288 |  0.00 |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       252 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       352 |  0.85 |
|   BUFGCE             |    0 |     0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    3 |     0 |        96 |  3.13 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     0 |         4 |  25.00 |
| GTHE4_COMMON    |    1 |     0 |         1 | 100.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    0 |     0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| LUT1          | 2442 |                 CLB |
| FDRE          | 1478 |            Register |
| LUT3          |  145 |                 CLB |
| LUT6          |  127 |                 CLB |
| LUT5          |  101 |                 CLB |
| LUT4          |   79 |                 CLB |
| LUT2          |   77 |                 CLB |
| FDSE          |   53 |            Register |
| FDCE          |   47 |            Register |
| FDPE          |   41 |            Register |
| SRLC32E       |   40 |                 CLB |
| SRL16E        |   11 |                 CLB |
| CARRY8        |    9 |                 CLB |
| BUFG_GT       |    3 |               Clock |
| BUFG_GT_SYNC  |    2 |               Clock |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTHE4_COMMON  |    1 |            Advanced |
| GTHE4_CHANNEL |    1 |            Advanced |
| FIFO36E2      |    1 |           Block Ram |
+---------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


