

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Mon May 27 13:33:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    435|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     205|    257|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    301|    -|
|Register         |        -|    -|     346|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     551|    993|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2  |        0|   0|  205|  257|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  205|  257|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_269_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_259_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln94_fu_198_p2                |         +|   0|  0|  71|          64|          64|
    |sub_fu_176_p2                     |         +|   0|  0|  13|           4|           2|
    |sub_ln94_fu_246_p2                |         -|   0|  0|  39|           1|          32|
    |ap_block_state20_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_fu_232_p2                    |      icmp|   0|  0|  16|          28|           1|
    |icmp_ln107_fu_274_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln88_fu_158_p2               |      icmp|   0|  0|  18|          32|           5|
    |icmp_ln94_fu_182_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |count_3_fu_164_p3                 |    select|   0|  0|  32|           1|           5|
    |select_ln82_fu_140_p3             |    select|   0|  0|  32|           1|           1|
    |select_ln94_1_fu_251_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln94_fu_238_p3             |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 435|         295|         274|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  106|         21|    1|         21|
    |ap_done                 |    9|          2|    1|          2|
    |count_fu_86             |    9|          2|   32|         64|
    |gmem1_blk_n_AR          |    9|          2|    1|          2|
    |idx_fu_82               |    9|          2|   64|        128|
    |m2s_enb_clrsts_c_blk_n  |    9|          2|    1|          2|
    |m_axi_gmem1_ARADDR      |   14|          3|   64|        192|
    |m_axi_gmem1_ARBURST     |    9|          2|    2|          4|
    |m_axi_gmem1_ARCACHE     |    9|          2|    4|          8|
    |m_axi_gmem1_ARID        |    9|          2|    1|          2|
    |m_axi_gmem1_ARLEN       |   14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK      |    9|          2|    2|          4|
    |m_axi_gmem1_ARPROT      |    9|          2|    3|          6|
    |m_axi_gmem1_ARQOS       |    9|          2|    4|          8|
    |m_axi_gmem1_ARREGION    |    9|          2|    4|          8|
    |m_axi_gmem1_ARSIZE      |    9|          2|    3|          6|
    |m_axi_gmem1_ARUSER      |    9|          2|    1|          2|
    |m_axi_gmem1_ARVALID     |   14|          3|    1|          3|
    |m_axi_gmem1_RREADY      |    9|          2|    1|          2|
    |outbuf_write            |    9|          2|    1|          2|
    |real_start              |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  301|         64|  224|        564|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  20|   0|   20|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |count_2_reg_304                                                             |  32|   0|   32|          0|
    |count_3_reg_313                                                             |  32|   0|   32|          0|
    |count_fu_86                                                                 |  32|   0|   32|          0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln94_reg_323                                                           |   1|   0|    1|          0|
    |idx_fu_82                                                                   |  64|   0|   64|          0|
    |select_ln94_reg_343                                                         |  32|   0|   32|          0|
    |sext_ln105_reg_327                                                          |  64|   0|   64|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |sub_reg_318                                                                 |   4|   0|    4|          0|
    |trunc_ln1_reg_332                                                           |  62|   0|   62|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 346|   0|  346|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|m_axi_gmem1_AWVALID              |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY              |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR               |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID                 |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN                |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST              |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK               |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE              |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS                |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION             |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY               |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA                |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB                |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST                |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID                  |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER                |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID              |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY              |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR               |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID                 |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN                |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST              |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK               |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE              |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT               |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS                |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION             |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID               |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA                |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST                |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID                  |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM             |   in|    7|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER                |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP                |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID               |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY               |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP                |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID                  |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER                |   in|    1|       m_axi|                      gmem1|       pointer|
|in_memory                        |   in|   64|     ap_none|                  in_memory|        scalar|
|in_en_clrsts                     |   in|    1|     ap_none|               in_en_clrsts|        scalar|
|in_m2s_len                       |   in|   32|     ap_none|                 in_m2s_len|        scalar|
|outbuf_din                       |  out|   33|     ap_fifo|                     outbuf|       pointer|
|outbuf_num_data_valid            |   in|    7|     ap_fifo|                     outbuf|       pointer|
|outbuf_fifo_cap                  |   in|    7|     ap_fifo|                     outbuf|       pointer|
|outbuf_full_n                    |   in|    1|     ap_fifo|                     outbuf|       pointer|
|outbuf_write                     |  out|    1|     ap_fifo|                     outbuf|       pointer|
|m2s_enb_clrsts_c_din             |  out|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_num_data_valid  |   in|    2|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_fifo_cap        |   in|    2|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_full_n          |   in|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_write           |  out|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
+---------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 21 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 22 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 24 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 25 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 26 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_26, void @empty_4, void @empty_2, i32 4, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%select_ln82 = select i1 %in_en_clrsts_read, i32 0, i32 %in_m2s_len_read" [userdma.cpp:82]   --->   Operation 30 'select' 'select_ln82' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %select_ln82, i32 %count" [userdma.cpp:87]   --->   Operation 31 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 0, i64 %idx" [userdma.cpp:87]   --->   Operation 32 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln87 = br void %do.body" [userdma.cpp:87]   --->   Operation 33 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.64>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 34 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [userdma.cpp:88]   --->   Operation 35 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_sgt  i32 %count_2, i32 16" [userdma.cpp:88]   --->   Operation 36 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln88, i32 16, i32 %count_2" [userdma.cpp:88]   --->   Operation 37 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %count_3" [userdma.cpp:78]   --->   Operation 38 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%sub = add i4 %trunc_ln78, i4 15" [userdma.cpp:78]   --->   Operation 39 'add' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %count_3, i32 0" [userdma.cpp:94]   --->   Operation 40 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i32 %count_3" [userdma.cpp:105]   --->   Operation 41 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %do.cond, void %for.body.lr.ph" [userdma.cpp:94]   --->   Operation 42 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [userdma.cpp:94]   --->   Operation 43 'load' 'idx_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%shl_ln94 = shl i64 %idx_load, i64 2" [userdma.cpp:94]   --->   Operation 44 'shl' 'shl_ln94' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln94 = add i64 %shl_ln94, i64 %in_memory_read" [userdma.cpp:94]   --->   Operation 45 'add' 'add_ln94' <Predicate = (icmp_ln94)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln94, i32 2, i32 63" [userdma.cpp:94]   --->   Operation 46 'partselect' 'trunc_ln1' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i62 %trunc_ln1" [userdma.cpp:94]   --->   Operation 47 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln94" [userdma.cpp:94]   --->   Operation 48 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [16/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [15/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [14/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [13/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [12/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [11/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [10/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [9/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 57 [8/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 58 [7/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 59 [6/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 60 [5/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 61 [4/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 62 [3/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 63 [2/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 64 [1/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem1_addr, i32 %count_3" [userdma.cpp:94]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 6.69>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_2, i32 4, i32 31"   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (2.46ns)   --->   "%icmp = icmp_slt  i28 %tmp, i28 1"   --->   Operation 66 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln94 = select i1 %icmp, i32 %count_2, i32 16" [userdma.cpp:94]   --->   Operation 67 'select' 'select_ln94' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 68 [1/1] (2.55ns)   --->   "%sub_ln94 = sub i32 0, i32 %count_2" [userdma.cpp:94]   --->   Operation 68 'sub' 'sub_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%select_ln94_1 = select i1 %icmp, i32 %sub_ln94, i32 4294967280" [userdma.cpp:94]   --->   Operation 69 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 70 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln94_1 = add i32 %select_ln94_1, i32 %count_2" [userdma.cpp:94]   --->   Operation 70 'add' 'add_ln94_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 71 'wait' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [2/2] (1.58ns)   --->   "%call_ln94 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2, i32 %count_2, i32 %gmem1, i62 %trunc_ln1, i32 %select_ln94, i4 %sub, i33 %outbuf" [userdma.cpp:94]   --->   Operation 72 'call' 'call_ln94' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %add_ln94_1, i32 %count" [userdma.cpp:94]   --->   Operation 73 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>

State 20 <SV = 19> <Delay = 5.10>
ST_20 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln94 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2, i32 %count_2, i32 %gmem1, i62 %trunc_ln1, i32 %select_ln94, i4 %sub, i33 %outbuf" [userdma.cpp:94]   --->   Operation 74 'call' 'call_ln94' <Predicate = (icmp_ln94)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%idx_load_2 = load i64 %idx" [userdma.cpp:105]   --->   Operation 76 'load' 'idx_load_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [userdma.cpp:107]   --->   Operation 77 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (3.52ns)   --->   "%add_ln105 = add i64 %sext_ln105, i64 %idx_load_2" [userdma.cpp:105]   --->   Operation 78 'add' 'add_ln105' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln107 = icmp_eq  i32 %count_load, i32 0" [userdma.cpp:107]   --->   Operation 79 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %do.cond.do.body_crit_edge, void %do.end" [userdma.cpp:107]   --->   Operation 80 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln107 = store i64 %add_ln105, i64 %idx" [userdma.cpp:107]   --->   Operation 81 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 1.58>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln107 = br void %do.body" [userdma.cpp:107]   --->   Operation 82 'br' 'br_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [userdma.cpp:108]   --->   Operation 83 'ret' 'ret_ln108' <Predicate = (icmp_ln107)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m2s_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx               (alloca       ) [ 011111111111111111111]
count             (alloca       ) [ 011111111111111111111]
specinterface_ln0 (specinterface) [ 000000000000000000000]
in_m2s_len_read   (read         ) [ 000000000000000000000]
in_en_clrsts_read (read         ) [ 000000000000000000000]
in_memory_read    (read         ) [ 001111111111111111111]
write_ln0         (write        ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
select_ln82       (select       ) [ 000000000000000000000]
store_ln87        (store        ) [ 000000000000000000000]
store_ln87        (store        ) [ 000000000000000000000]
br_ln87           (br           ) [ 000000000000000000000]
count_2           (load         ) [ 000111111111111111111]
specloopname_ln88 (specloopname ) [ 000000000000000000000]
icmp_ln88         (icmp         ) [ 000000000000000000000]
count_3           (select       ) [ 000111111111111111100]
trunc_ln78        (trunc        ) [ 000000000000000000000]
sub               (add          ) [ 000111111111111111111]
icmp_ln94         (icmp         ) [ 001111111111111111111]
sext_ln105        (sext         ) [ 000111111111111111111]
br_ln94           (br           ) [ 000000000000000000000]
idx_load          (load         ) [ 000000000000000000000]
shl_ln94          (shl          ) [ 000000000000000000000]
add_ln94          (add          ) [ 000000000000000000000]
trunc_ln1         (partselect   ) [ 000111111111111111111]
sext_ln94         (sext         ) [ 000000000000000000000]
gmem1_addr        (getelementptr) [ 000011111111111111100]
empty             (readreq      ) [ 000000000000000000000]
tmp               (partselect   ) [ 000000000000000000000]
icmp              (icmp         ) [ 000000000000000000000]
select_ln94       (select       ) [ 001000000000000000001]
sub_ln94          (sub          ) [ 000000000000000000000]
select_ln94_1     (select       ) [ 000000000000000000000]
add_ln94_1        (add          ) [ 000000000000000000000]
empty_46          (wait         ) [ 000000000000000000000]
store_ln94        (store        ) [ 000000000000000000000]
call_ln94         (call         ) [ 000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000]
idx_load_2        (load         ) [ 000000000000000000000]
count_load        (load         ) [ 000000000000000000000]
add_ln105         (add          ) [ 000000000000000000000]
icmp_ln107        (icmp         ) [ 001111111111111111111]
br_ln107          (br           ) [ 000000000000000000000]
store_ln107       (store        ) [ 000000000000000000000]
br_ln107          (br           ) [ 000000000000000000000]
ret_ln108         (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_m2s_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_m2s_len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outbuf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m2s_enb_clrsts_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="idx_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in_m2s_len_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_m2s_len_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_en_clrsts_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_memory_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="1"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="17"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="62" slack="17"/>
<pin id="127" dir="0" index="4" bw="32" slack="0"/>
<pin id="128" dir="0" index="5" bw="4" slack="17"/>
<pin id="129" dir="0" index="6" bw="33" slack="0"/>
<pin id="130" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/19 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/2 count_load/20 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_2/20 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln82_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln87_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln87_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln88_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="count_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln78_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sub_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln94_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln105_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln105/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln94_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln94/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln94_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="1"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="62" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln94_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="62" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem1_addr_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="28" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="17"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="28" slack="0"/>
<pin id="234" dir="0" index="1" bw="28" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/19 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln94_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="17"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/19 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln94_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="17"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/19 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln94_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_1/19 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln94_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="17"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/19 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln94_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="18"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/19 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln105_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="18"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/20 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln107_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/20 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln107_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="19"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/20 "/>
</bind>
</comp>

<comp id="285" class="1005" name="idx_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="292" class="1005" name="count_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="299" class="1005" name="in_memory_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="count_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="17"/>
<pin id="306" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="count_3_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="sub_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="17"/>
<pin id="320" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln94_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="18"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="327" class="1005" name="sext_ln105_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="18"/>
<pin id="329" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="sext_ln105 "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="62" slack="1"/>
<pin id="334" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="gmem1_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="select_ln94_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln94 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="96" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="145"><net_src comp="96" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="90" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="134" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="134" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="164" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="164" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="137" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="122" pin=4"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="232" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="137" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="134" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="82" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="295"><net_src comp="86" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="302"><net_src comp="102" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="307"><net_src comp="134" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="316"><net_src comp="164" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="321"><net_src comp="176" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="326"><net_src comp="182" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="188" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="335"><net_src comp="203" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="341"><net_src comp="216" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="346"><net_src comp="238" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="122" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: outbuf | {19 20 }
	Port: m2s_enb_clrsts_c | {1 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : in_en_clrsts | {1 }
	Port: paralleltostreamwithburst : in_m2s_len | {1 }
  - Chain level:
	State 1
		store_ln87 : 1
		store_ln87 : 1
	State 2
		icmp_ln88 : 1
		count_3 : 2
		trunc_ln78 : 3
		sub : 4
		icmp_ln94 : 3
		sext_ln105 : 3
		br_ln94 : 4
		shl_ln94 : 1
		add_ln94 : 1
		trunc_ln1 : 2
	State 3
		gmem1_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp : 1
		select_ln94 : 2
		select_ln94_1 : 2
		add_ln94_1 : 3
		call_ln94 : 3
		store_ln94 : 4
	State 20
		add_ln105 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		store_ln107 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                        |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122 |   322   |   188   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                           sub_fu_176                          |    0    |    13   |
|    add   |                        add_ln94_fu_198                        |    0    |    71   |
|          |                       add_ln94_1_fu_259                       |    0    |    39   |
|          |                        add_ln105_fu_269                       |    0    |    71   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                       select_ln82_fu_140                      |    0    |    32   |
|  select  |                         count_3_fu_164                        |    0    |    32   |
|          |                       select_ln94_fu_238                      |    0    |    32   |
|          |                      select_ln94_1_fu_251                     |    0    |    32   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        icmp_ln88_fu_158                       |    0    |    18   |
|   icmp   |                        icmp_ln94_fu_182                       |    0    |    18   |
|          |                          icmp_fu_232                          |    0    |    16   |
|          |                       icmp_ln107_fu_274                       |    0    |    18   |
|----------|---------------------------------------------------------------|---------|---------|
|    sub   |                        sub_ln94_fu_246                        |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                   in_m2s_len_read_read_fu_90                  |    0    |    0    |
|   read   |                  in_en_clrsts_read_read_fu_96                 |    0    |    0    |
|          |                   in_memory_read_read_fu_102                  |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   write  |                     write_ln0_write_fu_108                    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|  readreq |                       grp_readreq_fu_116                      |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   trunc  |                       trunc_ln78_fu_172                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   sext   |                       sext_ln105_fu_188                       |    0    |    0    |
|          |                        sext_ln94_fu_213                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln94_fu_192                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln1_fu_203                       |    0    |    0    |
|          |                           tmp_fu_223                          |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   Total  |                                                               |   322   |   619   |
|----------|---------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    count_2_reg_304   |   32   |
|    count_3_reg_313   |   32   |
|     count_reg_292    |   32   |
|  gmem1_addr_reg_338  |   32   |
|   icmp_ln94_reg_323  |    1   |
|      idx_reg_285     |   64   |
|in_memory_read_reg_299|   64   |
|  select_ln94_reg_343 |   32   |
|  sext_ln105_reg_327  |   64   |
|      sub_reg_318     |    4   |
|   trunc_ln1_reg_332  |   62   |
+----------------------+--------+
|         Total        |   419  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_readreq_fu_116                      |  p1  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2_fu_122 |  p4  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   128  ||  3.176  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   322  |   619  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   419  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   741  |   637  |
+-----------+--------+--------+--------+
