Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Mon Mar 06 15:36:12 2017
| Host             : edell34 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.795 |
| Dynamic (W)              | 1.634 |
| Device Static (W)        | 0.161 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.3  |
| Junction Temperature (C) | 45.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        3 |       --- |             --- |
| Slice Logic              |     0.029 |    16856 |       --- |             --- |
|   LUT as Logic           |     0.024 |     6685 |     53200 |           12.56 |
|   CARRY4                 |     0.003 |      746 |     13300 |            5.60 |
|   Register               |     0.001 |     6848 |    106400 |            6.43 |
|   LUT as Shift Register  |    <0.001 |      220 |     17400 |            1.26 |
|   F7/F8 Muxes            |    <0.001 |      117 |     53200 |            0.21 |
|   LUT as Distributed RAM |    <0.001 |        2 |     17400 |            0.01 |
|   Others                 |     0.000 |     1253 |       --- |             --- |
| Signals                  |     0.030 |    12480 |       --- |             --- |
| Block RAM                |     0.011 |     12.5 |       140 |            8.92 |
| DSPs                     |     0.003 |        4 |       220 |            1.81 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     1.795 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.120 |       0.104 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| design_1_wrapper                                             |     1.634 |
|   design_1_i                                                 |     1.634 |
|     CCLabel_0                                                |     0.062 |
|       inst                                                   |     0.062 |
|         CCLabel_CRTLS_s_axi_U                                |    <0.001 |
|         grp_CCLabel_calCentroid_fu_53                        |     0.048 |
|           CCLabel_fdiv_32ns_32ns_32_16_U10                   |     0.018 |
|             CCLabel_ap_fdiv_14_no_dsp_32_u                   |     0.018 |
|               U0                                             |     0.018 |
|                 i_synth                                      |     0.018 |
|                   DIV_OP.SPD.OP                              |     0.018 |
|                     EXP                                      |    <0.001 |
|                       DIV_BY_ZERO_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       EXP_PRE_RND_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       EXP_SIG_DEL                            |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       FLOW_DEC_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       IP_SIGN_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       SIGN_UP_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       STATE_DELAY                            |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       STATE_UP_DELAY                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     MANT_DIV                                 |     0.017 |
|                       MSB_DEL                                |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[0].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[10].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[11].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[11].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[12].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[13].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[13].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[14].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[15].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[15].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[16].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[17].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[17].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[18].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[19].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[19].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[1].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[1].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[20].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[21].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[21].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[22].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[23].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[23].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[23].Q_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[24].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[25].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[25].Q_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[2].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[3].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[3].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[4].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[5].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[5].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[6].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[7].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[7].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[8].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[9].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[9].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     OP                                       |    <0.001 |
|                     ROUND                                    |    <0.001 |
|                       EXP_ADD.ADD                            |    <0.001 |
|                       LOGIC.RND1                             |    <0.001 |
|                       LOGIC.RND2                             |    <0.001 |
|                       RND_BIT_GEN                            |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1  |     0.000 |
|           CCLabel_fdiv_32ns_32ns_32_16_U9                    |     0.017 |
|             CCLabel_ap_fdiv_14_no_dsp_32_u                   |     0.017 |
|               U0                                             |     0.017 |
|                 i_synth                                      |     0.017 |
|                   DIV_OP.SPD.OP                              |     0.017 |
|                     EXP                                      |    <0.001 |
|                       DIV_BY_ZERO_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       EXP_PRE_RND_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       EXP_SIG_DEL                            |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       FLOW_DEC_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       IP_SIGN_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       SIGN_UP_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       STATE_DELAY                            |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       STATE_UP_DELAY                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     MANT_DIV                                 |     0.016 |
|                       MSB_DEL                                |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[0].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[10].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[11].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[11].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[12].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[13].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[13].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[14].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[15].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[15].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[16].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[17].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[17].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[18].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[19].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[19].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[1].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[1].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[20].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[21].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[21].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[22].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[23].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[23].MANT_DEL                        |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[23].Q_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[24].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[25].ADDSUB                          |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[25].Q_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[2].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[3].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[3].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[4].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[5].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[5].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[6].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[7].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[7].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       RT[8].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                       RT[9].ADDSUB                           |    <0.001 |
|                         ADDSUB                               |    <0.001 |
|                           Q_DEL                              |    <0.001 |
|                             i_pipe                           |    <0.001 |
|                       RT[9].MANT_DEL                         |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     OP                                       |    <0.001 |
|                     ROUND                                    |    <0.001 |
|                       EXP_ADD.ADD                            |    <0.001 |
|                       LOGIC.RND1                             |    <0.001 |
|                       LOGIC.RND2                             |    <0.001 |
|                       RND_BIT_GEN                            |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1  |     0.000 |
|           CCLabel_fpext_32ns_64_1_U14                        |    <0.001 |
|             CCLabel_ap_fpext_0_no_dsp_32_u                   |    <0.001 |
|               U0                                             |    <0.001 |
|                 i_synth                                      |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                       |    <0.001 |
|                     EXP                                      |    <0.001 |
|                       COND_DET                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET         |    <0.001 |
|                           CARRY_ZERO_DET                     |    <0.001 |
|           CCLabel_fpext_32ns_64_1_U15                        |    <0.001 |
|             CCLabel_ap_fpext_0_no_dsp_32_u                   |    <0.001 |
|               U0                                             |    <0.001 |
|                 i_synth                                      |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                       |    <0.001 |
|                     EXP                                      |    <0.001 |
|                       COND_DET                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET         |    <0.001 |
|                           CARRY_ZERO_DET                     |    <0.001 |
|           CCLabel_uitofp_32ns_32_6_U11                       |     0.001 |
|             CCLabel_ap_uitofp_4_no_dsp_32_u                  |     0.001 |
|               U0                                             |     0.001 |
|                 i_synth                                      |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                       |     0.001 |
|                     EXP                                      |    <0.001 |
|                       IP_SIGN_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ZERO_DELAY                             |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     LZE                                      |    <0.001 |
|                       ENCODE[0].DIST_DEL                     |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[1].DIST_DEL                     |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[1].MUX_0                        |    <0.001 |
|                         OP_DEL                               |    <0.001 |
|                           i_pipe                             |    <0.001 |
|                       TWO.DIST_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ZERO_DET_CC_1                          |    <0.001 |
|                       ZERO_DET_CC_2.CC                       |    <0.001 |
|                     M_ABS                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                         |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                    |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[2].Z_DET_DEL                    |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       Z_C_DEL                                |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     NORM_SHIFT                               |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                  |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                  |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     OP                                       |    <0.001 |
|                     ROUND                                    |    <0.001 |
|                       LOGIC.RND1                             |    <0.001 |
|                       LOGIC.RND2                             |    <0.001 |
|                       RND_BIT_GEN                            |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1  |     0.000 |
|                     Z_C_DEL                                  |    <0.001 |
|                       i_pipe                                 |    <0.001 |
|           CCLabel_uitofp_32ns_32_6_U12                       |     0.001 |
|             CCLabel_ap_uitofp_4_no_dsp_32_u                  |     0.001 |
|               U0                                             |     0.001 |
|                 i_synth                                      |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                       |     0.001 |
|                     EXP                                      |    <0.001 |
|                       IP_SIGN_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ZERO_DELAY                             |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     LZE                                      |    <0.001 |
|                       ENCODE[0].DIST_DEL                     |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[1].DIST_DEL                     |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[1].MUX_0                        |    <0.001 |
|                         OP_DEL                               |    <0.001 |
|                           i_pipe                             |    <0.001 |
|                       TWO.DIST_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ZERO_DET_CC_1                          |    <0.001 |
|                       ZERO_DET_CC_2.CC                       |    <0.001 |
|                     M_ABS                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                         |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                    |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[2].Z_DET_DEL                    |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       Z_C_DEL                                |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     NORM_SHIFT                               |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                  |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                  |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     OP                                       |    <0.001 |
|                     ROUND                                    |    <0.001 |
|                       LOGIC.RND1                             |    <0.001 |
|                       LOGIC.RND2                             |    <0.001 |
|                       RND_BIT_GEN                            |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1  |     0.000 |
|                     Z_C_DEL                                  |    <0.001 |
|                       i_pipe                                 |    <0.001 |
|           CCLabel_uitofp_32ns_32_6_U13                       |     0.001 |
|             CCLabel_ap_uitofp_4_no_dsp_32_u                  |     0.001 |
|               U0                                             |     0.001 |
|                 i_synth                                      |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                       |     0.001 |
|                     EXP                                      |    <0.001 |
|                       IP_SIGN_DELAY                          |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ZERO_DELAY                             |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     LZE                                      |    <0.001 |
|                       ENCODE[0].DIST_DEL                     |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[1].DIST_DEL                     |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[1].MUX_0                        |    <0.001 |
|                         OP_DEL                               |    <0.001 |
|                           i_pipe                             |    <0.001 |
|                       TWO.DIST_DEL                           |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ZERO_DET_CC_1                          |    <0.001 |
|                       ZERO_DET_CC_2.CC                       |    <0.001 |
|                     M_ABS                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                         |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                    |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       ENCODE[2].Z_DET_DEL                    |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       Z_C_DEL                                |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     NORM_SHIFT                               |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                  |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                  |    <0.001 |
|                         i_pipe                               |    <0.001 |
|                     OP                                       |    <0.001 |
|                     ROUND                                    |    <0.001 |
|                       LOGIC.RND1                             |    <0.001 |
|                       LOGIC.RND2                             |    <0.001 |
|                       RND_BIT_GEN                            |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1  |     0.000 |
|                     Z_C_DEL                                  |    <0.001 |
|                       i_pipe                                 |    <0.001 |
|           mask_table1_U                                      |     0.001 |
|             CCLabel_calCentroid_mask_table1_rom_U            |     0.001 |
|           one_half_table2_U                                  |     0.001 |
|             CCLabel_calCentroid_one_half_table2_rom_U        |     0.001 |
|         grp_CCLabel_firstPass_fu_76                          |     0.008 |
|           CCLabel_mul_32s_4ns_32_3_U1                        |     0.002 |
|             CCLabel_mul_32s_4ns_32_3_Mul3S_0_U               |     0.002 |
|           CCLabel_mul_32s_4ns_32_3_U2                        |     0.002 |
|             CCLabel_mul_32s_4ns_32_3_Mul3S_0_U               |     0.002 |
|         grp_CCLabel_preProcess_fu_94                         |    <0.001 |
|         lbImage_U                                            |     0.002 |
|           CCLabel_lbImage_ram_U                              |     0.002 |
|         set_U                                                |     0.001 |
|           CCLabel_set_ram_U                                  |     0.001 |
|         status_U                                             |    <0.001 |
|           CCLabel_status_ram_U                               |    <0.001 |
|             ram_reg_0_15_0_0                                 |    <0.001 |
|             ram_reg_0_31_0_0                                 |    <0.001 |
|         totalIntensity_U                                     |    <0.001 |
|           CCLabel_totalIntensity_ram_U                       |    <0.001 |
|         x_r_U                                                |    <0.001 |
|           CCLabel_totalIntensity_ram_U                       |    <0.001 |
|         y_r_U                                                |    <0.001 |
|           CCLabel_totalIntensity_ram_U                       |    <0.001 |
|     CCLabel_0_bram                                           |     0.002 |
|       U0                                                     |     0.002 |
|         inst_blk_mem_gen                                     |     0.002 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.002 |
|             valid.cstr                                       |     0.002 |
|               ramloop[0].ram.r                               |    <0.001 |
|                 prim_noinit.ram                              |    <0.001 |
|               ramloop[1].ram.r                               |    <0.001 |
|                 prim_noinit.ram                              |    <0.001 |
|     CCLabel_0_bram_0                                         |     0.002 |
|       U0                                                     |     0.002 |
|         inst_blk_mem_gen                                     |     0.002 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.002 |
|             valid.cstr                                       |     0.002 |
|               ramloop[0].ram.r                               |    <0.001 |
|                 prim_noinit.ram                              |    <0.001 |
|               ramloop[1].ram.r                               |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|     CCLabel_0_bram_1                                         |     0.004 |
|       U0                                                     |     0.004 |
|         inst_blk_mem_gen                                     |     0.004 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.004 |
|             valid.cstr                                       |     0.004 |
|               ramloop[0].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[1].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|     axi_bram_ctrl_0                                          |     0.003 |
|       U0                                                     |     0.003 |
|         gext_inst.abcv4_0_ext_inst                           |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                |     0.003 |
|             GEN_ARB.I_SNG_PORT                               |    <0.001 |
|             I_RD_CHNL                                        |     0.002 |
|               I_WRAP_BRST                                    |    <0.001 |
|             I_WR_CHNL                                        |     0.001 |
|               BID_FIFO                                       |    <0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|     axi_bram_ctrl_1                                          |     0.003 |
|       U0                                                     |     0.003 |
|         gext_inst.abcv4_0_ext_inst                           |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                |     0.003 |
|             GEN_ARB.I_SNG_PORT                               |    <0.001 |
|             I_RD_CHNL                                        |     0.002 |
|               I_WRAP_BRST                                    |    <0.001 |
|             I_WR_CHNL                                        |     0.001 |
|               BID_FIFO                                       |    <0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|     axi_bram_ctrl_2                                          |     0.003 |
|       U0                                                     |     0.003 |
|         gext_inst.abcv4_0_ext_inst                           |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                |     0.003 |
|             GEN_ARB.I_SNG_PORT                               |    <0.001 |
|             I_RD_CHNL                                        |     0.002 |
|               I_WRAP_BRST                                    |    <0.001 |
|             I_WR_CHNL                                        |     0.001 |
|               BID_FIFO                                       |    <0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|     axi_mem_intercon                                         |     0.022 |
|       m01_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m04_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       s00_couplers                                           |     0.000 |
|         auto_pc                                              |     0.000 |
|       xbar                                                   |     0.010 |
|         inst                                                 |     0.010 |
|           gen_samd.crossbar_samd                             |     0.010 |
|             addr_arbiter_ar                                  |    <0.001 |
|             addr_arbiter_aw                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.002 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.002 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|               wrouter_aw_fifo                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1               |    <0.001 |
|             splitter_aw_mi                                   |    <0.001 |
|     axi_timer_0                                              |     0.003 |
|       U0                                                     |     0.003 |
|         AXI4_LITE_I                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         TC_CORE_I                                            |     0.003 |
|           COUNTER_0_I                                        |     0.001 |
|             COUNTER_I                                        |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                       |     0.001 |
|             COUNTER_I                                        |    <0.001 |
|           READ_MUX_I                                         |     0.000 |
|           TIMER_CONTROL_I                                    |    <0.001 |
|             INPUT_DOUBLE_REGS3                               |    <0.001 |
|     processing_system7_0                                     |     1.530 |
|       inst                                                   |     1.530 |
|     rst_processing_system7_0_100M                            |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
+--------------------------------------------------------------+-----------+


