<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="901a5f558b2950a88131f43987f6be78"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="1"/>
        <Option Id="HW_ILA" value="ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="36"/>
      </probeOptions>
      <nets>
        <net name="d[35]"/>
        <net name="d[34]"/>
        <net name="d[33]"/>
        <net name="d[32]"/>
        <net name="d[31]"/>
        <net name="d[30]"/>
        <net name="d[29]"/>
        <net name="d[28]"/>
        <net name="d[27]"/>
        <net name="d[26]"/>
        <net name="d[25]"/>
        <net name="d[24]"/>
        <net name="d[23]"/>
        <net name="d[22]"/>
        <net name="d[21]"/>
        <net name="d[20]"/>
        <net name="d[19]"/>
        <net name="d[18]"/>
        <net name="d[17]"/>
        <net name="d[16]"/>
        <net name="d[15]"/>
        <net name="d[14]"/>
        <net name="d[13]"/>
        <net name="d[12]"/>
        <net name="d[11]"/>
        <net name="d[10]"/>
        <net name="d[9]"/>
        <net name="d[8]"/>
        <net name="d[7]"/>
        <net name="d[6]"/>
        <net name="d[5]"/>
        <net name="d[4]"/>
        <net name="d[3]"/>
        <net name="d[2]"/>
        <net name="d[1]"/>
        <net name="d[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
