// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vga_with_hw_test_image")
  (DATE "12/10/2015 11:00:03")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\pixel_clk\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1033:1033:1033) (1074:1074:1074))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\h_sync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1372:1372:1372) (1560:1560:1560))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\v_sync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (714:714:714) (828:828:828))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\finish\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1420:1420:1420) (1579:1579:1579))
        (IOPATH i o (1692:1692:1692) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (924:924:924) (1036:1036:1036))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1086:1086:1086) (1244:1244:1244))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1099:1099:1099) (1225:1225:1225))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1043:1043:1043) (1158:1158:1158))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (974:974:974) (1101:1101:1101))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1047:1047:1047) (1188:1188:1188))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1286:1286:1286) (1438:1438:1438))
        (IOPATH i o (1682:1682:1682) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\blue\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1019:1019:1019) (1133:1133:1133))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1569:1569:1569) (1789:1789:1789))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1427:1427:1427) (1620:1620:1620))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2031:2031:2031) (2261:2261:2261))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1128:1128:1128) (1287:1287:1287))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1073:1073:1073) (1225:1225:1225))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1605:1605:1605) (1794:1794:1794))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1537:1537:1537) (1729:1729:1729))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\green\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1166:1166:1166) (1336:1336:1336))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1015:1015:1015) (1167:1167:1167))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1645:1645:1645) (1868:1868:1868))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (822:822:822) (924:924:924))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1148:1148:1148) (1301:1301:1301))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1016:1016:1016) (1158:1158:1158))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1283:1283:1283) (1471:1471:1471))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1205:1205:1205) (1387:1387:1387))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\red\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1352:1352:1352) (1509:1509:1509))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\inst2\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst2\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (227:227:227))
        (PORT datac (188:188:188) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (261:261:261))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (233:233:233))
        (PORT datac (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (222:222:222))
        (PORT datac (188:188:188) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (232:232:232))
        (PORT datac (186:186:186) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (243:243:243))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (279:279:279))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (196:196:196))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (260:260:260))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (220:220:220))
        (PORT datac (165:165:165) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (205:205:205))
        (PORT datad (176:176:176) (209:209:209))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (362:362:362))
        (PORT datac (164:164:164) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (270:270:270))
        (PORT datac (127:127:127) (169:169:169))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (199:199:199) (243:243:243))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (268:268:268))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (206:206:206))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|h_count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (200:200:200))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (372:372:372))
        (PORT datab (325:325:325) (396:396:396))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (277:277:277))
        (PORT datab (173:173:173) (209:209:209))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (218:218:218))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (265:265:265))
        (PORT datab (179:179:179) (217:217:217))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (274:274:274) (306:306:306))
        (PORT datad (165:165:165) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (170:170:170) (206:206:206))
        (PORT datac (105:105:105) (127:127:127))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|h_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (279:279:279))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (319:319:319) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (264:264:264))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (271:271:271))
        (PORT datab (333:333:333) (385:385:385))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (280:280:280))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (320:320:320) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (270:270:270))
        (PORT datab (176:176:176) (212:212:212))
        (PORT datad (314:314:314) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (284:284:284))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (202:202:202) (242:242:242))
        (PORT datad (228:228:228) (269:269:269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (279:279:279))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (446:446:446))
        (PORT datab (204:204:204) (244:244:244))
        (PORT datad (229:229:229) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (279:279:279))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (205:205:205) (245:245:245))
        (PORT datad (231:231:231) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (284:284:284))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (170:170:170))
        (PORT datab (171:171:171) (208:208:208))
        (PORT datad (227:227:227) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (380:380:380))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (167:167:167))
        (PORT datab (186:186:186) (222:222:222))
        (PORT datad (225:225:225) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (267:267:267))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (286:286:286))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (175:175:175))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datad (230:230:230) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (279:279:279))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (203:203:203) (252:252:252))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (264:264:264))
        (PORT datab (226:226:226) (280:280:280))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (225:225:225) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (175:175:175))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datad (230:230:230) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (178:178:178) (215:215:215))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (333:333:333))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (255:255:255) (290:290:290))
        (PORT datad (377:377:377) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (342:342:342))
        (PORT datac (261:261:261) (297:297:297))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (164:164:164) (197:197:197))
        (PORT datad (270:270:270) (307:307:307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|v_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (414:414:414) (460:460:460))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (415:415:415) (461:461:461))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (415:415:415) (462:462:462))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (416:416:416) (463:463:463))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (417:417:417) (464:464:464))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (418:418:418) (465:465:465))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (418:418:418) (466:466:466))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (419:419:419) (467:467:467))
        (PORT sload (443:443:443) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (603:603:603))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (603:603:603))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (602:602:602))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (601:601:601))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (537:537:537) (600:600:600))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (537:537:537) (600:600:600))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (228:228:228))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (536:536:536) (599:599:599))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (166:166:166) (225:225:225))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (536:536:536) (598:598:598))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode509w\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (235:235:235))
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|auto_generated\|aeb_output_dffe_d_wire0w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (276:276:276))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|auto_generated\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|auto_generated\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (534:534:534) (596:596:596))
        (PORT sload (683:683:683) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|auto_generated\|aeb_output_dffe_d_wire0w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|auto_generated\|aeb_output_dffe_d_wire0w\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (398:398:398))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|auto_generated\|aeb_output_dffe_d_wire0w\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (247:247:247) (312:312:312))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|auto_generated\|aeb_output_dffe_d_wire0w\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (554:554:554))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|auto_generated\|aeb_output_dffe0a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst1\|process_0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (293:293:293) (336:336:336))
        (PORT datad (190:190:190) (222:222:222))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|disp_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\load\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (203:203:203) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\sel\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\sel\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\sel\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2923:2923:2923) (3344:3344:3344))
        (PORT datab (2899:2899:2899) (3317:3317:3317))
        (PORT datac (2961:2961:2961) (3384:3384:3384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1159:1159:1159))
        (PORT asdata (511:511:511) (567:567:567))
        (PORT ena (3230:3230:3230) (3668:3668:3668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|rden_a_store\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1159:1159:1159))
        (PORT asdata (3093:3093:3093) (3530:3530:3530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode383w\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (319:319:319))
        (PORT datac (2915:2915:2915) (3354:3354:3354))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode429w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (234:234:234))
        (PORT datab (229:229:229) (275:275:275))
        (PORT datac (153:153:153) (206:206:206))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1724:1724:1724))
        (PORT d[1] (2002:2002:2002) (2335:2335:2335))
        (PORT d[2] (3829:3829:3829) (4346:4346:4346))
        (PORT d[3] (4950:4950:4950) (5797:5797:5797))
        (PORT d[4] (1811:1811:1811) (2124:2124:2124))
        (PORT d[5] (1611:1611:1611) (1838:1838:1838))
        (PORT d[6] (3391:3391:3391) (3895:3895:3895))
        (PORT d[7] (2667:2667:2667) (3065:3065:3065))
        (PORT d[8] (1646:1646:1646) (1873:1873:1873))
        (PORT d[9] (4117:4117:4117) (4687:4687:4687))
        (PORT d[10] (1524:1524:1524) (1793:1793:1793))
        (PORT d[11] (3579:3579:3579) (4088:4088:4088))
        (PORT d[12] (1573:1573:1573) (1828:1828:1828))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3886:3886:3886))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (1682:1682:1682) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1159:1159:1159))
        (PORT asdata (441:441:441) (508:508:508))
        (PORT ena (3230:3230:3230) (3668:3668:3668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1159:1159:1159))
        (PORT asdata (454:454:454) (527:527:527))
        (PORT ena (3230:3230:3230) (3668:3668:3668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode409w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (168:168:168))
        (PORT datab (295:295:295) (371:371:371))
        (PORT datac (263:263:263) (332:332:332))
        (PORT datad (385:385:385) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3774:3774:3774))
        (PORT d[1] (1798:1798:1798) (2090:2090:2090))
        (PORT d[2] (3460:3460:3460) (3923:3923:3923))
        (PORT d[3] (4569:4569:4569) (5359:5359:5359))
        (PORT d[4] (1138:1138:1138) (1354:1354:1354))
        (PORT d[5] (2003:2003:2003) (2288:2288:2288))
        (PORT d[6] (3375:3375:3375) (3871:3871:3871))
        (PORT d[7] (2677:2677:2677) (3079:3079:3079))
        (PORT d[8] (2826:2826:2826) (3244:3244:3244))
        (PORT d[9] (3774:3774:3774) (4304:4304:4304))
        (PORT d[10] (1135:1135:1135) (1347:1347:1347))
        (PORT d[11] (3196:3196:3196) (3651:3651:3651))
        (PORT d[12] (1251:1251:1251) (1463:1463:1463))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4462:4462:4462))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT d[0] (2287:2287:2287) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode392w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (167:167:167))
        (PORT datab (295:295:295) (371:371:371))
        (PORT datac (263:263:263) (332:332:332))
        (PORT datad (385:385:385) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1738:1738:1738))
        (PORT d[1] (1825:1825:1825) (2121:2121:2121))
        (PORT d[2] (3823:3823:3823) (4339:4339:4339))
        (PORT d[3] (4928:4928:4928) (5768:5768:5768))
        (PORT d[4] (1497:1497:1497) (1768:1768:1768))
        (PORT d[5] (1624:1624:1624) (1854:1854:1854))
        (PORT d[6] (3437:3437:3437) (3957:3957:3957))
        (PORT d[7] (2666:2666:2666) (3069:3069:3069))
        (PORT d[8] (1824:1824:1824) (2079:2079:2079))
        (PORT d[9] (4093:4093:4093) (4653:4653:4653))
        (PORT d[10] (1505:1505:1505) (1767:1767:1767))
        (PORT d[11] (3566:3566:3566) (4072:4072:4072))
        (PORT d[12] (1218:1218:1218) (1422:1422:1422))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (4052:4052:4052))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (2041:2041:2041) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3258:3258:3258) (3790:3790:3790))
        (PORT datab (1340:1340:1340) (1532:1532:1532))
        (PORT datac (810:810:810) (918:918:918))
        (PORT datad (609:609:609) (694:694:694))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode419w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (173:173:173))
        (PORT datab (294:294:294) (370:370:370))
        (PORT datac (261:261:261) (330:330:330))
        (PORT datad (385:385:385) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3744:3744:3744))
        (PORT d[1] (1660:1660:1660) (1944:1944:1944))
        (PORT d[2] (3285:3285:3285) (3723:3723:3723))
        (PORT d[3] (4414:4414:4414) (5188:5188:5188))
        (PORT d[4] (1291:1291:1291) (1521:1521:1521))
        (PORT d[5] (2011:2011:2011) (2297:2297:2297))
        (PORT d[6] (3214:3214:3214) (3689:3689:3689))
        (PORT d[7] (2671:2671:2671) (3072:3072:3072))
        (PORT d[8] (3154:3154:3154) (3619:3619:3619))
        (PORT d[9] (3700:3700:3700) (4198:4198:4198))
        (PORT d[10] (1098:1098:1098) (1297:1297:1297))
        (PORT d[11] (3027:3027:3027) (3454:3454:3454))
        (PORT d[12] (1410:1410:1410) (1641:1641:1641))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4534:4534:4534))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1836:1836:1836) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (458:458:458))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (749:749:749) (878:878:878))
        (PORT datad (1332:1332:1332) (1513:1513:1513))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1159:1159:1159))
        (PORT asdata (422:422:422) (481:481:481))
        (PORT ena (3230:3230:3230) (3668:3668:3668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode469w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (232:232:232))
        (PORT datab (230:230:230) (275:275:275))
        (PORT datac (150:150:150) (204:204:204))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1502:1502:1502))
        (PORT d[1] (2023:2023:2023) (2358:2358:2358))
        (PORT d[2] (1336:1336:1336) (1517:1517:1517))
        (PORT d[3] (4617:4617:4617) (5412:5412:5412))
        (PORT d[4] (2002:2002:2002) (2342:2342:2342))
        (PORT d[5] (1263:1263:1263) (1442:1442:1442))
        (PORT d[6] (3563:3563:3563) (4094:4094:4094))
        (PORT d[7] (2869:2869:2869) (3298:3298:3298))
        (PORT d[8] (1442:1442:1442) (1636:1636:1636))
        (PORT d[9] (4272:4272:4272) (4856:4856:4856))
        (PORT d[10] (1486:1486:1486) (1752:1752:1752))
        (PORT d[11] (2618:2618:2618) (3019:3019:3019))
        (PORT d[12] (1021:1021:1021) (1191:1191:1191))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3652:3652:3652))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT d[0] (2902:2902:2902) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode439w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (172:172:172))
        (PORT datab (294:294:294) (370:370:370))
        (PORT datac (261:261:261) (330:330:330))
        (PORT datad (385:385:385) (469:469:469))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3632:3632:3632))
        (PORT d[1] (1646:1646:1646) (1923:1923:1923))
        (PORT d[2] (3470:3470:3470) (3935:3935:3935))
        (PORT d[3] (4579:4579:4579) (5370:5370:5370))
        (PORT d[4] (1498:1498:1498) (1755:1755:1755))
        (PORT d[5] (1983:1983:1983) (2264:2264:2264))
        (PORT d[6] (3403:3403:3403) (3904:3904:3904))
        (PORT d[7] (2681:2681:2681) (3083:3083:3083))
        (PORT d[8] (2844:2844:2844) (3268:3268:3268))
        (PORT d[9] (3770:3770:3770) (4296:4296:4296))
        (PORT d[10] (1140:1140:1140) (1348:1348:1348))
        (PORT d[11] (3218:3218:3218) (3678:3678:3678))
        (PORT d[12] (1418:1418:1418) (1649:1649:1649))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (4308:4308:4308))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (3836:3836:3836) (4327:4327:4327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode459w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (232:232:232))
        (PORT datab (230:230:230) (275:275:275))
        (PORT datac (150:150:150) (204:204:204))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2505:2505:2505))
        (PORT d[1] (1831:1831:1831) (2137:2137:2137))
        (PORT d[2] (2421:2421:2421) (2812:2812:2812))
        (PORT d[3] (4709:4709:4709) (5522:5522:5522))
        (PORT d[4] (2126:2126:2126) (2497:2497:2497))
        (PORT d[5] (1657:1657:1657) (1902:1902:1902))
        (PORT d[6] (3795:3795:3795) (4374:4374:4374))
        (PORT d[7] (1830:1830:1830) (2122:2122:2122))
        (PORT d[8] (1980:1980:1980) (2254:2254:2254))
        (PORT d[9] (3926:3926:3926) (4496:4496:4496))
        (PORT d[10] (2013:2013:2013) (2382:2382:2382))
        (PORT d[11] (3151:3151:3151) (3648:3648:3648))
        (PORT d[12] (1232:1232:1232) (1442:1442:1442))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3429:3429:3429))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1834:1834:1834) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3260:3260:3260) (3793:3793:3793))
        (PORT datab (1349:1349:1349) (1543:1543:1543))
        (PORT datac (825:825:825) (943:943:943))
        (PORT datad (865:865:865) (976:976:976))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode449w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (233:233:233))
        (PORT datab (230:230:230) (275:275:275))
        (PORT datac (151:151:151) (205:205:205))
        (PORT datad (152:152:152) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1677:1677:1677))
        (PORT d[1] (2188:2188:2188) (2547:2547:2547))
        (PORT d[2] (1335:1335:1335) (1518:1518:1518))
        (PORT d[3] (4272:4272:4272) (5026:5026:5026))
        (PORT d[4] (1843:1843:1843) (2155:2155:2155))
        (PORT d[5] (1262:1262:1262) (1441:1441:1441))
        (PORT d[6] (3564:3564:3564) (4095:4095:4095))
        (PORT d[7] (2870:2870:2870) (3298:3298:3298))
        (PORT d[8] (1429:1429:1429) (1622:1622:1622))
        (PORT d[9] (4389:4389:4389) (4970:4970:4970))
        (PORT d[10] (1371:1371:1371) (1625:1625:1625))
        (PORT d[11] (2600:2600:2600) (2998:2998:2998))
        (PORT d[12] (1173:1173:1173) (1366:1366:1366))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3642:3642:3642))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (PORT d[0] (2344:2344:2344) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (568:568:568))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (3236:3236:3236) (3766:3766:3766))
        (PORT datad (458:458:458) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1281:1281:1281) (1467:1467:1467))
        (PORT datac (1149:1149:1149) (1337:1337:1337))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode481w\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2934:2934:2934) (3375:3375:3375))
        (PORT datad (243:243:243) (296:296:296))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode509w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (500:500:500))
        (PORT datab (295:295:295) (370:370:370))
        (PORT datac (262:262:262) (331:331:331))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1542:1542:1542))
        (PORT d[1] (2009:2009:2009) (2333:2333:2333))
        (PORT d[2] (1521:1521:1521) (1729:1729:1729))
        (PORT d[3] (4598:4598:4598) (5389:5389:5389))
        (PORT d[4] (1667:1667:1667) (1957:1957:1957))
        (PORT d[5] (1439:1439:1439) (1643:1643:1643))
        (PORT d[6] (3567:3567:3567) (4093:4093:4093))
        (PORT d[7] (2850:2850:2850) (3277:3277:3277))
        (PORT d[8] (1623:1623:1623) (1847:1847:1847))
        (PORT d[9] (4281:4281:4281) (4867:4867:4867))
        (PORT d[10] (1683:1683:1683) (1965:1965:1965))
        (PORT d[11] (3736:3736:3736) (4265:4265:4265))
        (PORT d[12] (1747:1747:1747) (2024:2024:2024))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3213:3213:3213))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1846:1846:1846) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode488w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (500:500:500))
        (PORT datab (294:294:294) (370:370:370))
        (PORT datac (261:261:261) (330:330:330))
        (PORT datad (174:174:174) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2161:2161:2161))
        (PORT d[1] (1638:1638:1638) (1915:1915:1915))
        (PORT d[2] (2097:2097:2097) (2456:2456:2456))
        (PORT d[3] (4647:4647:4647) (5441:5441:5441))
        (PORT d[4] (1941:1941:1941) (2290:2290:2290))
        (PORT d[5] (1842:1842:1842) (2112:2112:2112))
        (PORT d[6] (3631:3631:3631) (4186:4186:4186))
        (PORT d[7] (1718:1718:1718) (1993:1993:1993))
        (PORT d[8] (2160:2160:2160) (2458:2458:2458))
        (PORT d[9] (3716:3716:3716) (4246:4246:4246))
        (PORT d[10] (1996:1996:1996) (2361:2361:2361))
        (PORT d[11] (2969:2969:2969) (3439:3439:3439))
        (PORT d[12] (1250:1250:1250) (1462:1462:1462))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3609:3609:3609))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT d[0] (1885:1885:1885) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|rden_decode\|w_anode499w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (500:500:500))
        (PORT datab (295:295:295) (370:370:370))
        (PORT datac (262:262:262) (331:331:331))
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2155:2155:2155))
        (PORT d[1] (1648:1648:1648) (1928:1928:1928))
        (PORT d[2] (2261:2261:2261) (2639:2639:2639))
        (PORT d[3] (4689:4689:4689) (5500:5500:5500))
        (PORT d[4] (1948:1948:1948) (2295:2295:2295))
        (PORT d[5] (1669:1669:1669) (1919:1919:1919))
        (PORT d[6] (3823:3823:3823) (4400:4400:4400))
        (PORT d[7] (1656:1656:1656) (1926:1926:1926))
        (PORT d[8] (2015:2015:2015) (2299:2299:2299))
        (PORT d[9] (3725:3725:3725) (4256:4256:4256))
        (PORT d[10] (1991:1991:1991) (2356:2356:2356))
        (PORT d[11] (2982:2982:2982) (3454:3454:3454))
        (PORT d[12] (1240:1240:1240) (1452:1452:1452))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3648:3648:3648))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (2394:2394:2394) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3260:3260:3260) (3793:3793:3793))
        (PORT datab (1349:1349:1349) (1542:1542:1542))
        (PORT datac (1266:1266:1266) (1438:1438:1438))
        (PORT datad (1094:1094:1094) (1232:1232:1232))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3259:3259:3259) (3792:3792:3792))
        (PORT datab (1344:1344:1344) (1538:1538:1538))
        (PORT datac (496:496:496) (558:558:558))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1361:1361:1361))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1265:1265:1265) (1445:1445:1445))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1163:1163:1163))
        (PORT datab (3011:3011:3011) (3454:3454:3454))
        (PORT datac (2843:2843:2843) (3260:3260:3260))
        (PORT datad (2918:2918:2918) (3341:3341:3341))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (3078:3078:3078))
        (PORT d[1] (2038:2038:2038) (2380:2380:2380))
        (PORT d[2] (2942:2942:2942) (3328:3328:3328))
        (PORT d[3] (4530:4530:4530) (5304:5304:5304))
        (PORT d[4] (2146:2146:2146) (2522:2522:2522))
        (PORT d[5] (3106:3106:3106) (3544:3544:3544))
        (PORT d[6] (3250:3250:3250) (3740:3740:3740))
        (PORT d[7] (2285:2285:2285) (2630:2630:2630))
        (PORT d[8] (2673:2673:2673) (3074:3074:3074))
        (PORT d[9] (3040:3040:3040) (3442:3442:3442))
        (PORT d[10] (2679:2679:2679) (3169:3169:3169))
        (PORT d[11] (2844:2844:2844) (3244:3244:3244))
        (PORT d[12] (3225:3225:3225) (3625:3625:3625))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2857:2857:2857))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (2278:2278:2278) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2884:2884:2884))
        (PORT d[1] (2201:2201:2201) (2556:2556:2556))
        (PORT d[2] (3507:3507:3507) (3910:3910:3910))
        (PORT d[3] (4390:4390:4390) (5137:5137:5137))
        (PORT d[4] (1536:1536:1536) (1815:1815:1815))
        (PORT d[5] (3445:3445:3445) (3875:3875:3875))
        (PORT d[6] (3413:3413:3413) (3920:3920:3920))
        (PORT d[7] (2303:2303:2303) (2647:2647:2647))
        (PORT d[8] (2647:2647:2647) (3042:3042:3042))
        (PORT d[9] (3595:3595:3595) (4015:4015:4015))
        (PORT d[10] (1525:1525:1525) (1794:1794:1794))
        (PORT d[11] (2806:2806:2806) (3208:3208:3208))
        (PORT d[12] (3520:3520:3520) (3922:3922:3922))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2412:2412:2412))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (2399:2399:2399) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2674:2674:2674))
        (PORT d[1] (2149:2149:2149) (2504:2504:2504))
        (PORT d[2] (2705:2705:2705) (3048:3048:3048))
        (PORT d[3] (4719:4719:4719) (5518:5518:5518))
        (PORT d[4] (2493:2493:2493) (2918:2918:2918))
        (PORT d[5] (2750:2750:2750) (3140:3140:3140))
        (PORT d[6] (3369:3369:3369) (3875:3875:3875))
        (PORT d[7] (2577:2577:2577) (2960:2960:2960))
        (PORT d[8] (2811:2811:2811) (3235:3235:3235))
        (PORT d[9] (2708:2708:2708) (3070:3070:3070))
        (PORT d[10] (2840:2840:2840) (3346:3346:3346))
        (PORT d[11] (2462:2462:2462) (2808:2808:2808))
        (PORT d[12] (3591:3591:3591) (4042:4042:4042))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (5349:5349:5349))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (3099:3099:3099) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (3180:3180:3180))
        (PORT datab (2282:2282:2282) (2649:2649:2649))
        (PORT datac (969:969:969) (1078:1078:1078))
        (PORT datad (470:470:470) (532:532:532))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2754:2754:2754) (3188:3188:3188))
        (PORT datab (2285:2285:2285) (2653:2653:2653))
        (PORT datac (628:628:628) (713:713:713))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2971:2971:2971))
        (PORT d[1] (1830:1830:1830) (2139:2139:2139))
        (PORT d[2] (2912:2912:2912) (3289:3289:3289))
        (PORT d[3] (4171:4171:4171) (4885:4885:4885))
        (PORT d[4] (2711:2711:2711) (3172:3172:3172))
        (PORT d[5] (2557:2557:2557) (2921:2921:2921))
        (PORT d[6] (3043:3043:3043) (3500:3500:3500))
        (PORT d[7] (2112:2112:2112) (2435:2435:2435))
        (PORT d[8] (3018:3018:3018) (3470:3470:3470))
        (PORT d[9] (3187:3187:3187) (3619:3619:3619))
        (PORT d[10] (1645:1645:1645) (1917:1917:1917))
        (PORT d[11] (2671:2671:2671) (3053:3053:3053))
        (PORT d[12] (2778:2778:2778) (3135:3135:3135))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4489:4489:4489) (5060:5060:5060))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1766:1766:1766) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2971:2971:2971))
        (PORT d[1] (2023:2023:2023) (2357:2357:2357))
        (PORT d[2] (2919:2919:2919) (3296:3296:3296))
        (PORT d[3] (4164:4164:4164) (4878:4878:4878))
        (PORT d[4] (2866:2866:2866) (3347:3347:3347))
        (PORT d[5] (2544:2544:2544) (2906:2906:2906))
        (PORT d[6] (3024:3024:3024) (3475:3475:3475))
        (PORT d[7] (2113:2113:2113) (2432:2432:2432))
        (PORT d[8] (2641:2641:2641) (3039:3039:3039))
        (PORT d[9] (3197:3197:3197) (3630:3630:3630))
        (PORT d[10] (1507:1507:1507) (1768:1768:1768))
        (PORT d[11] (2664:2664:2664) (3043:3043:3043))
        (PORT d[12] (2775:2775:2775) (3130:3130:3130))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4946:4946:4946))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (3409:3409:3409) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2751:2751:2751) (3184:3184:3184))
        (PORT datab (2284:2284:2284) (2651:2651:2651))
        (PORT datac (478:478:478) (548:548:548))
        (PORT datad (520:520:520) (591:591:591))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3303:3303:3303))
        (PORT d[1] (2149:2149:2149) (2507:2507:2507))
        (PORT d[2] (2729:2729:2729) (3077:3077:3077))
        (PORT d[3] (4730:4730:4730) (5534:5534:5534))
        (PORT d[4] (2490:2490:2490) (2918:2918:2918))
        (PORT d[5] (2913:2913:2913) (3326:3326:3326))
        (PORT d[6] (3225:3225:3225) (3711:3711:3711))
        (PORT d[7] (2410:2410:2410) (2768:2768:2768))
        (PORT d[8] (2459:2459:2459) (2829:2829:2829))
        (PORT d[9] (2719:2719:2719) (3079:3079:3079))
        (PORT d[10] (2852:2852:2852) (3363:3363:3363))
        (PORT d[11] (2633:2633:2633) (2998:2998:2998))
        (PORT d[12] (3567:3567:3567) (4011:4011:4011))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (5365:5365:5365))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT d[0] (2388:2388:2388) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (3065:3065:3065))
        (PORT d[1] (2028:2028:2028) (2368:2368:2368))
        (PORT d[2] (3077:3077:3077) (3474:3474:3474))
        (PORT d[3] (4525:4525:4525) (5301:5301:5301))
        (PORT d[4] (2155:2155:2155) (2537:2537:2537))
        (PORT d[5] (3113:3113:3113) (3551:3551:3551))
        (PORT d[6] (3257:3257:3257) (3747:3747:3747))
        (PORT d[7] (2579:2579:2579) (2949:2949:2949))
        (PORT d[8] (2643:2643:2643) (3040:3040:3040))
        (PORT d[9] (3047:3047:3047) (3449:3449:3449))
        (PORT d[10] (2485:2485:2485) (2940:2940:2940))
        (PORT d[11] (2841:2841:2841) (3239:3239:3239))
        (PORT d[12] (3225:3225:3225) (3629:3629:3629))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2631:2631:2631))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (2222:2222:2222) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (623:623:623) (709:709:709))
        (PORT datac (713:713:713) (817:817:817))
        (PORT datad (2726:2726:2726) (3149:3149:3149))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2996:2996:2996))
        (PORT d[1] (2024:2024:2024) (2358:2358:2358))
        (PORT d[2] (2930:2930:2930) (3311:3311:3311))
        (PORT d[3] (4162:4162:4162) (4879:4879:4879))
        (PORT d[4] (2869:2869:2869) (3347:3347:3347))
        (PORT d[5] (2381:2381:2381) (2720:2720:2720))
        (PORT d[6] (3185:3185:3185) (3655:3655:3655))
        (PORT d[7] (2135:2135:2135) (2462:2462:2462))
        (PORT d[8] (2640:2640:2640) (3035:3035:3035))
        (PORT d[9] (3211:3211:3211) (3652:3652:3652))
        (PORT d[10] (1506:1506:1506) (1767:1767:1767))
        (PORT d[11] (2668:2668:2668) (3048:3048:3048))
        (PORT d[12] (2913:2913:2913) (3283:3283:3283))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4957:4957:4957))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2515:2515:2515) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2998:2998:2998))
        (PORT d[1] (2775:2775:2775) (3219:3219:3219))
        (PORT d[2] (2242:2242:2242) (2545:2545:2545))
        (PORT d[3] (3241:3241:3241) (3771:3771:3771))
        (PORT d[4] (1722:1722:1722) (2031:2031:2031))
        (PORT d[5] (2653:2653:2653) (3070:3070:3070))
        (PORT d[6] (2282:2282:2282) (2591:2591:2591))
        (PORT d[7] (3049:3049:3049) (3514:3514:3514))
        (PORT d[8] (2251:2251:2251) (2566:2566:2566))
        (PORT d[9] (2357:2357:2357) (2689:2689:2689))
        (PORT d[10] (2835:2835:2835) (3339:3339:3339))
        (PORT d[11] (2277:2277:2277) (2585:2585:2585))
        (PORT d[12] (2204:2204:2204) (2494:2494:2494))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4498:4498:4498))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3611:3611:3611) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3284:3284:3284))
        (PORT d[1] (2034:2034:2034) (2372:2372:2372))
        (PORT d[2] (2748:2748:2748) (3103:3103:3103))
        (PORT d[3] (4710:4710:4710) (5508:5508:5508))
        (PORT d[4] (2311:2311:2311) (2710:2710:2710))
        (PORT d[5] (2934:2934:2934) (3350:3350:3350))
        (PORT d[6] (3215:3215:3215) (3697:3697:3697))
        (PORT d[7] (2303:2303:2303) (2655:2655:2655))
        (PORT d[8] (2653:2653:2653) (3057:3057:3057))
        (PORT d[9] (2728:2728:2728) (3090:3090:3090))
        (PORT d[10] (2844:2844:2844) (3355:3355:3355))
        (PORT d[11] (2482:2482:2482) (2829:2829:2829))
        (PORT d[12] (3416:3416:3416) (3846:3846:3846))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2834:2834:2834))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (3423:3423:3423) (3841:3841:3841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2750:2750:2750) (3182:3182:3182))
        (PORT datab (2283:2283:2283) (2650:2650:2650))
        (PORT datac (845:845:845) (947:947:947))
        (PORT datad (627:627:627) (709:709:709))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3174:3174:3174))
        (PORT d[1] (1826:1826:1826) (2135:2135:2135))
        (PORT d[2] (2924:2924:2924) (3306:3306:3306))
        (PORT d[3] (4003:4003:4003) (4717:4717:4717))
        (PORT d[4] (2876:2876:2876) (3355:3355:3355))
        (PORT d[5] (2380:2380:2380) (2719:2719:2719))
        (PORT d[6] (3209:3209:3209) (3685:3685:3685))
        (PORT d[7] (2136:2136:2136) (2463:2463:2463))
        (PORT d[8] (2638:2638:2638) (3033:3033:3033))
        (PORT d[9] (3346:3346:3346) (3798:3798:3798))
        (PORT d[10] (1342:1342:1342) (1587:1587:1587))
        (PORT d[11] (2669:2669:2669) (3048:3048:3048))
        (PORT d[12] (2961:2961:2961) (3344:3344:3344))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4956:4956:4956))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (2005:2005:2005) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (718:718:718))
        (PORT datab (2283:2283:2283) (2650:2650:2650))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (706:706:706) (808:808:808))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1893:1893:1893) (2261:2261:2261))
        (PORT datac (2243:2243:2243) (2570:2570:2570))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (2594:2594:2594))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1865:1865:1865) (2220:2220:2220))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (420:420:420))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (1314:1314:1314) (1554:1554:1554))
        (PORT datad (966:966:966) (1137:1137:1137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2673:2673:2673))
        (PORT d[1] (2176:2176:2176) (2538:2538:2538))
        (PORT d[2] (2567:2567:2567) (2890:2890:2890))
        (PORT d[3] (4219:4219:4219) (4949:4949:4949))
        (PORT d[4] (2501:2501:2501) (2927:2927:2927))
        (PORT d[5] (2749:2749:2749) (3139:3139:3139))
        (PORT d[6] (3217:3217:3217) (3702:3702:3702))
        (PORT d[7] (2105:2105:2105) (2417:2417:2417))
        (PORT d[8] (2430:2430:2430) (2801:2801:2801))
        (PORT d[9] (2517:2517:2517) (2847:2847:2847))
        (PORT d[10] (1332:1332:1332) (1569:1569:1569))
        (PORT d[11] (2446:2446:2446) (2793:2793:2793))
        (PORT d[12] (2432:2432:2432) (2734:2734:2734))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (5357:5357:5357))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (3108:3108:3108) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2664:2664:2664))
        (PORT d[1] (2022:2022:2022) (2362:2362:2362))
        (PORT d[2] (2725:2725:2725) (3068:3068:3068))
        (PORT d[3] (4362:4362:4362) (5112:5112:5112))
        (PORT d[4] (2523:2523:2523) (2957:2957:2957))
        (PORT d[5] (2742:2742:2742) (3131:3131:3131))
        (PORT d[6] (3394:3394:3394) (3901:3901:3901))
        (PORT d[7] (2105:2105:2105) (2416:2416:2416))
        (PORT d[8] (2850:2850:2850) (3282:3282:3282))
        (PORT d[9] (2990:2990:2990) (3388:3388:3388))
        (PORT d[10] (1603:1603:1603) (1868:1868:1868))
        (PORT d[11] (2467:2467:2467) (2814:2814:2814))
        (PORT d[12] (2578:2578:2578) (2905:2905:2905))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (5248:5248:5248))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (2370:2370:2370) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2755:2755:2755) (3190:3190:3190))
        (PORT datab (2286:2286:2286) (2654:2654:2654))
        (PORT datac (452:452:452) (516:516:516))
        (PORT datad (296:296:296) (339:339:339))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2789:2789:2789))
        (PORT d[1] (2024:2024:2024) (2360:2360:2360))
        (PORT d[2] (3098:3098:3098) (3500:3500:3500))
        (PORT d[3] (4360:4360:4360) (5104:5104:5104))
        (PORT d[4] (2157:2157:2157) (2537:2537:2537))
        (PORT d[5] (3113:3113:3113) (3552:3552:3552))
        (PORT d[6] (3245:3245:3245) (3729:3729:3729))
        (PORT d[7] (2280:2280:2280) (2618:2618:2618))
        (PORT d[8] (2677:2677:2677) (3080:3080:3080))
        (PORT d[9] (3047:3047:3047) (3450:3450:3450))
        (PORT d[10] (2497:2497:2497) (2957:2957:2957))
        (PORT d[11] (2847:2847:2847) (3242:3242:3242))
        (PORT d[12] (3046:3046:3046) (3422:3422:3422))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2658:2658:2658))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (2291:2291:2291) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (2287:2287:2287) (2654:2654:2654))
        (PORT datac (792:792:792) (901:901:901))
        (PORT datad (2733:2733:2733) (3158:3158:3158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2635:2635:2635))
        (PORT d[1] (1869:1869:1869) (2189:2189:2189))
        (PORT d[2] (2724:2724:2724) (3072:3072:3072))
        (PORT d[3] (4363:4363:4363) (5111:5111:5111))
        (PORT d[4] (2679:2679:2679) (3134:3134:3134))
        (PORT d[5] (2729:2729:2729) (3116:3116:3116))
        (PORT d[6] (3188:3188:3188) (3667:3667:3667))
        (PORT d[7] (2098:2098:2098) (2409:2409:2409))
        (PORT d[8] (2469:2469:2469) (2845:2845:2845))
        (PORT d[9] (2988:2988:2988) (3384:3384:3384))
        (PORT d[10] (1347:1347:1347) (1588:1588:1588))
        (PORT d[11] (2601:2601:2601) (2968:2968:2968))
        (PORT d[12] (3746:3746:3746) (4209:4209:4209))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (5160:5160:5160))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (1564:1564:1564) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (3098:3098:3098))
        (PORT d[1] (2038:2038:2038) (2379:2379:2379))
        (PORT d[2] (2930:2930:2930) (3311:3311:3311))
        (PORT d[3] (4538:4538:4538) (5314:5314:5314))
        (PORT d[4] (2302:2302:2302) (2702:2702:2702))
        (PORT d[5] (3094:3094:3094) (3532:3532:3532))
        (PORT d[6] (3225:3225:3225) (3708:3708:3708))
        (PORT d[7] (2560:2560:2560) (2936:2936:2936))
        (PORT d[8] (2626:2626:2626) (3024:3024:3024))
        (PORT d[9] (2904:2904:2904) (3294:3294:3294))
        (PORT d[10] (2687:2687:2687) (3179:3179:3179))
        (PORT d[11] (2664:2664:2664) (3037:3037:3037))
        (PORT d[12] (3246:3246:3246) (3653:3653:3653))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2840:2840:2840))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (PORT d[0] (2360:2360:2360) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2798:2798:2798))
        (PORT d[1] (2006:2006:2006) (2339:2339:2339))
        (PORT d[2] (2743:2743:2743) (3097:3097:3097))
        (PORT d[3] (4371:4371:4371) (5119:5119:5119))
        (PORT d[4] (2689:2689:2689) (3142:3142:3142))
        (PORT d[5] (2565:2565:2565) (2929:2929:2929))
        (PORT d[6] (3235:3235:3235) (3720:3720:3720))
        (PORT d[7] (2753:2753:2753) (3153:3153:3153))
        (PORT d[8] (2623:2623:2623) (3017:3017:3017))
        (PORT d[9] (3161:3161:3161) (3587:3587:3587))
        (PORT d[10] (1614:1614:1614) (1877:1877:1877))
        (PORT d[11] (2489:2489:2489) (2840:2840:2840))
        (PORT d[12] (2779:2779:2779) (3140:3140:3140))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (5149:5149:5149))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (3254:3254:3254) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (3181:3181:3181))
        (PORT datab (639:639:639) (734:734:734))
        (PORT datac (484:484:484) (553:553:553))
        (PORT datad (2245:2245:2245) (2600:2600:2600))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2919:2919:2919))
        (PORT d[1] (2209:2209:2209) (2574:2574:2574))
        (PORT d[2] (3207:3207:3207) (3573:3573:3573))
        (PORT d[3] (4386:4386:4386) (5129:5129:5129))
        (PORT d[4] (1687:1687:1687) (1982:1982:1982))
        (PORT d[5] (3445:3445:3445) (3876:3876:3876))
        (PORT d[6] (3414:3414:3414) (3921:3921:3921))
        (PORT d[7] (2316:2316:2316) (2666:2666:2666))
        (PORT d[8] (2653:2653:2653) (3045:3045:3045))
        (PORT d[9] (3332:3332:3332) (3728:3728:3728))
        (PORT d[10] (1515:1515:1515) (1778:1778:1778))
        (PORT d[11] (2652:2652:2652) (3033:3033:3033))
        (PORT d[12] (3234:3234:3234) (3604:3604:3604))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2579:2579:2579))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2122:2122:2122) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2268:2268:2268) (2628:2628:2628))
        (PORT datab (349:349:349) (408:408:408))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1128:1128:1128) (1258:1258:1258))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3439:3439:3439))
        (PORT d[1] (2026:2026:2026) (2368:2368:2368))
        (PORT d[2] (2726:2726:2726) (3072:3072:3072))
        (PORT d[3] (4710:4710:4710) (5509:5509:5509))
        (PORT d[4] (2333:2333:2333) (2740:2740:2740))
        (PORT d[5] (2926:2926:2926) (3341:3341:3341))
        (PORT d[6] (3222:3222:3222) (3711:3711:3711))
        (PORT d[7] (2436:2436:2436) (2800:2800:2800))
        (PORT d[8] (2478:2478:2478) (2852:2852:2852))
        (PORT d[9] (2727:2727:2727) (3089:3089:3089))
        (PORT d[10] (2862:2862:2862) (3377:3377:3377))
        (PORT d[11] (2481:2481:2481) (2828:2828:2828))
        (PORT d[12] (3422:3422:3422) (3853:3853:3853))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2632:2632:2632))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (3556:3556:3556) (3993:3993:3993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (3185:3185:3185))
        (PORT d[1] (1834:1834:1834) (2147:2147:2147))
        (PORT d[2] (3093:3093:3093) (3497:3497:3497))
        (PORT d[3] (4176:4176:4176) (4899:4899:4899))
        (PORT d[4] (2898:2898:2898) (3386:3386:3386))
        (PORT d[5] (2373:2373:2373) (2711:2711:2711))
        (PORT d[6] (3215:3215:3215) (3691:3691:3691))
        (PORT d[7] (2291:2291:2291) (2633:2633:2633))
        (PORT d[8] (2825:2825:2825) (3250:3250:3250))
        (PORT d[9] (3387:3387:3387) (3851:3851:3851))
        (PORT d[10] (1329:1329:1329) (1565:1565:1565))
        (PORT d[11] (2823:2823:2823) (3225:3225:3225))
        (PORT d[12] (2945:2945:2945) (3320:3320:3320))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4860:4860:4860))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (2008:2008:2008) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2753:2753:2753) (3186:3186:3186))
        (PORT datab (2285:2285:2285) (2652:2652:2652))
        (PORT datac (591:591:591) (665:665:665))
        (PORT datad (521:521:521) (591:591:591))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3120:3120:3120))
        (PORT d[1] (2183:2183:2183) (2540:2540:2540))
        (PORT d[2] (2912:2912:2912) (3289:3289:3289))
        (PORT d[3] (4549:4549:4549) (5328:5328:5328))
        (PORT d[4] (2304:2304:2304) (2702:2702:2702))
        (PORT d[5] (2934:2934:2934) (3350:3350:3350))
        (PORT d[6] (3239:3239:3239) (3725:3725:3725))
        (PORT d[7] (2571:2571:2571) (2948:2948:2948))
        (PORT d[8] (2642:2642:2642) (3044:3044:3044))
        (PORT d[9] (2872:2872:2872) (3257:3257:3257))
        (PORT d[10] (2675:2675:2675) (3160:3160:3160))
        (PORT d[11] (2658:2658:2658) (3030:3030:3030))
        (PORT d[12] (3246:3246:3246) (3653:3653:3653))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2833:2833:2833))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (3619:3619:3619) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3184:3184:3184))
        (PORT d[1] (1843:1843:1843) (2156:2156:2156))
        (PORT d[2] (3099:3099:3099) (3505:3505:3505))
        (PORT d[3] (4312:4312:4312) (5048:5048:5048))
        (PORT d[4] (3050:3050:3050) (3554:3554:3554))
        (PORT d[5] (2360:2360:2360) (2695:2695:2695))
        (PORT d[6] (3035:3035:3035) (3490:3490:3490))
        (PORT d[7] (2310:2310:2310) (2659:2659:2659))
        (PORT d[8] (2831:2831:2831) (3257:3257:3257))
        (PORT d[9] (3401:3401:3401) (3872:3872:3872))
        (PORT d[10] (1328:1328:1328) (1564:1564:1564))
        (PORT d[11] (2843:2843:2843) (3250:3250:3250))
        (PORT d[12] (2981:2981:2981) (3370:3370:3370))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4745:4745:4745))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (2510:2510:2510) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2753:2753:2753) (3187:3187:3187))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (644:644:644) (733:733:733))
        (PORT datad (826:826:826) (937:937:937))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2263:2263:2263) (2598:2598:2598))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1865:1865:1865) (2221:2221:2221))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2593:2593:2593))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (1865:1865:1865) (2220:2220:2220))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1617:1617:1617))
        (PORT datab (3011:3011:3011) (3455:3455:3455))
        (PORT datac (2845:2845:2845) (3263:3263:3263))
        (PORT datad (2918:2918:2918) (3341:3341:3341))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1160:1160:1160))
        (PORT datab (3011:3011:3011) (3455:3455:3455))
        (PORT datac (2847:2847:2847) (3265:3265:3265))
        (PORT datad (2918:2918:2918) (3341:3341:3341))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datac (1308:1308:1308) (1546:1546:1546))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1967:1967:1967))
        (PORT datab (3240:3240:3240) (3717:3717:3717))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (4562:4562:4562))
        (PORT d[1] (2409:2409:2409) (2799:2799:2799))
        (PORT d[2] (4047:4047:4047) (4614:4614:4614))
        (PORT d[3] (4373:4373:4373) (5124:5124:5124))
        (PORT d[4] (1681:1681:1681) (1976:1976:1976))
        (PORT d[5] (2746:2746:2746) (3208:3208:3208))
        (PORT d[6] (3682:3682:3682) (4219:4219:4219))
        (PORT d[7] (3240:3240:3240) (3694:3694:3694))
        (PORT d[8] (3967:3967:3967) (4540:4540:4540))
        (PORT d[9] (3819:3819:3819) (4344:4344:4344))
        (PORT d[10] (1135:1135:1135) (1344:1344:1344))
        (PORT d[11] (2550:2550:2550) (2935:2935:2935))
        (PORT d[12] (3053:3053:3053) (3491:3491:3491))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3822:3822:3822))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2797:2797:2797) (3145:3145:3145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4681:4681:4681))
        (PORT d[1] (2223:2223:2223) (2587:2587:2587))
        (PORT d[2] (3862:3862:3862) (4403:4403:4403))
        (PORT d[3] (4381:4381:4381) (5132:5132:5132))
        (PORT d[4] (1500:1500:1500) (1760:1760:1760))
        (PORT d[5] (2547:2547:2547) (2982:2982:2982))
        (PORT d[6] (3505:3505:3505) (4022:4022:4022))
        (PORT d[7] (3086:3086:3086) (3520:3520:3520))
        (PORT d[8] (3804:3804:3804) (4358:4358:4358))
        (PORT d[9] (3337:3337:3337) (3784:3784:3784))
        (PORT d[10] (1171:1171:1171) (1385:1385:1385))
        (PORT d[11] (2360:2360:2360) (2714:2714:2714))
        (PORT d[12] (2865:2865:2865) (3283:3283:3283))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3843:3843:3843))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1386:1386:1386))
        (PORT d[0] (1944:1944:1944) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1951:1951:1951))
        (PORT datab (508:508:508) (582:582:582))
        (PORT datac (2733:2733:2733) (3151:3151:3151))
        (PORT datad (688:688:688) (785:785:785))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2941:2941:2941))
        (PORT d[1] (2068:2068:2068) (2414:2414:2414))
        (PORT d[2] (3481:3481:3481) (3943:3943:3943))
        (PORT d[3] (4168:4168:4168) (4845:4845:4845))
        (PORT d[4] (1572:1572:1572) (1867:1867:1867))
        (PORT d[5] (3225:3225:3225) (3769:3769:3769))
        (PORT d[6] (3025:3025:3025) (3462:3462:3462))
        (PORT d[7] (2903:2903:2903) (3302:3302:3302))
        (PORT d[8] (3043:3043:3043) (3482:3482:3482))
        (PORT d[9] (3515:3515:3515) (3994:3994:3994))
        (PORT d[10] (2357:2357:2357) (2773:2773:2773))
        (PORT d[11] (3028:3028:3028) (3508:3508:3508))
        (PORT d[12] (2906:2906:2906) (3334:3334:3334))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (5237:5237:5237))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (2776:2776:2776) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1957:1957:1957))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2729:2729:2729) (3147:3147:3147))
        (PORT datad (1248:1248:1248) (1438:1438:1438))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2657:2657:2657))
        (PORT d[1] (2914:2914:2914) (3369:3369:3369))
        (PORT d[2] (4417:4417:4417) (5031:5031:5031))
        (PORT d[3] (4735:4735:4735) (5538:5538:5538))
        (PORT d[4] (1514:1514:1514) (1783:1783:1783))
        (PORT d[5] (2184:2184:2184) (2565:2565:2565))
        (PORT d[6] (3254:3254:3254) (3745:3745:3745))
        (PORT d[7] (3788:3788:3788) (4328:4328:4328))
        (PORT d[8] (4327:4327:4327) (4955:4955:4955))
        (PORT d[9] (4178:4178:4178) (4753:4753:4753))
        (PORT d[10] (1337:1337:1337) (1577:1577:1577))
        (PORT d[11] (2902:2902:2902) (3337:3337:3337))
        (PORT d[12] (3233:3233:3233) (3702:3702:3702))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3595:3595:3595))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (2449:2449:2449) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (4142:4142:4142))
        (PORT d[1] (2041:2041:2041) (2377:2377:2377))
        (PORT d[2] (3472:3472:3472) (3949:3949:3949))
        (PORT d[3] (4003:4003:4003) (4698:4698:4698))
        (PORT d[4] (1532:1532:1532) (1812:1812:1812))
        (PORT d[5] (3778:3778:3778) (4398:4398:4398))
        (PORT d[6] (3032:3032:3032) (3482:3482:3482))
        (PORT d[7] (2721:2721:2721) (3101:3101:3101))
        (PORT d[8] (3565:3565:3565) (4074:4074:4074))
        (PORT d[9] (3370:3370:3370) (3823:3823:3823))
        (PORT d[10] (2011:2011:2011) (2375:2375:2375))
        (PORT d[11] (2349:2349:2349) (2698:2698:2698))
        (PORT d[12] (2687:2687:2687) (3079:3079:3079))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (4261:4261:4261))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT d[0] (1596:1596:1596) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4580:4580:4580))
        (PORT d[1] (2399:2399:2399) (2787:2787:2787))
        (PORT d[2] (3863:3863:3863) (4404:4404:4404))
        (PORT d[3] (4382:4382:4382) (5133:5133:5133))
        (PORT d[4] (1507:1507:1507) (1768:1768:1768))
        (PORT d[5] (2735:2735:2735) (3196:3196:3196))
        (PORT d[6] (3381:3381:3381) (3873:3873:3873))
        (PORT d[7] (3087:3087:3087) (3520:3520:3520))
        (PORT d[8] (3787:3787:3787) (4335:4335:4335))
        (PORT d[9] (3613:3613:3613) (4099:4099:4099))
        (PORT d[10] (1177:1177:1177) (1397:1397:1397))
        (PORT d[11] (2361:2361:2361) (2714:2714:2714))
        (PORT d[12] (2872:2872:2872) (3289:3289:3289))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3843:3843:3843))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (2716:2716:2716) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (3232:3232:3232))
        (PORT d[1] (2474:2474:2474) (2876:2876:2876))
        (PORT d[2] (4056:4056:4056) (4607:4607:4607))
        (PORT d[3] (4140:4140:4140) (4837:4837:4837))
        (PORT d[4] (1937:1937:1937) (2278:2278:2278))
        (PORT d[5] (2977:2977:2977) (3468:3468:3468))
        (PORT d[6] (3784:3784:3784) (4352:4352:4352))
        (PORT d[7] (3919:3919:3919) (4445:4445:4445))
        (PORT d[8] (3797:3797:3797) (4370:4370:4370))
        (PORT d[9] (4212:4212:4212) (4769:4769:4769))
        (PORT d[10] (1385:1385:1385) (1646:1646:1646))
        (PORT d[11] (2747:2747:2747) (3162:3162:3162))
        (PORT d[12] (3223:3223:3223) (3685:3685:3685))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (4017:4017:4017))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (2579:2579:2579) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2739:2739:2739) (3166:3166:3166))
        (PORT datab (540:540:540) (617:617:617))
        (PORT datac (1677:1677:1677) (1941:1941:1941))
        (PORT datad (1096:1096:1096) (1215:1215:1215))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1954:1954:1954))
        (PORT datab (689:689:689) (788:788:788))
        (PORT datac (841:841:841) (952:952:952))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3224:3224:3224))
        (PORT d[1] (2626:2626:2626) (3045:3045:3045))
        (PORT d[2] (4211:4211:4211) (4782:4782:4782))
        (PORT d[3] (4292:4292:4292) (5007:5007:5007))
        (PORT d[4] (1946:1946:1946) (2294:2294:2294))
        (PORT d[5] (2639:2639:2639) (3087:3087:3087))
        (PORT d[6] (3798:3798:3798) (4373:4373:4373))
        (PORT d[7] (3923:3923:3923) (4452:4452:4452))
        (PORT d[8] (3666:3666:3666) (4222:4222:4222))
        (PORT d[9] (4378:4378:4378) (4958:4958:4958))
        (PORT d[10] (1388:1388:1388) (1647:1647:1647))
        (PORT d[11] (2917:2917:2917) (3358:3358:3358))
        (PORT d[12] (3243:3243:3243) (3712:3712:3712))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3817:3817:3817))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT d[0] (2940:2940:2940) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2858:2858:2858))
        (PORT d[1] (2917:2917:2917) (3375:3375:3375))
        (PORT d[2] (4431:4431:4431) (5054:5054:5054))
        (PORT d[3] (4940:4940:4940) (5768:5768:5768))
        (PORT d[4] (1345:1345:1345) (1594:1594:1594))
        (PORT d[5] (2362:2362:2362) (2776:2776:2776))
        (PORT d[6] (3429:3429:3429) (3941:3941:3941))
        (PORT d[7] (3628:3628:3628) (4139:4139:4139))
        (PORT d[8] (4358:4358:4358) (4996:4996:4996))
        (PORT d[9] (4342:4342:4342) (4938:4938:4938))
        (PORT d[10] (1332:1332:1332) (1574:1574:1574))
        (PORT d[11] (2909:2909:2909) (3341:3341:3341))
        (PORT d[12] (3099:3099:3099) (3551:3551:3551))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3587:3587:3587))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1732:1732:1732) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2633:2633:2633))
        (PORT d[1] (2575:2575:2575) (2989:2989:2989))
        (PORT d[2] (4238:4238:4238) (4838:4838:4838))
        (PORT d[3] (4548:4548:4548) (5322:5322:5322))
        (PORT d[4] (1351:1351:1351) (1600:1600:1600))
        (PORT d[5] (2917:2917:2917) (3401:3401:3401))
        (PORT d[6] (3234:3234:3234) (3718:3718:3718))
        (PORT d[7] (3434:3434:3434) (3917:3917:3917))
        (PORT d[8] (4163:4163:4163) (4765:4765:4765))
        (PORT d[9] (3996:3996:3996) (4546:4546:4546))
        (PORT d[10] (1171:1171:1171) (1390:1390:1390))
        (PORT d[11] (2732:2732:2732) (3140:3140:3140))
        (PORT d[12] (3217:3217:3217) (3681:3681:3681))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3590:3590:3590))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (3142:3142:3142) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2741:2741:2741) (3167:3167:3167))
        (PORT datab (680:680:680) (772:772:772))
        (PORT datac (1675:1675:1675) (1939:1939:1939))
        (PORT datad (650:650:650) (733:733:733))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2850:2850:2850))
        (PORT d[1] (2752:2752:2752) (3190:3190:3190))
        (PORT d[2] (4425:4425:4425) (5048:5048:5048))
        (PORT d[3] (4735:4735:4735) (5537:5537:5537))
        (PORT d[4] (1532:1532:1532) (1805:1805:1805))
        (PORT d[5] (2337:2337:2337) (2745:2745:2745))
        (PORT d[6] (3257:3257:3257) (3752:3752:3752))
        (PORT d[7] (3617:3617:3617) (4125:4125:4125))
        (PORT d[8] (4344:4344:4344) (4976:4976:4976))
        (PORT d[9] (4179:4179:4179) (4754:4754:4754))
        (PORT d[10] (1337:1337:1337) (1577:1577:1577))
        (PORT d[11] (2902:2902:2902) (3333:3333:3333))
        (PORT d[12] (3396:3396:3396) (3884:3884:3884))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3586:3586:3586))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (1511:1511:1511) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1098:1098:1098))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2722:2722:2722) (3141:3141:3141))
        (PORT datad (785:785:785) (880:880:880))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1666:1666:1666) (1944:1944:1944))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1241:1241:1241) (1478:1478:1478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1669:1669:1669) (1948:1948:1948))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1238:1238:1238) (1474:1474:1474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3001:3001:3001) (3440:3440:3440))
        (PORT datab (2851:2851:2851) (3270:3270:3270))
        (PORT datac (1169:1169:1169) (1320:1320:1320))
        (PORT datad (2864:2864:2864) (3276:3276:3276))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (4053:4053:4053))
        (PORT d[1] (2465:2465:2465) (2851:2851:2851))
        (PORT d[2] (3376:3376:3376) (3839:3839:3839))
        (PORT d[3] (1852:1852:1852) (2166:2166:2166))
        (PORT d[4] (1154:1154:1154) (1365:1365:1365))
        (PORT d[5] (1386:1386:1386) (1601:1601:1601))
        (PORT d[6] (1967:1967:1967) (2261:2261:2261))
        (PORT d[7] (2901:2901:2901) (3317:3317:3317))
        (PORT d[8] (1480:1480:1480) (1706:1706:1706))
        (PORT d[9] (1817:1817:1817) (2090:2090:2090))
        (PORT d[10] (2405:2405:2405) (2804:2804:2804))
        (PORT d[11] (1413:1413:1413) (1615:1615:1615))
        (PORT d[12] (2795:2795:2795) (3200:3200:3200))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (3251:3251:3251))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (2340:2340:2340) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3858:3858:3858))
        (PORT d[1] (2450:2450:2450) (2843:2843:2843))
        (PORT d[2] (3188:3188:3188) (3624:3624:3624))
        (PORT d[3] (2112:2112:2112) (2470:2470:2470))
        (PORT d[4] (1124:1124:1124) (1329:1329:1329))
        (PORT d[5] (1364:1364:1364) (1575:1575:1575))
        (PORT d[6] (1792:1792:1792) (2062:2062:2062))
        (PORT d[7] (2729:2729:2729) (3123:3123:3123))
        (PORT d[8] (1488:1488:1488) (1710:1710:1710))
        (PORT d[9] (1638:1638:1638) (1887:1887:1887))
        (PORT d[10] (2227:2227:2227) (2600:2600:2600))
        (PORT d[11] (2828:2828:2828) (3222:3222:3222))
        (PORT d[12] (2612:2612:2612) (2989:2989:2989))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3370:3370:3370))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT d[0] (2474:2474:2474) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (583:583:583))
        (PORT datab (1274:1274:1274) (1472:1472:1472))
        (PORT datac (490:490:490) (554:554:554))
        (PORT datad (1002:1002:1002) (1164:1164:1164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (4189:4189:4189))
        (PORT d[1] (1818:1818:1818) (2124:2124:2124))
        (PORT d[2] (3652:3652:3652) (4148:4148:4148))
        (PORT d[3] (4239:4239:4239) (4977:4977:4977))
        (PORT d[4] (1506:1506:1506) (1777:1777:1777))
        (PORT d[5] (1631:1631:1631) (1862:1862:1862))
        (PORT d[6] (3423:3423:3423) (3937:3937:3937))
        (PORT d[7] (2501:2501:2501) (2881:2881:2881))
        (PORT d[8] (1843:1843:1843) (2105:2105:2105))
        (PORT d[9] (4051:4051:4051) (4594:4594:4594))
        (PORT d[10] (1506:1506:1506) (1772:1772:1772))
        (PORT d[11] (3402:3402:3402) (3888:3888:3888))
        (PORT d[12] (1416:1416:1416) (1653:1653:1653))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (4083:4083:4083))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (1873:1873:1873) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1182:1182:1182))
        (PORT datab (1280:1280:1280) (1479:1479:1479))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1150:1150:1150) (1316:1316:1316))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3897:3897:3897))
        (PORT d[1] (2459:2459:2459) (2846:2846:2846))
        (PORT d[2] (3351:3351:3351) (3807:3807:3807))
        (PORT d[3] (1564:1564:1564) (1840:1840:1840))
        (PORT d[4] (1253:1253:1253) (1469:1469:1469))
        (PORT d[5] (1396:1396:1396) (1614:1614:1614))
        (PORT d[6] (1823:1823:1823) (2103:2103:2103))
        (PORT d[7] (2756:2756:2756) (3160:3160:3160))
        (PORT d[8] (1480:1480:1480) (1702:1702:1702))
        (PORT d[9] (1796:1796:1796) (2063:2063:2063))
        (PORT d[10] (1236:1236:1236) (1469:1469:1469))
        (PORT d[11] (1567:1567:1567) (1790:1790:1790))
        (PORT d[12] (2794:2794:2794) (3199:3199:3199))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3326:3326:3326))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1612:1612:1612) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3569:3569:3569))
        (PORT d[1] (2798:2798:2798) (3236:3236:3236))
        (PORT d[2] (4410:4410:4410) (5009:5009:5009))
        (PORT d[3] (4464:4464:4464) (5198:5198:5198))
        (PORT d[4] (1984:1984:1984) (2348:2348:2348))
        (PORT d[5] (2458:2458:2458) (2881:2881:2881))
        (PORT d[6] (3969:3969:3969) (4567:4567:4567))
        (PORT d[7] (4088:4088:4088) (4639:4639:4639))
        (PORT d[8] (3830:3830:3830) (4412:4412:4412))
        (PORT d[9] (4552:4552:4552) (5155:5155:5155))
        (PORT d[10] (1553:1553:1553) (1828:1828:1828))
        (PORT d[11] (2915:2915:2915) (3353:3353:3353))
        (PORT d[12] (3403:3403:3403) (3891:3891:3891))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3806:3806:3806))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (PORT d[0] (2569:2569:2569) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1186:1186:1186))
        (PORT datab (513:513:513) (583:583:583))
        (PORT datac (1227:1227:1227) (1402:1402:1402))
        (PORT datad (1263:1263:1263) (1450:1450:1450))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (4309:4309:4309))
        (PORT d[1] (1409:1409:1409) (1637:1637:1637))
        (PORT d[2] (3533:3533:3533) (4002:4002:4002))
        (PORT d[3] (2023:2023:2023) (2355:2355:2355))
        (PORT d[4] (1500:1500:1500) (1758:1758:1758))
        (PORT d[5] (1762:1762:1762) (2036:2036:2036))
        (PORT d[6] (2182:2182:2182) (2513:2513:2513))
        (PORT d[7] (836:836:836) (980:980:980))
        (PORT d[8] (1671:1671:1671) (1925:1925:1925))
        (PORT d[9] (2166:2166:2166) (2481:2481:2481))
        (PORT d[10] (1583:1583:1583) (1859:1859:1859))
        (PORT d[11] (1614:1614:1614) (1846:1846:1846))
        (PORT d[12] (1081:1081:1081) (1250:1250:1250))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3535:3535:3535))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (1379:1379:1379) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3414:3414:3414))
        (PORT d[1] (2955:2955:2955) (3409:3409:3409))
        (PORT d[2] (4417:4417:4417) (5015:5015:5015))
        (PORT d[3] (4490:4490:4490) (5233:5233:5233))
        (PORT d[4] (1814:1814:1814) (2154:2154:2154))
        (PORT d[5] (2440:2440:2440) (2866:2866:2866))
        (PORT d[6] (4129:4129:4129) (4742:4742:4742))
        (PORT d[7] (4263:4263:4263) (4839:4839:4839))
        (PORT d[8] (3983:3983:3983) (4580:4580:4580))
        (PORT d[9] (4570:4570:4570) (5175:5175:5175))
        (PORT d[10] (1559:1559:1559) (1835:1835:1835))
        (PORT d[11] (3081:3081:3081) (3538:3538:3538))
        (PORT d[12] (3562:3562:3562) (4068:4068:4068))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3802:3802:3802))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1936:1936:1936) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (678:678:678) (773:773:773))
        (PORT datac (1552:1552:1552) (1738:1738:1738))
        (PORT datad (996:996:996) (1157:1157:1157))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2287:2287:2287))
        (PORT d[1] (1404:1404:1404) (1634:1634:1634))
        (PORT d[2] (1195:1195:1195) (1369:1369:1369))
        (PORT d[3] (2138:2138:2138) (2499:2499:2499))
        (PORT d[4] (1212:1212:1212) (1397:1397:1397))
        (PORT d[5] (1839:1839:1839) (2144:2144:2144))
        (PORT d[6] (1646:1646:1646) (1879:1879:1879))
        (PORT d[7] (1170:1170:1170) (1338:1338:1338))
        (PORT d[8] (1510:1510:1510) (1730:1730:1730))
        (PORT d[9] (1877:1877:1877) (2162:2162:2162))
        (PORT d[10] (2288:2288:2288) (2690:2690:2690))
        (PORT d[11] (1802:1802:1802) (2053:2053:2053))
        (PORT d[12] (1797:1797:1797) (2057:2057:2057))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3227:3227:3227))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (1851:1851:1851) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2533:2533:2533))
        (PORT d[1] (1587:1587:1587) (1848:1848:1848))
        (PORT d[2] (1018:1018:1018) (1167:1167:1167))
        (PORT d[3] (2159:2159:2159) (2517:2517:2517))
        (PORT d[4] (1063:1063:1063) (1245:1245:1245))
        (PORT d[5] (2032:2032:2032) (2367:2367:2367))
        (PORT d[6] (1829:1829:1829) (2085:2085:2085))
        (PORT d[7] (1508:1508:1508) (1732:1732:1732))
        (PORT d[8] (1529:1529:1529) (1749:1749:1749))
        (PORT d[9] (1880:1880:1880) (2165:2165:2165))
        (PORT d[10] (2451:2451:2451) (2873:2873:2873))
        (PORT d[11] (1809:1809:1809) (2066:2066:2066))
        (PORT d[12] (1957:1957:1957) (2233:2233:2233))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3674:3674:3674))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (PORT d[0] (1535:1535:1535) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (4250:4250:4250))
        (PORT d[1] (2635:2635:2635) (3042:3042:3042))
        (PORT d[2] (3552:3552:3552) (4037:4037:4037))
        (PORT d[3] (1448:1448:1448) (1691:1691:1691))
        (PORT d[4] (1321:1321:1321) (1567:1567:1567))
        (PORT d[5] (879:879:879) (1023:1023:1023))
        (PORT d[6] (2132:2132:2132) (2447:2447:2447))
        (PORT d[7] (839:839:839) (981:981:981))
        (PORT d[8] (1500:1500:1500) (1728:1728:1728))
        (PORT d[9] (1978:1978:1978) (2269:2269:2269))
        (PORT d[10] (1589:1589:1589) (1870:1870:1870))
        (PORT d[11] (1595:1595:1595) (1823:1823:1823))
        (PORT d[12] (2967:2967:2967) (3393:3393:3393))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3558:3558:3558))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (1382:1382:1382) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3967:3967:3967))
        (PORT d[1] (1633:1633:1633) (1913:1913:1913))
        (PORT d[2] (3477:3477:3477) (3949:3949:3949))
        (PORT d[3] (4596:4596:4596) (5396:5396:5396))
        (PORT d[4] (1497:1497:1497) (1756:1756:1756))
        (PORT d[5] (1815:1815:1815) (2072:2072:2072))
        (PORT d[6] (3401:3401:3401) (3899:3899:3899))
        (PORT d[7] (2304:2304:2304) (2652:2652:2652))
        (PORT d[8] (3011:3011:3011) (3455:3455:3455))
        (PORT d[9] (3880:3880:3880) (4403:4403:4403))
        (PORT d[10] (1324:1324:1324) (1565:1565:1565))
        (PORT d[11] (3228:3228:3228) (3689:3689:3689))
        (PORT d[12] (1232:1232:1232) (1439:1439:1439))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (4307:4307:4307))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT d[0] (3997:3997:3997) (4508:4508:4508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1180:1180:1180))
        (PORT datab (1281:1281:1281) (1480:1480:1480))
        (PORT datac (523:523:523) (603:603:603))
        (PORT datad (1245:1245:1245) (1425:1425:1425))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (814:814:814))
        (PORT datab (1279:1279:1279) (1477:1477:1477))
        (PORT datac (535:535:535) (599:599:599))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1147:1147:1147))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1535:1535:1535) (1830:1830:1830))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1857:1857:1857))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (959:959:959) (1130:1130:1130))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1024:1024:1024))
        (PORT datab (2853:2853:2853) (3273:3273:3273))
        (PORT datac (2985:2985:2985) (3416:3416:3416))
        (PORT datad (2862:2862:2862) (3274:3274:3274))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3005:3005:3005) (3444:3444:3444))
        (PORT datab (2858:2858:2858) (3278:3278:3278))
        (PORT datac (1178:1178:1178) (1330:1330:1330))
        (PORT datad (2859:2859:2859) (3270:3270:3270))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (3026:3026:3026))
        (PORT d[1] (3132:3132:3132) (3624:3624:3624))
        (PORT d[2] (2062:2062:2062) (2345:2345:2345))
        (PORT d[3] (3225:3225:3225) (3751:3751:3751))
        (PORT d[4] (2306:2306:2306) (2707:2707:2707))
        (PORT d[5] (2998:2998:2998) (3461:3461:3461))
        (PORT d[6] (2278:2278:2278) (2585:2585:2585))
        (PORT d[7] (2038:2038:2038) (2317:2317:2317))
        (PORT d[8] (2401:2401:2401) (2740:2740:2740))
        (PORT d[9] (2347:2347:2347) (2679:2679:2679))
        (PORT d[10] (3008:3008:3008) (3537:3537:3537))
        (PORT d[11] (2264:2264:2264) (2567:2567:2567))
        (PORT d[12] (2250:2250:2250) (2557:2557:2557))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (4094:4094:4094))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (2518:2518:2518) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2825:2825:2825))
        (PORT d[1] (2961:2961:2961) (3434:3434:3434))
        (PORT d[2] (2216:2216:2216) (2522:2522:2522))
        (PORT d[3] (3231:3231:3231) (3763:3763:3763))
        (PORT d[4] (2125:2125:2125) (2497:2497:2497))
        (PORT d[5] (2830:2830:2830) (3271:3271:3271))
        (PORT d[6] (2271:2271:2271) (2580:2580:2580))
        (PORT d[7] (3214:3214:3214) (3702:3702:3702))
        (PORT d[8] (2228:2228:2228) (2535:2535:2535))
        (PORT d[9] (2311:2311:2311) (2630:2630:2630))
        (PORT d[10] (2834:2834:2834) (3338:3338:3338))
        (PORT d[11] (2254:2254:2254) (2559:2559:2559))
        (PORT d[12] (2494:2494:2494) (2822:2822:2822))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (4287:4287:4287))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3062:3062:3062) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2319:2319:2319))
        (PORT datab (296:296:296) (343:343:343))
        (PORT datac (2082:2082:2082) (2365:2365:2365))
        (PORT datad (587:587:587) (663:663:663))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2806:2806:2806))
        (PORT d[1] (2462:2462:2462) (2872:2872:2872))
        (PORT d[2] (2568:2568:2568) (2919:2919:2919))
        (PORT d[3] (3598:3598:3598) (4174:4174:4174))
        (PORT d[4] (1937:1937:1937) (2270:2270:2270))
        (PORT d[5] (2188:2188:2188) (2541:2541:2541))
        (PORT d[6] (2640:2640:2640) (2996:2996:2996))
        (PORT d[7] (2669:2669:2669) (3079:3079:3079))
        (PORT d[8] (2728:2728:2728) (3106:3106:3106))
        (PORT d[9] (2712:2712:2712) (3095:3095:3095))
        (PORT d[10] (2418:2418:2418) (2848:2848:2848))
        (PORT d[11] (2641:2641:2641) (3004:3004:3004))
        (PORT d[12] (3361:3361:3361) (3849:3849:3849))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4826:4826:4826))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (2691:2691:2691) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2393:2393:2393))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (869:869:869) (989:989:989))
        (PORT datad (2006:2006:2006) (2288:2288:2288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3238:3238:3238))
        (PORT d[1] (1765:1765:1765) (2047:2047:2047))
        (PORT d[2] (2027:2027:2027) (2307:2307:2307))
        (PORT d[3] (3176:3176:3176) (3708:3708:3708))
        (PORT d[4] (2482:2482:2482) (2908:2908:2908))
        (PORT d[5] (3186:3186:3186) (3674:3674:3674))
        (PORT d[6] (2475:2475:2475) (2818:2818:2818))
        (PORT d[7] (2213:2213:2213) (2524:2524:2524))
        (PORT d[8] (2592:2592:2592) (2961:2961:2961))
        (PORT d[9] (2528:2528:2528) (2883:2883:2883))
        (PORT d[10] (3179:3179:3179) (3728:3728:3728))
        (PORT d[11] (2464:2464:2464) (2799:2799:2799))
        (PORT d[12] (2427:2427:2427) (2759:2759:2759))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3889:3889:3889))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (2192:2192:2192) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (3012:3012:3012))
        (PORT d[1] (2779:2779:2779) (3226:3226:3226))
        (PORT d[2] (2237:2237:2237) (2547:2547:2547))
        (PORT d[3] (3242:3242:3242) (3772:3772:3772))
        (PORT d[4] (1924:1924:1924) (2260:2260:2260))
        (PORT d[5] (2652:2652:2652) (3069:3069:3069))
        (PORT d[6] (2296:2296:2296) (2611:2611:2611))
        (PORT d[7] (3035:3035:3035) (3494:3494:3494))
        (PORT d[8] (2252:2252:2252) (2570:2570:2570))
        (PORT d[9] (2345:2345:2345) (2670:2670:2670))
        (PORT d[10] (2841:2841:2841) (3351:3351:3351))
        (PORT d[11] (2278:2278:2278) (2587:2587:2587))
        (PORT d[12] (3470:3470:3470) (3973:3973:3973))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4613:4613:4613))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (3188:3188:3188) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3471:3471:3471))
        (PORT d[1] (1598:1598:1598) (1853:1853:1853))
        (PORT d[2] (1691:1691:1691) (1926:1926:1926))
        (PORT d[3] (3350:3350:3350) (3901:3901:3901))
        (PORT d[4] (2654:2654:2654) (3107:3107:3107))
        (PORT d[5] (3366:3366:3366) (3883:3883:3883))
        (PORT d[6] (2653:2653:2653) (3021:3021:3021))
        (PORT d[7] (2384:2384:2384) (2720:2720:2720))
        (PORT d[8] (2799:2799:2799) (3203:3203:3203))
        (PORT d[9] (2717:2717:2717) (3102:3102:3102))
        (PORT d[10] (1731:1731:1731) (2049:2049:2049))
        (PORT d[11] (2636:2636:2636) (2992:2992:2992))
        (PORT d[12] (2624:2624:2624) (2988:2988:2988))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3827:3827:3827))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1403:1403:1403))
        (PORT d[0] (1849:1849:1849) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2318:2318:2318))
        (PORT datab (659:659:659) (749:749:749))
        (PORT datac (2083:2083:2083) (2366:2366:2366))
        (PORT datad (521:521:521) (598:598:598))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2818:2818:2818))
        (PORT d[1] (2958:2958:2958) (3427:3427:3427))
        (PORT d[2] (2068:2068:2068) (2350:2350:2350))
        (PORT d[3] (3107:3107:3107) (3614:3614:3614))
        (PORT d[4] (2298:2298:2298) (2704:2704:2704))
        (PORT d[5] (2830:2830:2830) (3272:3272:3272))
        (PORT d[6] (2082:2082:2082) (2362:2362:2362))
        (PORT d[7] (3208:3208:3208) (3690:3690:3690))
        (PORT d[8] (2110:2110:2110) (2413:2413:2413))
        (PORT d[9] (2139:2139:2139) (2435:2435:2435))
        (PORT d[10] (3016:3016:3016) (3544:3544:3544))
        (PORT d[11] (2083:2083:2083) (2360:2360:2360))
        (PORT d[12] (2052:2052:2052) (2331:2331:2331))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (4262:4262:4262))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (3780:3780:3780) (4235:4235:4235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (2320:2320:2320))
        (PORT datab (624:624:624) (712:712:712))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (362:362:362) (416:416:416))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3121:3121:3121))
        (PORT d[1] (1976:1976:1976) (2309:2309:2309))
        (PORT d[2] (3484:3484:3484) (3964:3964:3964))
        (PORT d[3] (3899:3899:3899) (4545:4545:4545))
        (PORT d[4] (1615:1615:1615) (1912:1912:1912))
        (PORT d[5] (2843:2843:2843) (3326:3326:3326))
        (PORT d[6] (3261:3261:3261) (3757:3757:3757))
        (PORT d[7] (2911:2911:2911) (3292:3292:3292))
        (PORT d[8] (3618:3618:3618) (4145:4145:4145))
        (PORT d[9] (3382:3382:3382) (3822:3822:3822))
        (PORT d[10] (1592:1592:1592) (1880:1880:1880))
        (PORT d[11] (2742:2742:2742) (3166:3166:3166))
        (PORT d[12] (3058:3058:3058) (3499:3499:3499))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4801:4801:4801))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (1963:1963:1963) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2802:2802:2802))
        (PORT d[1] (2797:2797:2797) (3249:3249:3249))
        (PORT d[2] (2218:2218:2218) (2523:2523:2523))
        (PORT d[3] (3233:3233:3233) (3763:3763:3763))
        (PORT d[4] (2124:2124:2124) (2496:2496:2496))
        (PORT d[5] (2635:2635:2635) (3045:3045:3045))
        (PORT d[6] (2274:2274:2274) (2582:2582:2582))
        (PORT d[7] (3037:3037:3037) (3501:3501:3501))
        (PORT d[8] (2259:2259:2259) (2577:2577:2577))
        (PORT d[9] (2339:2339:2339) (2666:2666:2666))
        (PORT d[10] (2833:2833:2833) (3337:3337:3337))
        (PORT d[11] (2282:2282:2282) (2596:2596:2596))
        (PORT d[12] (2327:2327:2327) (2633:2633:2633))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (4414:4414:4414))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (PORT d[0] (2432:2432:2432) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2630:2630:2630))
        (PORT d[1] (2616:2616:2616) (3047:3047:3047))
        (PORT d[2] (2418:2418:2418) (2754:2754:2754))
        (PORT d[3] (3430:3430:3430) (3987:3987:3987))
        (PORT d[4] (1958:1958:1958) (2304:2304:2304))
        (PORT d[5] (2456:2456:2456) (2840:2840:2840))
        (PORT d[6] (2486:2486:2486) (2829:2829:2829))
        (PORT d[7] (2671:2671:2671) (3077:3077:3077))
        (PORT d[8] (2423:2423:2423) (2761:2761:2761))
        (PORT d[9] (2544:2544:2544) (2902:2902:2902))
        (PORT d[10] (2416:2416:2416) (2843:2843:2843))
        (PORT d[11] (2450:2450:2450) (2781:2781:2781))
        (PORT d[12] (3499:3499:3499) (4008:4008:4008))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4819:4819:4819))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1378:1378:1378))
        (PORT d[0] (2388:2388:2388) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (3026:3026:3026))
        (PORT d[1] (3154:3154:3154) (3653:3653:3653))
        (PORT d[2] (1893:1893:1893) (2155:2155:2155))
        (PORT d[3] (3001:3001:3001) (3508:3508:3508))
        (PORT d[4] (2461:2461:2461) (2883:2883:2883))
        (PORT d[5] (2992:2992:2992) (3450:3450:3450))
        (PORT d[6] (2291:2291:2291) (2606:2606:2606))
        (PORT d[7] (1894:1894:1894) (2163:2163:2163))
        (PORT d[8] (1922:1922:1922) (2199:2199:2199))
        (PORT d[9] (2345:2345:2345) (2673:2673:2673))
        (PORT d[10] (3194:3194:3194) (3742:3742:3742))
        (PORT d[11] (2278:2278:2278) (2587:2587:2587))
        (PORT d[12] (2237:2237:2237) (2538:2538:2538))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (4090:4090:4090))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1378:1378:1378))
        (PORT d[0] (2946:2946:2946) (3306:3306:3306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2319:2319:2319))
        (PORT datab (794:794:794) (900:900:900))
        (PORT datac (2083:2083:2083) (2366:2366:2366))
        (PORT datad (451:451:451) (515:515:515))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (2392:2392:2392))
        (PORT datab (1252:1252:1252) (1448:1448:1448))
        (PORT datac (506:506:506) (578:578:578))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (2099:2099:2099) (2394:2394:2394))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1881:1881:1881) (2210:2210:2210))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (2236:2236:2236))
        (PORT datab (2098:2098:2098) (2393:2393:2393))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1344:1344:1344))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (434:434:434) (492:492:492))
        (PORT datad (2003:2003:2003) (2273:2273:2273))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (2004:2004:2004) (2274:2274:2274))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (329:329:329))
        (PORT datab (3235:3235:3235) (3712:3712:3712))
        (PORT datac (1674:1674:1674) (1959:1959:1959))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2885:2885:2885))
        (PORT d[1] (1552:1552:1552) (1792:1792:1792))
        (PORT d[2] (883:883:883) (1031:1031:1031))
        (PORT d[3] (1987:1987:1987) (2297:2297:2297))
        (PORT d[4] (1891:1891:1891) (2228:2228:2228))
        (PORT d[5] (2783:2783:2783) (3241:3241:3241))
        (PORT d[6] (689:689:689) (809:809:809))
        (PORT d[7] (1993:1993:1993) (2284:2284:2284))
        (PORT d[8] (4712:4712:4712) (5454:5454:5454))
        (PORT d[9] (2648:2648:2648) (3023:3023:3023))
        (PORT d[10] (2306:2306:2306) (2705:2705:2705))
        (PORT d[11] (3453:3453:3453) (3975:3975:3975))
        (PORT d[12] (1653:1653:1653) (1945:1945:1945))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (4262:4262:4262))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1127:1127:1127) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2320:2320:2320))
        (PORT d[1] (1408:1408:1408) (1629:1629:1629))
        (PORT d[2] (2053:2053:2053) (2390:2390:2390))
        (PORT d[3] (2534:2534:2534) (2928:2928:2928))
        (PORT d[4] (1529:1529:1529) (1812:1812:1812))
        (PORT d[5] (2431:2431:2431) (2848:2848:2848))
        (PORT d[6] (1317:1317:1317) (1516:1516:1516))
        (PORT d[7] (1635:1635:1635) (1882:1882:1882))
        (PORT d[8] (4478:4478:4478) (5188:5188:5188))
        (PORT d[9] (3034:3034:3034) (3465:3465:3465))
        (PORT d[10] (2034:2034:2034) (2388:2388:2388))
        (PORT d[11] (3106:3106:3106) (3583:3583:3583))
        (PORT d[12] (3485:3485:3485) (4008:4008:4008))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (4014:4014:4014))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (2072:2072:2072) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2124:2124:2124))
        (PORT d[1] (1584:1584:1584) (1828:1828:1828))
        (PORT d[2] (2030:2030:2030) (2364:2364:2364))
        (PORT d[3] (2502:2502:2502) (2883:2883:2883))
        (PORT d[4] (1722:1722:1722) (2031:2031:2031))
        (PORT d[5] (2408:2408:2408) (2818:2818:2818))
        (PORT d[6] (1632:1632:1632) (1872:1872:1872))
        (PORT d[7] (1487:1487:1487) (1714:1714:1714))
        (PORT d[8] (4535:4535:4535) (5254:5254:5254))
        (PORT d[9] (3188:3188:3188) (3634:3634:3634))
        (PORT d[10] (1869:1869:1869) (2203:2203:2203))
        (PORT d[11] (3121:3121:3121) (3595:3595:3595))
        (PORT d[12] (3465:3465:3465) (3984:3984:3984))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (4037:4037:4037))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT d[0] (2115:2115:2115) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (887:887:887))
        (PORT datab (802:802:802) (925:925:925))
        (PORT datac (921:921:921) (1049:1049:1049))
        (PORT datad (658:658:658) (769:769:769))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (882:882:882))
        (PORT datab (476:476:476) (546:546:546))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (667:667:667) (778:778:778))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2107:2107:2107))
        (PORT d[1] (1436:1436:1436) (1664:1664:1664))
        (PORT d[2] (1887:1887:1887) (2204:2204:2204))
        (PORT d[3] (2716:2716:2716) (3134:3134:3134))
        (PORT d[4] (1532:1532:1532) (1815:1815:1815))
        (PORT d[5] (2410:2410:2410) (2818:2818:2818))
        (PORT d[6] (1627:1627:1627) (1868:1868:1868))
        (PORT d[7] (1312:1312:1312) (1505:1505:1505))
        (PORT d[8] (4674:4674:4674) (5406:5406:5406))
        (PORT d[9] (3185:3185:3185) (3629:3629:3629))
        (PORT d[10] (1932:1932:1932) (2277:2277:2277))
        (PORT d[11] (2934:2934:2934) (3383:3383:3383))
        (PORT d[12] (3478:3478:3478) (3995:3995:3995))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3890:3890:3890))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT d[0] (1907:1907:1907) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2787:2787:2787))
        (PORT d[1] (1857:1857:1857) (2166:2166:2166))
        (PORT d[2] (1789:1789:1789) (2074:2074:2074))
        (PORT d[3] (4919:4919:4919) (5769:5769:5769))
        (PORT d[4] (1967:1967:1967) (2312:2312:2312))
        (PORT d[5] (2639:2639:2639) (3085:3085:3085))
        (PORT d[6] (3647:3647:3647) (4210:4210:4210))
        (PORT d[7] (2189:2189:2189) (2500:2500:2500))
        (PORT d[8] (4770:4770:4770) (5491:5491:5491))
        (PORT d[9] (4380:4380:4380) (5034:5034:5034))
        (PORT d[10] (1560:1560:1560) (1843:1843:1843))
        (PORT d[11] (2950:2950:2950) (3394:3394:3394))
        (PORT d[12] (3653:3653:3653) (4199:4199:4199))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (4360:4360:4360))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (1535:1535:1535) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1937:1937:1937))
        (PORT d[1] (1201:1201:1201) (1406:1406:1406))
        (PORT d[2] (671:671:671) (789:789:789))
        (PORT d[3] (1831:1831:1831) (2127:2127:2127))
        (PORT d[4] (1512:1512:1512) (1781:1781:1781))
        (PORT d[5] (581:581:581) (687:687:687))
        (PORT d[6] (497:497:497) (588:588:588))
        (PORT d[7] (1208:1208:1208) (1401:1401:1401))
        (PORT d[8] (2242:2242:2242) (2585:2585:2585))
        (PORT d[9] (2477:2477:2477) (2832:2832:2832))
        (PORT d[10] (1933:1933:1933) (2254:2254:2254))
        (PORT d[11] (2001:2001:2001) (2299:2299:2299))
        (PORT d[12] (1270:1270:1270) (1458:1458:1458))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3840:3840:3840))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1244:1244:1244) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1078:1078:1078))
        (PORT datab (676:676:676) (797:797:797))
        (PORT datac (349:349:349) (403:403:403))
        (PORT datad (713:713:713) (853:853:853))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2523:2523:2523))
        (PORT d[1] (1572:1572:1572) (1814:1814:1814))
        (PORT d[2] (2197:2197:2197) (2553:2553:2553))
        (PORT d[3] (2338:2338:2338) (2701:2701:2701))
        (PORT d[4] (1530:1530:1530) (1815:1815:1815))
        (PORT d[5] (2613:2613:2613) (3055:3055:3055))
        (PORT d[6] (1285:1285:1285) (1479:1479:1479))
        (PORT d[7] (1811:1811:1811) (2081:2081:2081))
        (PORT d[8] (4552:4552:4552) (5278:5278:5278))
        (PORT d[9] (2849:2849:2849) (3253:3253:3253))
        (PORT d[10] (2132:2132:2132) (2513:2513:2513))
        (PORT d[11] (3280:3280:3280) (3777:3777:3777))
        (PORT d[12] (3671:3671:3671) (4220:4220:4220))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (4029:4029:4029))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (3173:3173:3173) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (989:989:989))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (610:610:610) (687:687:687))
        (PORT datad (712:712:712) (851:851:851))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (4464:4464:4464))
        (PORT d[1] (1548:1548:1548) (1787:1787:1787))
        (PORT d[2] (1036:1036:1036) (1205:1205:1205))
        (PORT d[3] (1629:1629:1629) (1895:1895:1895))
        (PORT d[4] (1505:1505:1505) (1764:1764:1764))
        (PORT d[5] (1763:1763:1763) (2037:2037:2037))
        (PORT d[6] (2175:2175:2175) (2503:2503:2503))
        (PORT d[7] (1002:1002:1002) (1170:1170:1170))
        (PORT d[8] (1688:1688:1688) (1946:1946:1946))
        (PORT d[9] (2153:2153:2153) (2464:2464:2464))
        (PORT d[10] (1576:1576:1576) (1853:1853:1853))
        (PORT d[11] (1793:1793:1793) (2056:2056:2056))
        (PORT d[12] (1071:1071:1071) (1232:1232:1232))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3538:3538:3538))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1795:1795:1795) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1945:1945:1945))
        (PORT d[1] (1197:1197:1197) (1389:1389:1389))
        (PORT d[2] (867:867:867) (1005:1005:1005))
        (PORT d[3] (1958:1958:1958) (2267:2267:2267))
        (PORT d[4] (1512:1512:1512) (1780:1780:1780))
        (PORT d[5] (707:707:707) (828:828:828))
        (PORT d[6] (942:942:942) (1092:1092:1092))
        (PORT d[7] (2013:2013:2013) (2310:2310:2310))
        (PORT d[8] (2079:2079:2079) (2398:2398:2398))
        (PORT d[9] (2509:2509:2509) (2868:2868:2868))
        (PORT d[10] (1934:1934:1934) (2255:2255:2255))
        (PORT d[11] (1971:1971:1971) (2260:2260:2260))
        (PORT d[12] (1270:1270:1270) (1459:1459:1459))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3846:3846:3846))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (1106:1106:1106) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (883:883:883))
        (PORT datab (636:636:636) (720:720:720))
        (PORT datac (283:283:283) (322:322:322))
        (PORT datad (664:664:664) (775:775:775))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2723:2723:2723))
        (PORT d[1] (1536:1536:1536) (1775:1775:1775))
        (PORT d[2] (2371:2371:2371) (2748:2748:2748))
        (PORT d[3] (2179:2179:2179) (2517:2517:2517))
        (PORT d[4] (1722:1722:1722) (2037:2037:2037))
        (PORT d[5] (2788:2788:2788) (3253:3253:3253))
        (PORT d[6] (1135:1135:1135) (1313:1313:1313))
        (PORT d[7] (1985:1985:1985) (2283:2283:2283))
        (PORT d[8] (4704:4704:4704) (5445:5445:5445))
        (PORT d[9] (2835:2835:2835) (3239:3239:3239))
        (PORT d[10] (2100:2100:2100) (2438:2438:2438))
        (PORT d[11] (3455:3455:3455) (3976:3976:3976))
        (PORT d[12] (1620:1620:1620) (1905:1905:1905))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (4238:4238:4238))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1800:1800:1800) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2311:2311:2311))
        (PORT d[1] (1354:1354:1354) (1562:1562:1562))
        (PORT d[2] (866:866:866) (1015:1015:1015))
        (PORT d[3] (1808:1808:1808) (2098:2098:2098))
        (PORT d[4] (1504:1504:1504) (1772:1772:1772))
        (PORT d[5] (688:688:688) (807:807:807))
        (PORT d[6] (799:799:799) (927:927:927))
        (PORT d[7] (1189:1189:1189) (1377:1377:1377))
        (PORT d[8] (1888:1888:1888) (2176:2176:2176))
        (PORT d[9] (2334:2334:2334) (2674:2674:2674))
        (PORT d[10] (1938:1938:1938) (2265:2265:2265))
        (PORT d[11] (1991:1991:1991) (2284:2284:2284))
        (PORT d[12] (1253:1253:1253) (1437:1437:1437))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3653:3653:3653))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1704:1704:1704) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (585:585:585) (666:666:666))
        (PORT datac (363:363:363) (427:427:427))
        (PORT datad (663:663:663) (774:774:774))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (690:690:690) (812:812:812))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (968:968:968) (1146:1146:1146))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (219:219:219))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (677:677:677) (795:795:795))
        (PORT datad (963:963:963) (1139:1139:1139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3044:3044:3044) (3482:3482:3482))
        (PORT datab (3178:3178:3178) (3641:3641:3641))
        (PORT datac (359:359:359) (426:426:426))
        (PORT datad (3025:3025:3025) (3453:3453:3453))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (4303:4303:4303))
        (PORT d[1] (2805:2805:2805) (3232:3232:3232))
        (PORT d[2] (3711:3711:3711) (4216:4216:4216))
        (PORT d[3] (1470:1470:1470) (1718:1718:1718))
        (PORT d[4] (1499:1499:1499) (1757:1757:1757))
        (PORT d[5] (1777:1777:1777) (2060:2060:2060))
        (PORT d[6] (2184:2184:2184) (2518:2518:2518))
        (PORT d[7] (831:831:831) (966:966:966))
        (PORT d[8] (1501:1501:1501) (1729:1729:1729))
        (PORT d[9] (2146:2146:2146) (2456:2456:2456))
        (PORT d[10] (1583:1583:1583) (1859:1859:1859))
        (PORT d[11] (1603:1603:1603) (1832:1832:1832))
        (PORT d[12] (887:887:887) (1021:1021:1021))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3542:3542:3542))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (1277:1277:1277) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3668:3668:3668))
        (PORT d[1] (2281:2281:2281) (2641:2641:2641))
        (PORT d[2] (3167:3167:3167) (3598:3598:3598))
        (PORT d[3] (2108:2108:2108) (2469:2469:2469))
        (PORT d[4] (1110:1110:1110) (1323:1323:1323))
        (PORT d[5] (1212:1212:1212) (1399:1399:1399))
        (PORT d[6] (1632:1632:1632) (1879:1879:1879))
        (PORT d[7] (2571:2571:2571) (2946:2946:2946))
        (PORT d[8] (1664:1664:1664) (1913:1913:1913))
        (PORT d[9] (1616:1616:1616) (1856:1856:1856))
        (PORT d[10] (2226:2226:2226) (2597:2597:2597))
        (PORT d[11] (2830:2830:2830) (3228:3228:3228))
        (PORT d[12] (2619:2619:2619) (2994:2994:2994))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3355:3355:3355))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (2000:2000:2000) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (4061:4061:4061))
        (PORT d[1] (2622:2622:2622) (3035:3035:3035))
        (PORT d[2] (3541:3541:3541) (4025:4025:4025))
        (PORT d[3] (1846:1846:1846) (2156:2156:2156))
        (PORT d[4] (1329:1329:1329) (1566:1566:1566))
        (PORT d[5] (1593:1593:1593) (1849:1849:1849))
        (PORT d[6] (1968:1968:1968) (2262:2262:2262))
        (PORT d[7] (2912:2912:2912) (3329:3329:3329))
        (PORT d[8] (1322:1322:1322) (1522:1522:1522))
        (PORT d[9] (1805:1805:1805) (2072:2072:2072))
        (PORT d[10] (2391:2391:2391) (2783:2783:2783))
        (PORT d[11] (1422:1422:1422) (1625:1625:1625))
        (PORT d[12] (2782:2782:2782) (3185:3185:3185))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3317:3317:3317))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (1405:1405:1405) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (869:869:869))
        (PORT datab (1276:1276:1276) (1475:1475:1475))
        (PORT datac (341:341:341) (385:385:385))
        (PORT datad (998:998:998) (1160:1160:1160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2288:2288:2288))
        (PORT d[1] (1518:1518:1518) (1753:1753:1753))
        (PORT d[2] (1196:1196:1196) (1368:1368:1368))
        (PORT d[3] (1980:1980:1980) (2312:2312:2312))
        (PORT d[4] (895:895:895) (1049:1049:1049))
        (PORT d[5] (1838:1838:1838) (2143:2143:2143))
        (PORT d[6] (1645:1645:1645) (1878:1878:1878))
        (PORT d[7] (2762:2762:2762) (3146:3146:3146))
        (PORT d[8] (1229:1229:1229) (1412:1412:1412))
        (PORT d[9] (1694:1694:1694) (1947:1947:1947))
        (PORT d[10] (2287:2287:2287) (2689:2689:2689))
        (PORT d[11] (1636:1636:1636) (1867:1867:1867))
        (PORT d[12] (1604:1604:1604) (1828:1828:1828))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3254:3254:3254))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (1706:1706:1706) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (592:592:592))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (722:722:722) (843:843:843))
        (PORT datad (1266:1266:1266) (1452:1452:1452))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3407:3407:3407))
        (PORT d[1] (2807:2807:2807) (3247:3247:3247))
        (PORT d[2] (4406:4406:4406) (5001:5001:5001))
        (PORT d[3] (4475:4475:4475) (5212:5212:5212))
        (PORT d[4] (1804:1804:1804) (2142:2142:2142))
        (PORT d[5] (2433:2433:2433) (2848:2848:2848))
        (PORT d[6] (4119:4119:4119) (4734:4734:4734))
        (PORT d[7] (4078:4078:4078) (4619:4619:4619))
        (PORT d[8] (3969:3969:3969) (4563:4563:4563))
        (PORT d[9] (4551:4551:4551) (5149:5149:5149))
        (PORT d[10] (1586:1586:1586) (1873:1873:1873))
        (PORT d[11] (3086:3086:3086) (3546:3546:3546))
        (PORT d[12] (3562:3562:3562) (4069:4069:4069))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3790:3790:3790))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1399:1399:1399))
        (PORT d[0] (1789:1789:1789) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (4108:4108:4108))
        (PORT d[1] (2634:2634:2634) (3043:3043:3043))
        (PORT d[2] (3359:3359:3359) (3815:3815:3815))
        (PORT d[3] (1860:1860:1860) (2174:2174:2174))
        (PORT d[4] (1481:1481:1481) (1733:1733:1733))
        (PORT d[5] (1578:1578:1578) (1825:1825:1825))
        (PORT d[6] (2004:2004:2004) (2312:2312:2312))
        (PORT d[7] (2930:2930:2930) (3353:3353:3353))
        (PORT d[8] (1482:1482:1482) (1709:1709:1709))
        (PORT d[9] (1943:1943:1943) (2222:2222:2222))
        (PORT d[10] (1409:1409:1409) (1665:1665:1665))
        (PORT d[11] (1423:1423:1423) (1626:1626:1626))
        (PORT d[12] (2959:2959:2959) (3385:3385:3385))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3313:3313:3313))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (2026:2026:2026) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2378:2378:2378))
        (PORT d[1] (2463:2463:2463) (2858:2858:2858))
        (PORT d[2] (3186:3186:3186) (3622:3622:3622))
        (PORT d[3] (1729:1729:1729) (2027:2027:2027))
        (PORT d[4] (1146:1146:1146) (1357:1357:1357))
        (PORT d[5] (1377:1377:1377) (1591:1591:1591))
        (PORT d[6] (1793:1793:1793) (2062:2062:2062))
        (PORT d[7] (2737:2737:2737) (3135:3135:3135))
        (PORT d[8] (1500:1500:1500) (1729:1729:1729))
        (PORT d[9] (1626:1626:1626) (1867:1867:1867))
        (PORT d[10] (2386:2386:2386) (2780:2780:2780))
        (PORT d[11] (1232:1232:1232) (1405:1405:1405))
        (PORT d[12] (2787:2787:2787) (3192:3192:3192))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3360:3360:3360))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT d[0] (1774:1774:1774) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (563:563:563))
        (PORT datab (1275:1275:1275) (1473:1473:1473))
        (PORT datac (512:512:512) (584:584:584))
        (PORT datad (1000:1000:1000) (1161:1161:1161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (4094:4094:4094))
        (PORT d[1] (2633:2633:2633) (3040:3040:3040))
        (PORT d[2] (3555:3555:3555) (4041:4041:4041))
        (PORT d[3] (1301:1301:1301) (1527:1527:1527))
        (PORT d[4] (1338:1338:1338) (1577:1577:1577))
        (PORT d[5] (1579:1579:1579) (1826:1826:1826))
        (PORT d[6] (2004:2004:2004) (2311:2311:2311))
        (PORT d[7] (999:999:999) (1159:1159:1159))
        (PORT d[8] (1482:1482:1482) (1705:1705:1705))
        (PORT d[9] (1951:1951:1951) (2233:2233:2233))
        (PORT d[10] (1410:1410:1410) (1666:1666:1666))
        (PORT d[11] (1581:1581:1581) (1807:1807:1807))
        (PORT d[12] (2966:2966:2966) (3393:3393:3393))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3335:3335:3335))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1525:1525:1525) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1084:1084:1084))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (486:486:486) (545:545:545))
        (PORT datad (1004:1004:1004) (1166:1166:1166))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1152:1152:1152))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1539:1539:1539) (1834:1834:1834))
        (PORT datad (164:164:164) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3884:3884:3884))
        (PORT d[1] (1933:1933:1933) (2234:2234:2234))
        (PORT d[2] (1366:1366:1366) (1555:1555:1555))
        (PORT d[3] (3550:3550:3550) (4135:4135:4135))
        (PORT d[4] (1077:1077:1077) (1256:1256:1256))
        (PORT d[5] (1787:1787:1787) (2078:2078:2078))
        (PORT d[6] (1458:1458:1458) (1666:1666:1666))
        (PORT d[7] (2579:2579:2579) (2939:2939:2939))
        (PORT d[8] (1409:1409:1409) (1618:1618:1618))
        (PORT d[9] (1478:1478:1478) (1693:1693:1693))
        (PORT d[10] (1053:1053:1053) (1249:1249:1249))
        (PORT d[11] (1420:1420:1420) (1612:1612:1612))
        (PORT d[12] (1404:1404:1404) (1602:1602:1602))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3488:3488:3488))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (2488:2488:2488) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3662:3662:3662))
        (PORT d[1] (2232:2232:2232) (2582:2582:2582))
        (PORT d[2] (3183:3183:3183) (3621:3621:3621))
        (PORT d[3] (1824:1824:1824) (2147:2147:2147))
        (PORT d[4] (1136:1136:1136) (1345:1345:1345))
        (PORT d[5] (1400:1400:1400) (1627:1627:1627))
        (PORT d[6] (1621:1621:1621) (1865:1865:1865))
        (PORT d[7] (2571:2571:2571) (2941:2941:2941))
        (PORT d[8] (1652:1652:1652) (1895:1895:1895))
        (PORT d[9] (1603:1603:1603) (1840:1840:1840))
        (PORT d[10] (1095:1095:1095) (1309:1309:1309))
        (PORT d[11] (2832:2832:2832) (3233:3233:3233))
        (PORT d[12] (2618:2618:2618) (2994:2994:2994))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3553:3553:3553))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (2155:2155:2155) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3868:3868:3868))
        (PORT d[1] (1541:1541:1541) (1780:1780:1780))
        (PORT d[2] (1373:1373:1373) (1571:1571:1571))
        (PORT d[3] (3555:3555:3555) (4142:4142:4142))
        (PORT d[4] (912:912:912) (1069:1069:1069))
        (PORT d[5] (1760:1760:1760) (2050:2050:2050))
        (PORT d[6] (1430:1430:1430) (1628:1628:1628))
        (PORT d[7] (2736:2736:2736) (3118:3118:3118))
        (PORT d[8] (1407:1407:1407) (1612:1612:1612))
        (PORT d[9] (1650:1650:1650) (1894:1894:1894))
        (PORT d[10] (2114:2114:2114) (2495:2495:2495))
        (PORT d[11] (1605:1605:1605) (1830:1830:1830))
        (PORT d[12] (1574:1574:1574) (1793:1793:1793))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3487:3487:3487))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1412:1412:1412))
        (PORT d[0] (2330:2330:2330) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (763:763:763))
        (PORT datab (1276:1276:1276) (1474:1474:1474))
        (PORT datac (844:844:844) (988:988:988))
        (PORT datad (999:999:999) (1161:1161:1161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1195:1195:1195))
        (PORT datab (1274:1274:1274) (1472:1472:1472))
        (PORT datac (969:969:969) (1127:1127:1127))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1147:1147:1147))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1535:1535:1535) (1830:1830:1830))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2868:2868:2868) (3283:3283:3283))
        (PORT datab (3178:3178:3178) (3642:3642:3642))
        (PORT datac (3027:3027:3027) (3458:3458:3458))
        (PORT datad (806:806:806) (922:922:922))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2878:2878:2878))
        (PORT d[1] (2998:2998:2998) (3491:3491:3491))
        (PORT d[2] (2570:2570:2570) (2922:2922:2922))
        (PORT d[3] (3042:3042:3042) (3562:3562:3562))
        (PORT d[4] (2075:2075:2075) (2445:2445:2445))
        (PORT d[5] (3233:3233:3233) (3733:3733:3733))
        (PORT d[6] (2633:2633:2633) (3007:3007:3007))
        (PORT d[7] (3242:3242:3242) (3733:3733:3733))
        (PORT d[8] (3234:3234:3234) (3698:3698:3698))
        (PORT d[9] (2123:2123:2123) (2423:2423:2423))
        (PORT d[10] (3096:3096:3096) (3621:3621:3621))
        (PORT d[11] (2373:2373:2373) (2700:2700:2700))
        (PORT d[12] (2050:2050:2050) (2342:2342:2342))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4426:4426:4426))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (PORT d[0] (2037:2037:2037) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3722:3722:3722))
        (PORT d[1] (1846:1846:1846) (2152:2152:2152))
        (PORT d[2] (3145:3145:3145) (3573:3573:3573))
        (PORT d[3] (3864:3864:3864) (4500:4500:4500))
        (PORT d[4] (1534:1534:1534) (1805:1805:1805))
        (PORT d[5] (3416:3416:3416) (3986:3986:3986))
        (PORT d[6] (3049:3049:3049) (3507:3507:3507))
        (PORT d[7] (2514:2514:2514) (2861:2861:2861))
        (PORT d[8] (3469:3469:3469) (3983:3983:3983))
        (PORT d[9] (2978:2978:2978) (3385:3385:3385))
        (PORT d[10] (1836:1836:1836) (2170:2170:2170))
        (PORT d[11] (3154:3154:3154) (3643:3643:3643))
        (PORT d[12] (2861:2861:2861) (3283:3283:3283))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4641:4641:4641))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1342:1342:1342))
        (PORT d[0] (3438:3438:3438) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (360:360:360))
        (PORT datab (694:694:694) (774:774:774))
        (PORT datac (2252:2252:2252) (2573:2573:2573))
        (PORT datad (2725:2725:2725) (3130:3130:3130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2904:2904:2904))
        (PORT d[1] (2062:2062:2062) (2407:2407:2407))
        (PORT d[2] (3477:3477:3477) (3941:3941:3941))
        (PORT d[3] (4328:4328:4328) (5024:5024:5024))
        (PORT d[4] (1577:1577:1577) (1873:1873:1873))
        (PORT d[5] (3218:3218:3218) (3755:3755:3755))
        (PORT d[6] (2998:2998:2998) (3431:3431:3431))
        (PORT d[7] (2916:2916:2916) (3322:3322:3322))
        (PORT d[8] (3025:3025:3025) (3459:3459:3459))
        (PORT d[9] (3361:3361:3361) (3821:3821:3821))
        (PORT d[10] (2047:2047:2047) (2428:2428:2428))
        (PORT d[11] (3185:3185:3185) (3683:3683:3683))
        (PORT d[12] (2896:2896:2896) (3321:3321:3321))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (5254:5254:5254))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (2737:2737:2737) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (2739:2739:2739) (3154:3154:3154))
        (PORT datac (2251:2251:2251) (2572:2572:2572))
        (PORT datad (1236:1236:1236) (1425:1425:1425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (3329:3329:3329))
        (PORT d[1] (2816:2816:2816) (3285:3285:3285))
        (PORT d[2] (3109:3109:3109) (3528:3528:3528))
        (PORT d[3] (3054:3054:3054) (3582:3582:3582))
        (PORT d[4] (1764:1764:1764) (2088:2088:2088))
        (PORT d[5] (2882:2882:2882) (3332:3332:3332))
        (PORT d[6] (2647:2647:2647) (3023:3023:3023))
        (PORT d[7] (3065:3065:3065) (3537:3537:3537))
        (PORT d[8] (2852:2852:2852) (3253:3253:3253))
        (PORT d[9] (2728:2728:2728) (3105:3105:3105))
        (PORT d[10] (2744:2744:2744) (3221:3221:3221))
        (PORT d[11] (3740:3740:3740) (4334:4334:4334))
        (PORT d[12] (3277:3277:3277) (3768:3768:3768))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4656:4656:4656))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (3160:3160:3160) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (3067:3067:3067))
        (PORT d[1] (3357:3357:3357) (3897:3897:3897))
        (PORT d[2] (2774:2774:2774) (3143:3143:3143))
        (PORT d[3] (2348:2348:2348) (2756:2756:2756))
        (PORT d[4] (2300:2300:2300) (2700:2700:2700))
        (PORT d[5] (1805:1805:1805) (2093:2093:2093))
        (PORT d[6] (3015:3015:3015) (3451:3451:3451))
        (PORT d[7] (2220:2220:2220) (2544:2544:2544))
        (PORT d[8] (3578:3578:3578) (4088:4088:4088))
        (PORT d[9] (1816:1816:1816) (2089:2089:2089))
        (PORT d[10] (1643:1643:1643) (1916:1916:1916))
        (PORT d[11] (2405:2405:2405) (2734:2734:2734))
        (PORT d[12] (2244:2244:2244) (2566:2566:2566))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (4020:4020:4020))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT d[0] (1609:1609:1609) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (696:696:696))
        (PORT datab (632:632:632) (720:720:720))
        (PORT datac (2260:2260:2260) (2582:2582:2582))
        (PORT datad (2738:2738:2738) (3144:3144:3144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (3467:3467:3467))
        (PORT d[1] (2781:2781:2781) (3239:3239:3239))
        (PORT d[2] (3119:3119:3119) (3541:3541:3541))
        (PORT d[3] (3371:3371:3371) (3932:3932:3932))
        (PORT d[4] (1766:1766:1766) (2088:2088:2088))
        (PORT d[5] (2846:2846:2846) (3282:3282:3282))
        (PORT d[6] (2816:2816:2816) (3220:3220:3220))
        (PORT d[7] (3062:3062:3062) (3533:3533:3533))
        (PORT d[8] (2854:2854:2854) (3259:3259:3259))
        (PORT d[9] (2605:2605:2605) (2964:2964:2964))
        (PORT d[10] (2590:2590:2590) (3049:3049:3049))
        (PORT d[11] (3719:3719:3719) (4306:4306:4306))
        (PORT d[12] (3280:3280:3280) (3773:3773:3773))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4812:4812:4812))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (2612:2612:2612) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2898:2898:2898))
        (PORT d[1] (3329:3329:3329) (3863:3863:3863))
        (PORT d[2] (2744:2744:2744) (3108:3108:3108))
        (PORT d[3] (2533:2533:2533) (2967:2967:2967))
        (PORT d[4] (2286:2286:2286) (2692:2692:2692))
        (PORT d[5] (3419:3419:3419) (3940:3940:3940))
        (PORT d[6] (2831:2831:2831) (3238:3238:3238))
        (PORT d[7] (2034:2034:2034) (2331:2331:2331))
        (PORT d[8] (3424:3424:3424) (3915:3915:3915))
        (PORT d[9] (1969:1969:1969) (2259:2259:2259))
        (PORT d[10] (1635:1635:1635) (1912:1912:1912))
        (PORT d[11] (2247:2247:2247) (2559:2559:2559))
        (PORT d[12] (2067:2067:2067) (2363:2363:2363))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (4021:4021:4021))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (2211:2211:2211) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (665:665:665) (759:759:759))
        (PORT datac (499:499:499) (569:569:569))
        (PORT datad (2733:2733:2733) (3139:3139:3139))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3549:3549:3549))
        (PORT d[1] (2965:2965:2965) (3439:3439:3439))
        (PORT d[2] (2722:2722:2722) (3088:3088:3088))
        (PORT d[3] (3056:3056:3056) (3586:3586:3586))
        (PORT d[4] (1889:1889:1889) (2234:2234:2234))
        (PORT d[5] (3055:3055:3055) (3531:3531:3531))
        (PORT d[6] (2651:2651:2651) (3033:3033:3033))
        (PORT d[7] (3059:3059:3059) (3525:3525:3525))
        (PORT d[8] (3051:3051:3051) (3489:3489:3489))
        (PORT d[9] (2761:2761:2761) (3147:3147:3147))
        (PORT d[10] (2934:2934:2934) (3443:3443:3443))
        (PORT d[11] (3718:3718:3718) (4301:4301:4301))
        (PORT d[12] (3438:3438:3438) (3951:3951:3951))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4627:4627:4627))
        (PORT clk (1309:1309:1309) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1332:1332:1332))
        (PORT d[0] (2146:2146:2146) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2868:2868:2868))
        (PORT d[1] (3181:3181:3181) (3699:3699:3699))
        (PORT d[2] (2605:2605:2605) (2951:2951:2951))
        (PORT d[3] (2530:2530:2530) (2960:2960:2960))
        (PORT d[4] (2261:2261:2261) (2660:2660:2660))
        (PORT d[5] (3412:3412:3412) (3933:3933:3933))
        (PORT d[6] (2840:2840:2840) (3250:3250:3250))
        (PORT d[7] (2046:2046:2046) (2349:2349:2349))
        (PORT d[8] (3426:3426:3426) (3921:3921:3921))
        (PORT d[9] (2303:2303:2303) (2629:2629:2629))
        (PORT d[10] (1464:1464:1464) (1715:1715:1715))
        (PORT d[11] (2249:2249:2249) (2563:2563:2563))
        (PORT d[12] (2048:2048:2048) (2339:2339:2339))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (4147:4147:4147))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT d[0] (2982:2982:2982) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3288:3288:3288))
        (PORT d[1] (2616:2616:2616) (3050:3050:3050))
        (PORT d[2] (2907:2907:2907) (3298:3298:3298))
        (PORT d[3] (3256:3256:3256) (3814:3814:3814))
        (PORT d[4] (1794:1794:1794) (2123:2123:2123))
        (PORT d[5] (2690:2690:2690) (3106:3106:3106))
        (PORT d[6] (2797:2797:2797) (3193:3193:3193))
        (PORT d[7] (2886:2886:2886) (3328:3328:3328))
        (PORT d[8] (2819:2819:2819) (3212:3212:3212))
        (PORT d[9] (2777:2777:2777) (3172:3172:3172))
        (PORT d[10] (2582:2582:2582) (3040:3040:3040))
        (PORT d[11] (3550:3550:3550) (4114:4114:4114))
        (PORT d[12] (3082:3082:3082) (3547:3547:3547))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (4995:4995:4995))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (PORT d[0] (2449:2449:2449) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (571:571:571))
        (PORT datab (703:703:703) (801:801:801))
        (PORT datac (2259:2259:2259) (2581:2581:2581))
        (PORT datad (2736:2736:2736) (3142:3142:3142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3741:3741:3741))
        (PORT d[1] (2997:2997:2997) (3490:3490:3490))
        (PORT d[2] (2580:2580:2580) (2932:2932:2932))
        (PORT d[3] (3031:3031:3031) (3551:3551:3551))
        (PORT d[4] (1928:1928:1928) (2274:2274:2274))
        (PORT d[5] (3054:3054:3054) (3529:3529:3529))
        (PORT d[6] (2643:2643:2643) (3025:3025:3025))
        (PORT d[7] (3231:3231:3231) (3718:3718:3718))
        (PORT d[8] (3192:3192:3192) (3643:3643:3643))
        (PORT d[9] (2108:2108:2108) (2401:2401:2401))
        (PORT d[10] (3103:3103:3103) (3633:3633:3633))
        (PORT d[11] (3914:3914:3914) (4528:4528:4528))
        (PORT d[12] (2057:2057:2057) (2349:2349:2349))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (4433:4433:4433))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1529:1529:1529) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (547:547:547))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2251:2251:2251) (2572:2572:2572))
        (PORT datad (355:355:355) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (2061:2061:2061) (2367:2367:2367))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1639:1639:1639) (1954:1954:1954))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1979:1979:1979))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (2049:2049:2049) (2344:2344:2344))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3040:3040:3040) (3477:3477:3477))
        (PORT datab (3175:3175:3175) (3638:3638:3638))
        (PORT datac (355:355:355) (422:422:422))
        (PORT datad (3023:3023:3023) (3450:3450:3450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (445:445:445))
        (PORT datab (1513:1513:1513) (1714:1714:1714))
        (PORT datac (318:318:318) (361:361:361))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1497:1497:1497) (1695:1695:1695))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3101:3101:3101) (3568:3568:3568))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1779:1779:1779) (2081:2081:2081))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2569:2569:2569))
        (PORT d[1] (1675:1675:1675) (1960:1960:1960))
        (PORT d[2] (1633:1633:1633) (1893:1893:1893))
        (PORT d[3] (4858:4858:4858) (5689:5689:5689))
        (PORT d[4] (1764:1764:1764) (2078:2078:2078))
        (PORT d[5] (2396:2396:2396) (2806:2806:2806))
        (PORT d[6] (3676:3676:3676) (4244:4244:4244))
        (PORT d[7] (1990:1990:1990) (2268:2268:2268))
        (PORT d[8] (4612:4612:4612) (5319:5319:5319))
        (PORT d[9] (4006:4006:4006) (4611:4611:4611))
        (PORT d[10] (1559:1559:1559) (1842:1842:1842))
        (PORT d[11] (2789:2789:2789) (3220:3220:3220))
        (PORT d[12] (3454:3454:3454) (3972:3972:3972))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (4153:4153:4153))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2313:2313:2313) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2393:2393:2393))
        (PORT d[1] (1829:1829:1829) (2130:2130:2130))
        (PORT d[2] (1657:1657:1657) (1929:1929:1929))
        (PORT d[3] (4893:4893:4893) (5745:5745:5745))
        (PORT d[4] (1563:1563:1563) (1845:1845:1845))
        (PORT d[5] (2474:2474:2474) (2900:2900:2900))
        (PORT d[6] (3630:3630:3630) (4189:4189:4189))
        (PORT d[7] (2180:2180:2180) (2490:2490:2490))
        (PORT d[8] (4772:4772:4772) (5494:5494:5494))
        (PORT d[9] (4200:4200:4200) (4830:4830:4830))
        (PORT d[10] (1556:1556:1556) (1840:1840:1840))
        (PORT d[11] (2803:2803:2803) (3235:3235:3235))
        (PORT d[12] (3645:3645:3645) (4191:4191:4191))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4353:4353:4353))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (2393:2393:2393) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1197:1197:1197))
        (PORT datab (831:831:831) (937:937:937))
        (PORT datac (2288:2288:2288) (2634:2634:2634))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2214:2214:2214))
        (PORT d[1] (2184:2184:2184) (2531:2531:2531))
        (PORT d[2] (1811:1811:1811) (2106:2106:2106))
        (PORT d[3] (5243:5243:5243) (6139:6139:6139))
        (PORT d[4] (1914:1914:1914) (2247:2247:2247))
        (PORT d[5] (2837:2837:2837) (3316:3316:3316))
        (PORT d[6] (3447:3447:3447) (3971:3971:3971))
        (PORT d[7] (2532:2532:2532) (2888:2888:2888))
        (PORT d[8] (4069:4069:4069) (4690:4690:4690))
        (PORT d[9] (3842:3842:3842) (4429:4429:4429))
        (PORT d[10] (1568:1568:1568) (1852:1852:1852))
        (PORT d[11] (2591:2591:2591) (2985:2985:2985))
        (PORT d[12] (3258:3258:3258) (3746:3746:3746))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4760:4760:4760))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (2969:2969:2969) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (510:510:510) (578:578:578))
        (PORT datac (2288:2288:2288) (2634:2634:2634))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3253:3253:3253))
        (PORT d[1] (1437:1437:1437) (1676:1676:1676))
        (PORT d[2] (1999:1999:1999) (2315:2315:2315))
        (PORT d[3] (5083:5083:5083) (5927:5927:5927))
        (PORT d[4] (1531:1531:1531) (1802:1802:1802))
        (PORT d[5] (2725:2725:2725) (3191:3191:3191))
        (PORT d[6] (3440:3440:3440) (3964:3964:3964))
        (PORT d[7] (2723:2723:2723) (3105:3105:3105))
        (PORT d[8] (4130:4130:4130) (4764:4764:4764))
        (PORT d[9] (4016:4016:4016) (4621:4621:4621))
        (PORT d[10] (1349:1349:1349) (1593:1593:1593))
        (PORT d[11] (2602:2602:2602) (3000:3000:3000))
        (PORT d[12] (3440:3440:3440) (3948:3948:3948))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4965:4965:4965))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT d[0] (2806:2806:2806) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3472:3472:3472))
        (PORT d[1] (1646:1646:1646) (1918:1918:1918))
        (PORT d[2] (1952:1952:1952) (2248:2248:2248))
        (PORT d[3] (5012:5012:5012) (5819:5819:5819))
        (PORT d[4] (2184:2184:2184) (2577:2577:2577))
        (PORT d[5] (2916:2916:2916) (3391:3391:3391))
        (PORT d[6] (4633:4633:4633) (5312:5312:5312))
        (PORT d[7] (4773:4773:4773) (5412:5412:5412))
        (PORT d[8] (3866:3866:3866) (4457:4457:4457))
        (PORT d[9] (5063:5063:5063) (5722:5722:5722))
        (PORT d[10] (1892:1892:1892) (2211:2211:2211))
        (PORT d[11] (2795:2795:2795) (3226:3226:3226))
        (PORT d[12] (3102:3102:3102) (3553:3553:3553))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (4149:4149:4149))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1982:1982:1982) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3062:3062:3062))
        (PORT d[1] (3079:3079:3079) (3554:3554:3554))
        (PORT d[2] (1413:1413:1413) (1621:1621:1621))
        (PORT d[3] (4909:4909:4909) (5735:5735:5735))
        (PORT d[4] (1707:1707:1707) (2002:2002:2002))
        (PORT d[5] (2552:2552:2552) (2995:2995:2995))
        (PORT d[6] (3449:3449:3449) (3974:3974:3974))
        (PORT d[7] (3799:3799:3799) (4330:4330:4330))
        (PORT d[8] (4520:4520:4520) (5172:5172:5172))
        (PORT d[9] (3658:3658:3658) (4212:4212:4212))
        (PORT d[10] (1352:1352:1352) (1598:1598:1598))
        (PORT d[11] (3081:3081:3081) (3536:3536:3536))
        (PORT d[12] (2937:2937:2937) (3370:3370:3370))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (5161:5161:5161))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (1830:1830:1830) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (3054:3054:3054))
        (PORT d[1] (2924:2924:2924) (3383:3383:3383))
        (PORT d[2] (1440:1440:1440) (1660:1660:1660))
        (PORT d[3] (4919:4919:4919) (5750:5750:5750))
        (PORT d[4] (1691:1691:1691) (1981:1981:1981))
        (PORT d[5] (2384:2384:2384) (2807:2807:2807))
        (PORT d[6] (3449:3449:3449) (3968:3968:3968))
        (PORT d[7] (3792:3792:3792) (4323:4323:4323))
        (PORT d[8] (4503:4503:4503) (5151:5151:5151))
        (PORT d[9] (3806:3806:3806) (4380:4380:4380))
        (PORT d[10] (1359:1359:1359) (1606:1606:1606))
        (PORT d[11] (3088:3088:3088) (3547:3547:3547))
        (PORT d[12] (2925:2925:2925) (3351:3351:3351))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (5183:5183:5183))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (1737:1737:1737) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (775:775:775))
        (PORT datab (704:704:704) (804:804:804))
        (PORT datac (2288:2288:2288) (2635:2635:2635))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (580:580:580))
        (PORT datab (1029:1029:1029) (1174:1174:1174))
        (PORT datac (2288:2288:2288) (2634:2634:2634))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2788:2788:2788))
        (PORT d[1] (1862:1862:1862) (2175:2175:2175))
        (PORT d[2] (1806:1806:1806) (2095:2095:2095))
        (PORT d[3] (5085:5085:5085) (5966:5966:5966))
        (PORT d[4] (1567:1567:1567) (1853:1853:1853))
        (PORT d[5] (2658:2658:2658) (3111:3111:3111))
        (PORT d[6] (3654:3654:3654) (4218:4218:4218))
        (PORT d[7] (2343:2343:2343) (2670:2670:2670))
        (PORT d[8] (4772:4772:4772) (5494:5494:5494))
        (PORT d[9] (3868:3868:3868) (4457:4457:4457))
        (PORT d[10] (1561:1561:1561) (1848:1848:1848))
        (PORT d[11] (2765:2765:2765) (3183:3183:3183))
        (PORT d[12] (3635:3635:3635) (4176:4176:4176))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (4369:4369:4369))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2967:2967:2967) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2979:2979:2979))
        (PORT d[1] (2009:2009:2009) (2334:2334:2334))
        (PORT d[2] (1818:1818:1818) (2111:2111:2111))
        (PORT d[3] (5102:5102:5102) (5987:5987:5987))
        (PORT d[4] (1739:1739:1739) (2052:2052:2052))
        (PORT d[5] (2646:2646:2646) (3093:3093:3093))
        (PORT d[6] (3642:3642:3642) (4200:4200:4200))
        (PORT d[7] (2370:2370:2370) (2707:2707:2707))
        (PORT d[8] (4133:4133:4133) (4770:4770:4770))
        (PORT d[9] (4536:4536:4536) (5210:5210:5210))
        (PORT d[10] (1553:1553:1553) (1837:1837:1837))
        (PORT d[11] (2964:2964:2964) (3412:3412:3412))
        (PORT d[12] (3781:3781:3781) (4336:4336:4336))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4556:4556:4556))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (1399:1399:1399) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2859:2859:2859))
        (PORT d[1] (1631:1631:1631) (1894:1894:1894))
        (PORT d[2] (4432:4432:4432) (5055:5055:5055))
        (PORT d[3] (4923:4923:4923) (5753:5753:5753))
        (PORT d[4] (1669:1669:1669) (1954:1954:1954))
        (PORT d[5] (2360:2360:2360) (2773:2773:2773))
        (PORT d[6] (3446:3446:3446) (3962:3962:3962))
        (PORT d[7] (3615:3615:3615) (4123:4123:4123))
        (PORT d[8] (4346:4346:4346) (4980:4980:4980))
        (PORT d[9] (3665:3665:3665) (4220:4220:4220))
        (PORT d[10] (1332:1332:1332) (1574:1574:1574))
        (PORT d[11] (2909:2909:2909) (3342:3342:3342))
        (PORT d[12] (3402:3402:3402) (3890:3890:3890))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (5168:5168:5168))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (3314:3314:3314) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (760:760:760))
        (PORT datab (683:683:683) (779:779:779))
        (PORT datac (2288:2288:2288) (2634:2634:2634))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2389:2389:2389))
        (PORT d[1] (1632:1632:1632) (1901:1901:1901))
        (PORT d[2] (1826:1826:1826) (2117:2117:2117))
        (PORT d[3] (4880:4880:4880) (5715:5715:5715))
        (PORT d[4] (1582:1582:1582) (1870:1870:1870))
        (PORT d[5] (2434:2434:2434) (2844:2844:2844))
        (PORT d[6] (3632:3632:3632) (4188:4188:4188))
        (PORT d[7] (1827:1827:1827) (2084:2084:2084))
        (PORT d[8] (4440:4440:4440) (5114:5114:5114))
        (PORT d[9] (4016:4016:4016) (4615:4615:4615))
        (PORT d[10] (1575:1575:1575) (1859:1859:1859))
        (PORT d[11] (2792:2792:2792) (3218:3218:3218))
        (PORT d[12] (3283:3283:3283) (3769:3769:3769))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3927:3927:3927))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT d[0] (1557:1557:1557) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (794:794:794))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (1169:1169:1169) (1324:1324:1324))
        (PORT datad (3047:3047:3047) (3499:3499:3499))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1845:1845:1845) (2134:2134:2134))
        (PORT datad (1015:1015:1015) (1213:1213:1213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1845:1845:1845) (2133:2133:2133))
        (PORT datad (1016:1016:1016) (1214:1214:1214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3009:3009:3009) (3451:3451:3451))
        (PORT datab (2866:2866:2866) (3289:3289:3289))
        (PORT datac (495:495:495) (562:562:562))
        (PORT datad (2858:2858:2858) (3269:3269:3269))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2240:2240:2240))
        (PORT d[1] (1534:1534:1534) (1777:1777:1777))
        (PORT d[2] (2270:2270:2270) (2657:2657:2657))
        (PORT d[3] (1350:1350:1350) (1563:1563:1563))
        (PORT d[4] (1755:1755:1755) (2076:2076:2076))
        (PORT d[5] (2641:2641:2641) (3054:3054:3054))
        (PORT d[6] (2309:2309:2309) (2618:2618:2618))
        (PORT d[7] (1359:1359:1359) (1551:1551:1551))
        (PORT d[8] (4535:4535:4535) (5250:5250:5250))
        (PORT d[9] (1611:1611:1611) (1859:1859:1859))
        (PORT d[10] (2256:2256:2256) (2641:2641:2641))
        (PORT d[11] (2955:2955:2955) (3424:3424:3424))
        (PORT d[12] (3504:3504:3504) (4028:4028:4028))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4785:4785:4785))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (2073:2073:2073) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2688:2688:2688))
        (PORT d[1] (1825:1825:1825) (2133:2133:2133))
        (PORT d[2] (2435:2435:2435) (2827:2827:2827))
        (PORT d[3] (4492:4492:4492) (5272:5272:5272))
        (PORT d[4] (2134:2134:2134) (2510:2510:2510))
        (PORT d[5] (1479:1479:1479) (1700:1700:1700))
        (PORT d[6] (3978:3978:3978) (4579:4579:4579))
        (PORT d[7] (2000:2000:2000) (2315:2315:2315))
        (PORT d[8] (1800:1800:1800) (2047:2047:2047))
        (PORT d[9] (4081:4081:4081) (4676:4676:4676))
        (PORT d[10] (2188:2188:2188) (2586:2586:2586))
        (PORT d[11] (3178:3178:3178) (3683:3683:3683))
        (PORT d[12] (1228:1228:1228) (1435:1435:1435))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3829:3829:3829))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (2011:2011:2011) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1034:1034:1034))
        (PORT datab (1468:1468:1468) (1697:1697:1697))
        (PORT datac (646:646:646) (739:739:739))
        (PORT datad (843:843:843) (946:946:946))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (748:748:748))
        (PORT d[1] (1496:1496:1496) (1728:1728:1728))
        (PORT d[2] (851:851:851) (985:985:985))
        (PORT d[3] (1146:1146:1146) (1332:1332:1332))
        (PORT d[4] (2292:2292:2292) (2692:2692:2692))
        (PORT d[5] (871:871:871) (1013:1013:1013))
        (PORT d[6] (1278:1278:1278) (1455:1455:1455))
        (PORT d[7] (1887:1887:1887) (2150:2150:2150))
        (PORT d[8] (1071:1071:1071) (1238:1238:1238))
        (PORT d[9] (723:723:723) (833:833:833))
        (PORT d[10] (1566:1566:1566) (1819:1819:1819))
        (PORT d[11] (700:700:700) (810:810:810))
        (PORT d[12] (1751:1751:1751) (2043:2043:2043))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (5194:5194:5194))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (1129:1129:1129) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (1048:1048:1048))
        (PORT datab (1478:1478:1478) (1708:1708:1708))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (479:479:479) (537:537:537))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2319:2319:2319))
        (PORT d[1] (748:748:748) (868:868:868))
        (PORT d[2] (1358:1358:1358) (1557:1557:1557))
        (PORT d[3] (1341:1341:1341) (1554:1554:1554))
        (PORT d[4] (1151:1151:1151) (1313:1313:1313))
        (PORT d[5] (873:873:873) (1011:1011:1011))
        (PORT d[6] (1107:1107:1107) (1266:1266:1266))
        (PORT d[7] (1710:1710:1710) (1956:1956:1956))
        (PORT d[8] (1032:1032:1032) (1187:1187:1187))
        (PORT d[9] (846:846:846) (977:977:977))
        (PORT d[10] (1379:1379:1379) (1609:1609:1609))
        (PORT d[11] (2151:2151:2151) (2448:2448:2448))
        (PORT d[12] (2331:2331:2331) (2664:2664:2664))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3554:3554:3554))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (2010:2010:2010) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (923:923:923))
        (PORT d[1] (712:712:712) (825:825:825))
        (PORT d[2] (829:829:829) (955:955:955))
        (PORT d[3] (1158:1158:1158) (1349:1349:1349))
        (PORT d[4] (1309:1309:1309) (1502:1502:1502))
        (PORT d[5] (844:844:844) (976:976:976))
        (PORT d[6] (1283:1283:1283) (1466:1466:1466))
        (PORT d[7] (953:953:953) (1092:1092:1092))
        (PORT d[8] (1057:1057:1057) (1218:1218:1218))
        (PORT d[9] (1040:1040:1040) (1201:1201:1201))
        (PORT d[10] (1555:1555:1555) (1805:1805:1805))
        (PORT d[11] (805:805:805) (923:923:923))
        (PORT d[12] (1952:1952:1952) (2281:2281:2281))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (5196:5196:5196))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT d[0] (1064:1064:1064) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1044:1044:1044))
        (PORT datab (627:627:627) (712:712:712))
        (PORT datac (341:341:341) (389:389:389))
        (PORT datad (1454:1454:1454) (1676:1676:1676))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2131:2131:2131))
        (PORT d[1] (1388:1388:1388) (1610:1610:1610))
        (PORT d[2] (1516:1516:1516) (1730:1730:1730))
        (PORT d[3] (2106:2106:2106) (2446:2446:2446))
        (PORT d[4] (1074:1074:1074) (1259:1259:1259))
        (PORT d[5] (1841:1841:1841) (2153:2153:2153))
        (PORT d[6] (1650:1650:1650) (1890:1890:1890))
        (PORT d[7] (2773:2773:2773) (3163:3163:3163))
        (PORT d[8] (1374:1374:1374) (1566:1566:1566))
        (PORT d[9] (1706:1706:1706) (1968:1968:1968))
        (PORT d[10] (2128:2128:2128) (2511:2511:2511))
        (PORT d[11] (1621:1621:1621) (1845:1845:1845))
        (PORT d[12] (1617:1617:1617) (1848:1848:1848))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3239:3239:3239))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1403:1403:1403))
        (PORT d[0] (1808:1808:1808) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2881:2881:2881))
        (PORT d[1] (2004:2004:2004) (2336:2336:2336))
        (PORT d[2] (1654:1654:1654) (1869:1869:1869))
        (PORT d[3] (5061:5061:5061) (5925:5925:5925))
        (PORT d[4] (2329:2329:2329) (2737:2737:2737))
        (PORT d[5] (1294:1294:1294) (1489:1489:1489))
        (PORT d[6] (4151:4151:4151) (4776:4776:4776))
        (PORT d[7] (2179:2179:2179) (2514:2514:2514))
        (PORT d[8] (1650:1650:1650) (1882:1882:1882))
        (PORT d[9] (4246:4246:4246) (4857:4857:4857))
        (PORT d[10] (2362:2362:2362) (2780:2780:2780))
        (PORT d[11] (3365:3365:3365) (3897:3897:3897))
        (PORT d[12] (1232:1232:1232) (1440:1440:1440))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3207:3207:3207))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (2356:2356:2356) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1470:1470:1470) (1699:1699:1699))
        (PORT datac (1183:1183:1183) (1339:1339:1339))
        (PORT datad (785:785:785) (875:875:875))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2052:2052:2052))
        (PORT d[1] (1389:1389:1389) (1614:1614:1614))
        (PORT d[2] (2151:2151:2151) (2491:2491:2491))
        (PORT d[3] (1534:1534:1534) (1771:1771:1771))
        (PORT d[4] (1714:1714:1714) (2024:2024:2024))
        (PORT d[5] (2460:2460:2460) (2849:2849:2849))
        (PORT d[6] (2135:2135:2135) (2425:2425:2425))
        (PORT d[7] (1184:1184:1184) (1355:1355:1355))
        (PORT d[8] (4658:4658:4658) (5377:5377:5377))
        (PORT d[9] (1795:1795:1795) (2068:2068:2068))
        (PORT d[10] (2042:2042:2042) (2393:2393:2393))
        (PORT d[11] (2902:2902:2902) (3356:3356:3356))
        (PORT d[12] (3479:3479:3479) (3995:3995:3995))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (4220:4220:4220))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (1931:1931:1931) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2800:2800:2800))
        (PORT d[1] (1727:1727:1727) (2002:2002:2002))
        (PORT d[2] (2651:2651:2651) (3090:3090:3090))
        (PORT d[3] (1271:1271:1271) (1467:1467:1467))
        (PORT d[4] (2097:2097:2097) (2459:2459:2459))
        (PORT d[5] (867:867:867) (1003:1003:1003))
        (PORT d[6] (1437:1437:1437) (1633:1633:1633))
        (PORT d[7] (1893:1893:1893) (2156:2156:2156))
        (PORT d[8] (1242:1242:1242) (1433:1433:1433))
        (PORT d[9] (1240:1240:1240) (1436:1436:1436))
        (PORT d[10] (2610:2610:2610) (3041:3041:3041))
        (PORT d[11] (3314:3314:3314) (3832:3832:3832))
        (PORT d[12] (1742:1742:1742) (2033:2033:2033))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (5158:5158:5158))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1217:1217:1217) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2115:2115:2115))
        (PORT d[1] (1385:1385:1385) (1613:1613:1613))
        (PORT d[2] (1188:1188:1188) (1365:1365:1365))
        (PORT d[3] (2497:2497:2497) (2904:2904:2904))
        (PORT d[4] (832:832:832) (958:958:958))
        (PORT d[5] (2345:2345:2345) (2712:2712:2712))
        (PORT d[6] (2029:2029:2029) (2317:2317:2317))
        (PORT d[7] (1545:1545:1545) (1771:1771:1771))
        (PORT d[8] (1064:1064:1064) (1227:1227:1227))
        (PORT d[9] (2242:2242:2242) (2579:2579:2579))
        (PORT d[10] (1182:1182:1182) (1379:1379:1379))
        (PORT d[11] (2153:2153:2153) (2452:2452:2452))
        (PORT d[12] (2183:2183:2183) (2500:2500:2500))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3451:3451:3451))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT d[0] (1755:1755:1755) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2807:2807:2807))
        (PORT d[1] (1732:1732:1732) (2001:2001:2001))
        (PORT d[2] (2634:2634:2634) (3069:3069:3069))
        (PORT d[3] (988:988:988) (1154:1154:1154))
        (PORT d[4] (2119:2119:2119) (2495:2495:2495))
        (PORT d[5] (1031:1031:1031) (1188:1188:1188))
        (PORT d[6] (1462:1462:1462) (1664:1664:1664))
        (PORT d[7] (1887:1887:1887) (2149:2149:2149))
        (PORT d[8] (1337:1337:1337) (1532:1532:1532))
        (PORT d[9] (1231:1231:1231) (1423:1423:1423))
        (PORT d[10] (2625:2625:2625) (3064:3064:3064))
        (PORT d[11] (3294:3294:3294) (3805:3805:3805))
        (PORT d[12] (1728:1728:1728) (2017:2017:2017))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4995:4995:4995))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (1972:1972:1972) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (1050:1050:1050))
        (PORT datab (1479:1479:1479) (1709:1709:1709))
        (PORT datac (666:666:666) (762:762:762))
        (PORT datad (490:490:490) (551:551:551))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (832:832:832))
        (PORT datab (520:520:520) (592:592:592))
        (PORT datac (858:858:858) (1019:1019:1019))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (970:970:970))
        (PORT datab (1051:1051:1051) (1231:1231:1231))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (972:972:972))
        (PORT datab (1051:1051:1051) (1231:1231:1231))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2873:2873:2873) (3295:3295:3295))
        (PORT datab (852:852:852) (969:969:969))
        (PORT datac (2991:2991:2991) (3426:3426:3426))
        (PORT datad (2851:2851:2851) (3264:3264:3264))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2613:2613:2613))
        (PORT d[1] (2455:2455:2455) (2860:2860:2860))
        (PORT d[2] (2568:2568:2568) (2920:2920:2920))
        (PORT d[3] (3599:3599:3599) (4178:4178:4178))
        (PORT d[4] (1956:1956:1956) (2303:2303:2303))
        (PORT d[5] (2442:2442:2442) (2823:2823:2823))
        (PORT d[6] (2639:2639:2639) (2998:2998:2998))
        (PORT d[7] (2683:2683:2683) (3095:3095:3095))
        (PORT d[8] (2725:2725:2725) (3096:3096:3096))
        (PORT d[9] (2718:2718:2718) (3104:3104:3104))
        (PORT d[10] (2447:2447:2447) (2886:2886:2886))
        (PORT d[11] (2640:2640:2640) (3003:3003:3003))
        (PORT d[12] (3342:3342:3342) (3827:3827:3827))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4825:4825:4825))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2542:2542:2542) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2823:2823:2823))
        (PORT d[1] (2980:2980:2980) (3457:3457:3457))
        (PORT d[2] (2080:2080:2080) (2367:2367:2367))
        (PORT d[3] (2840:2840:2840) (3324:3324:3324))
        (PORT d[4] (2288:2288:2288) (2690:2690:2690))
        (PORT d[5] (2005:2005:2005) (2332:2332:2332))
        (PORT d[6] (2257:2257:2257) (2562:2562:2562))
        (PORT d[7] (3222:3222:3222) (3709:3709:3709))
        (PORT d[8] (2239:2239:2239) (2558:2558:2558))
        (PORT d[9] (2321:2321:2321) (2644:2644:2644))
        (PORT d[10] (3027:3027:3027) (3559:3559:3559))
        (PORT d[11] (2258:2258:2258) (2564:2564:2564))
        (PORT d[12] (2215:2215:2215) (2513:2513:2513))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (4305:4305:4305))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (PORT d[0] (2333:2333:2333) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2555:2555:2555))
        (PORT d[1] (1842:1842:1842) (2154:2154:2154))
        (PORT d[2] (2732:2732:2732) (3082:3082:3082))
        (PORT d[3] (4538:4538:4538) (5307:5307:5307))
        (PORT d[4] (2682:2682:2682) (3134:3134:3134))
        (PORT d[5] (2565:2565:2565) (2930:2930:2930))
        (PORT d[6] (3247:3247:3247) (3738:3738:3738))
        (PORT d[7] (2087:2087:2087) (2398:2398:2398))
        (PORT d[8] (3012:3012:3012) (3464:3464:3464))
        (PORT d[9] (3012:3012:3012) (3418:3418:3418))
        (PORT d[10] (1314:1314:1314) (1543:1543:1543))
        (PORT d[11] (2488:2488:2488) (2839:2839:2839))
        (PORT d[12] (2741:2741:2741) (3090:3090:3090))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (5159:5159:5159))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (3255:3255:3255) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2318:2318:2318))
        (PORT datab (372:372:372) (431:431:431))
        (PORT datac (2083:2083:2083) (2366:2366:2366))
        (PORT datad (659:659:659) (738:738:738))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (2320:2320:2320))
        (PORT datab (711:711:711) (811:811:811))
        (PORT datac (2082:2082:2082) (2365:2365:2365))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3545:3545:3545))
        (PORT d[1] (3001:3001:3001) (3497:3497:3497))
        (PORT d[2] (2584:2584:2584) (2938:2938:2938))
        (PORT d[3] (2873:2873:2873) (3373:3373:3373))
        (PORT d[4] (1754:1754:1754) (2073:2073:2073))
        (PORT d[5] (3062:3062:3062) (3539:3539:3539))
        (PORT d[6] (2562:2562:2562) (2930:2930:2930))
        (PORT d[7] (3224:3224:3224) (3710:3710:3710))
        (PORT d[8] (3213:3213:3213) (3674:3674:3674))
        (PORT d[9] (2563:2563:2563) (2919:2919:2919))
        (PORT d[10] (2930:2930:2930) (3434:3434:3434))
        (PORT d[11] (3916:3916:3916) (4533:4533:4533))
        (PORT d[12] (3457:3457:3457) (3974:3974:3974))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3912:3912:3912) (4450:4450:4450))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (1527:1527:1527) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2994:2994:2994))
        (PORT d[1] (2596:2596:2596) (3018:3018:3018))
        (PORT d[2] (2423:2423:2423) (2752:2752:2752))
        (PORT d[3] (3429:3429:3429) (3986:3986:3986))
        (PORT d[4] (1946:1946:1946) (2286:2286:2286))
        (PORT d[5] (2464:2464:2464) (2850:2850:2850))
        (PORT d[6] (2472:2472:2472) (2808:2808:2808))
        (PORT d[7] (2846:2846:2846) (3281:3281:3281))
        (PORT d[8] (2902:2902:2902) (3305:3305:3305))
        (PORT d[9] (2557:2557:2557) (2922:2922:2922))
        (PORT d[10] (2628:2628:2628) (3096:3096:3096))
        (PORT d[11] (2463:2463:2463) (2801:2801:2801))
        (PORT d[12] (2500:2500:2500) (2825:2825:2825))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4820:4820:4820))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (2425:2425:2425) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (3237:3237:3237))
        (PORT d[1] (1762:1762:1762) (2046:2046:2046))
        (PORT d[2] (1868:1868:1868) (2127:2127:2127))
        (PORT d[3] (3399:3399:3399) (3948:3948:3948))
        (PORT d[4] (2484:2484:2484) (2920:2920:2920))
        (PORT d[5] (3191:3191:3191) (3685:3685:3685))
        (PORT d[6] (2461:2461:2461) (2798:2798:2798))
        (PORT d[7] (2199:2199:2199) (2507:2507:2507))
        (PORT d[8] (2602:2602:2602) (2978:2978:2978))
        (PORT d[9] (2540:2540:2540) (2901:2901:2901))
        (PORT d[10] (3186:3186:3186) (3741:3741:3741))
        (PORT d[11] (2450:2450:2450) (2779:2779:2779))
        (PORT d[12] (2419:2419:2419) (2749:2749:2749))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4022:4022:4022))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (3085:3085:3085) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (2320:2320:2320))
        (PORT datab (799:799:799) (911:911:911))
        (PORT datac (2082:2082:2082) (2365:2365:2365))
        (PORT datad (460:460:460) (523:523:523))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2384:2384:2384))
        (PORT d[1] (1794:1794:1794) (2084:2084:2084))
        (PORT d[2] (1715:1715:1715) (1951:1951:1951))
        (PORT d[3] (3198:3198:3198) (3738:3738:3738))
        (PORT d[4] (2628:2628:2628) (3068:3068:3068))
        (PORT d[5] (3187:3187:3187) (3675:3675:3675))
        (PORT d[6] (2645:2645:2645) (3012:3012:3012))
        (PORT d[7] (2211:2211:2211) (2517:2517:2517))
        (PORT d[8] (2599:2599:2599) (2969:2969:2969))
        (PORT d[9] (2520:2520:2520) (2876:2876:2876))
        (PORT d[10] (1515:1515:1515) (1792:1792:1792))
        (PORT d[11] (2629:2629:2629) (2984:2984:2984))
        (PORT d[12] (2428:2428:2428) (2760:2760:2760))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3892:3892:3892))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT d[0] (1946:1946:1946) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (941:941:941))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2082:2082:2082) (2365:2365:2365))
        (PORT datad (516:516:516) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2402:2402:2402))
        (PORT d[1] (1607:1607:1607) (1867:1867:1867))
        (PORT d[2] (1896:1896:1896) (2162:2162:2162))
        (PORT d[3] (3023:3023:3023) (3539:3539:3539))
        (PORT d[4] (2489:2489:2489) (2923:2923:2923))
        (PORT d[5] (2993:2993:2993) (3451:3451:3451))
        (PORT d[6] (2466:2466:2466) (2808:2808:2808))
        (PORT d[7] (2191:2191:2191) (2496:2496:2496))
        (PORT d[8] (2410:2410:2410) (2750:2750:2750))
        (PORT d[9] (2520:2520:2520) (2876:2876:2876))
        (PORT d[10] (3205:3205:3205) (3756:3756:3756))
        (PORT d[11] (2455:2455:2455) (2789:2789:2789))
        (PORT d[12] (2404:2404:2404) (2731:2731:2731))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (4102:4102:4102))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2427:2427:2427) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3457:3457:3457))
        (PORT d[1] (1773:1773:1773) (2056:2056:2056))
        (PORT d[2] (1719:1719:1719) (1959:1959:1959))
        (PORT d[3] (3202:3202:3202) (3744:3744:3744))
        (PORT d[4] (2670:2670:2670) (3130:3130:3130))
        (PORT d[5] (1970:1970:1970) (2294:2294:2294))
        (PORT d[6] (2640:2640:2640) (3001:3001:3001))
        (PORT d[7] (2365:2365:2365) (2692:2692:2692))
        (PORT d[8] (2587:2587:2587) (2950:2950:2950))
        (PORT d[9] (2697:2697:2697) (3077:3077:3077))
        (PORT d[10] (1694:1694:1694) (1998:1998:1998))
        (PORT d[11] (2622:2622:2622) (2973:2973:2973))
        (PORT d[12] (2617:2617:2617) (2981:2981:2981))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3901:3901:3901))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1400:1400:1400))
        (PORT d[0] (1860:1860:1860) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2319:2319:2319))
        (PORT datab (470:470:470) (545:545:545))
        (PORT datac (2083:2083:2083) (2366:2366:2366))
        (PORT datad (609:609:609) (687:687:687))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2971:2971:2971))
        (PORT d[1] (2169:2169:2169) (2532:2532:2532))
        (PORT d[2] (3489:3489:3489) (3960:3960:3960))
        (PORT d[3] (4059:4059:4059) (4724:4724:4724))
        (PORT d[4] (1741:1741:1741) (2049:2049:2049))
        (PORT d[5] (2841:2841:2841) (3330:3330:3330))
        (PORT d[6] (3235:3235:3235) (3724:3724:3724))
        (PORT d[7] (3240:3240:3240) (3672:3672:3672))
        (PORT d[8] (3640:3640:3640) (4177:4177:4177))
        (PORT d[9] (3695:3695:3695) (4177:4177:4177))
        (PORT d[10] (1606:1606:1606) (1897:1897:1897))
        (PORT d[11] (2737:2737:2737) (3160:3160:3160))
        (PORT d[12] (2894:2894:2894) (3317:3317:3317))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4612:4612:4612))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (2969:2969:2969) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (3005:3005:3005))
        (PORT d[1] (2614:2614:2614) (3042:3042:3042))
        (PORT d[2] (2397:2397:2397) (2729:2729:2729))
        (PORT d[3] (3420:3420:3420) (3978:3978:3978))
        (PORT d[4] (1933:1933:1933) (2276:2276:2276))
        (PORT d[5] (2657:2657:2657) (3080:3080:3080))
        (PORT d[6] (2461:2461:2461) (2797:2797:2797))
        (PORT d[7] (3042:3042:3042) (3507:3507:3507))
        (PORT d[8] (2909:2909:2909) (3313:3313:3313))
        (PORT d[9] (2508:2508:2508) (2858:2858:2858))
        (PORT d[10] (2648:2648:2648) (3121:3121:3121))
        (PORT d[11] (2465:2465:2465) (2806:2806:2806))
        (PORT d[12] (3456:3456:3456) (3952:3952:3952))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4621:4621:4621))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (3475:3475:3475) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2319:2319:2319))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1930:1930:1930) (2130:2130:2130))
        (PORT datad (607:607:607) (686:686:686))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (2241:2241:2241))
        (PORT datab (2094:2094:2094) (2389:2389:2389))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (2238:2238:2238))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (2163:2163:2163) (2449:2449:2449))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3009:3009:3009) (3451:3451:3451))
        (PORT datab (2867:2867:2867) (3290:3290:3290))
        (PORT datac (497:497:497) (564:564:564))
        (PORT datad (2857:2857:2857) (3268:3268:3268))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (587:587:587))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (1185:1185:1185) (1392:1392:1392))
        (PORT datad (306:306:306) (353:353:353))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1184:1184:1184) (1390:1390:1390))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (2174:2174:2174))
        (PORT datab (3108:3108:3108) (3570:3570:3570))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3997:3997:3997))
        (PORT d[1] (1640:1640:1640) (1910:1910:1910))
        (PORT d[2] (3646:3646:3646) (4139:4139:4139))
        (PORT d[3] (4748:4748:4748) (5565:5565:5565))
        (PORT d[4] (1323:1323:1323) (1568:1568:1568))
        (PORT d[5] (1808:1808:1808) (2064:2064:2064))
        (PORT d[6] (3246:3246:3246) (3739:3739:3739))
        (PORT d[7] (2480:2480:2480) (2856:2856:2856))
        (PORT d[8] (3003:3003:3003) (3443:3443:3443))
        (PORT d[9] (3944:3944:3944) (4494:4494:4494))
        (PORT d[10] (1324:1324:1324) (1561:1561:1561))
        (PORT d[11] (3383:3383:3383) (3868:3868:3868))
        (PORT d[12] (1448:1448:1448) (1688:1688:1688))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (4250:4250:4250))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT d[0] (1988:1988:1988) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1703:1703:1703))
        (PORT d[1] (2002:2002:2002) (2336:2336:2336))
        (PORT d[2] (1509:1509:1509) (1712:1712:1712))
        (PORT d[3] (4421:4421:4421) (5185:5185:5185))
        (PORT d[4] (1677:1677:1677) (1972:1972:1972))
        (PORT d[5] (1447:1447:1447) (1652:1652:1652))
        (PORT d[6] (3408:3408:3408) (3924:3924:3924))
        (PORT d[7] (2688:2688:2688) (3094:3094:3094))
        (PORT d[8] (1789:1789:1789) (2035:2035:2035))
        (PORT d[9] (4224:4224:4224) (4788:4788:4788))
        (PORT d[10] (1685:1685:1685) (1970:1970:1970))
        (PORT d[11] (3587:3587:3587) (4097:4097:4097))
        (PORT d[12] (1589:1589:1589) (1849:1849:1849))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3874:3874:3874))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (2300:2300:2300) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1528:1528:1528))
        (PORT d[1] (2184:2184:2184) (2544:2544:2544))
        (PORT d[2] (1333:1333:1333) (1511:1511:1511))
        (PORT d[3] (4617:4617:4617) (5414:5414:5414))
        (PORT d[4] (1999:1999:1999) (2340:2340:2340))
        (PORT d[5] (1426:1426:1426) (1628:1628:1628))
        (PORT d[6] (3409:3409:3409) (3921:3921:3921))
        (PORT d[7] (2850:2850:2850) (3271:3271:3271))
        (PORT d[8] (1461:1461:1461) (1663:1663:1663))
        (PORT d[9] (4295:4295:4295) (4887:4887:4887))
        (PORT d[10] (1701:1701:1701) (1989:1989:1989))
        (PORT d[11] (2618:2618:2618) (3019:3019:3019))
        (PORT d[12] (1752:1752:1752) (2030:2030:2030))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3653:3653:3653))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (1772:1772:1772) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3260:3260:3260) (3793:3793:3793))
        (PORT datab (1348:1348:1348) (1541:1541:1541))
        (PORT datac (363:363:363) (425:425:425))
        (PORT datad (334:334:334) (381:381:381))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1348:1348:1348))
        (PORT d[1] (2359:2359:2359) (2733:2733:2733))
        (PORT d[2] (1172:1172:1172) (1319:1319:1319))
        (PORT d[3] (4782:4782:4782) (5597:5597:5597))
        (PORT d[4] (1838:1838:1838) (2150:2150:2150))
        (PORT d[5] (1255:1255:1255) (1433:1433:1433))
        (PORT d[6] (3431:3431:3431) (3953:3953:3953))
        (PORT d[7] (1265:1265:1265) (1467:1467:1467))
        (PORT d[8] (1244:1244:1244) (1404:1404:1404))
        (PORT d[9] (4431:4431:4431) (5030:5030:5030))
        (PORT d[10] (1492:1492:1492) (1757:1757:1757))
        (PORT d[11] (2601:2601:2601) (3003:3003:3003))
        (PORT d[12] (992:992:992) (1164:1164:1164))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3423:3423:3423))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1348:1348:1348))
        (PORT d[0] (1335:1335:1335) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (874:874:874))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (478:478:478) (549:549:549))
        (PORT datad (1329:1329:1329) (1509:1509:1509))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1716:1716:1716))
        (PORT d[1] (1838:1838:1838) (2147:2147:2147))
        (PORT d[2] (3840:3840:3840) (4360:4360:4360))
        (PORT d[3] (4421:4421:4421) (5186:5186:5186))
        (PORT d[4] (1833:1833:1833) (2154:2154:2154))
        (PORT d[5] (1448:1448:1448) (1652:1652:1652))
        (PORT d[6] (3549:3549:3549) (4070:4070:4070))
        (PORT d[7] (2687:2687:2687) (3093:3093:3093))
        (PORT d[8] (1658:1658:1658) (1892:1892:1892))
        (PORT d[9] (4097:4097:4097) (4660:4660:4660))
        (PORT d[10] (1332:1332:1332) (1578:1578:1578))
        (PORT d[11] (3586:3586:3586) (4096:4096:4096))
        (PORT d[12] (1575:1575:1575) (1829:1829:1829))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3885:3885:3885))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (2739:2739:2739) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3958:3958:3958))
        (PORT d[1] (1567:1567:1567) (1834:1834:1834))
        (PORT d[2] (3481:3481:3481) (3949:3949:3949))
        (PORT d[3] (4601:4601:4601) (5400:5400:5400))
        (PORT d[4] (1498:1498:1498) (1758:1758:1758))
        (PORT d[5] (1816:1816:1816) (2073:2073:2073))
        (PORT d[6] (3413:3413:3413) (3917:3917:3917))
        (PORT d[7] (2668:2668:2668) (3067:3067:3067))
        (PORT d[8] (3165:3165:3165) (3628:3628:3628))
        (PORT d[9] (3749:3749:3749) (4266:4266:4266))
        (PORT d[10] (1296:1296:1296) (1523:1523:1523))
        (PORT d[11] (3227:3227:3227) (3688:3688:3688))
        (PORT d[12] (1441:1441:1441) (1680:1680:1680))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (4292:4292:4292))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (3989:3989:3989) (4501:4501:4501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3816:3816:3816))
        (PORT d[1] (1818:1818:1818) (2124:2124:2124))
        (PORT d[2] (3652:3652:3652) (4147:4147:4147))
        (PORT d[3] (4756:4756:4756) (5573:5573:5573))
        (PORT d[4] (1488:1488:1488) (1756:1756:1756))
        (PORT d[5] (1795:1795:1795) (2049:2049:2049))
        (PORT d[6] (3222:3222:3222) (3702:3702:3702))
        (PORT d[7] (2480:2480:2480) (2852:2852:2852))
        (PORT d[8] (3336:3336:3336) (3821:3821:3821))
        (PORT d[9] (3934:3934:3934) (4480:4480:4480))
        (PORT d[10] (1344:1344:1344) (1589:1589:1589))
        (PORT d[11] (3403:3403:3403) (3892:3892:3892))
        (PORT d[12] (1407:1407:1407) (1642:1642:1642))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (4097:4097:4097))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (1797:1797:1797) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3259:3259:3259) (3791:3791:3791))
        (PORT datab (1341:1341:1341) (1534:1534:1534))
        (PORT datac (814:814:814) (923:923:923))
        (PORT datad (657:657:657) (753:753:753))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1947:1947:1947))
        (PORT d[1] (1542:1542:1542) (1796:1796:1796))
        (PORT d[2] (2262:2262:2262) (2641:2641:2641))
        (PORT d[3] (4658:4658:4658) (5441:5441:5441))
        (PORT d[4] (1713:1713:1713) (2021:2021:2021))
        (PORT d[5] (1863:1863:1863) (2140:2140:2140))
        (PORT d[6] (3625:3625:3625) (4178:4178:4178))
        (PORT d[7] (1738:1738:1738) (2019:2019:2019))
        (PORT d[8] (2184:2184:2184) (2488:2488:2488))
        (PORT d[9] (3526:3526:3526) (4027:4027:4027))
        (PORT d[10] (2013:2013:2013) (2379:2379:2379))
        (PORT d[11] (2798:2798:2798) (3230:3230:3230))
        (PORT d[12] (1242:1242:1242) (1452:1452:1452))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3442:3442:3442))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT d[0] (1976:1976:1976) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (538:538:538))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3235:3235:3235) (3765:3765:3765))
        (PORT datad (1303:1303:1303) (1462:1462:1462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1365:1365:1365))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1263:1263:1263) (1442:1442:1442))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2700:2700:2700))
        (PORT d[1] (2009:2009:2009) (2340:2340:2340))
        (PORT d[2] (1515:1515:1515) (1717:1717:1717))
        (PORT d[3] (4910:4910:4910) (5758:5758:5758))
        (PORT d[4] (2321:2321:2321) (2725:2725:2725))
        (PORT d[5] (1467:1467:1467) (1684:1684:1684))
        (PORT d[6] (4157:4157:4157) (4788:4788:4788))
        (PORT d[7] (2008:2008:2008) (2324:2324:2324))
        (PORT d[8] (1794:1794:1794) (2043:2043:2043))
        (PORT d[9] (4120:4120:4120) (4725:4725:4725))
        (PORT d[10] (2195:2195:2195) (2593:2593:2593))
        (PORT d[11] (3345:3345:3345) (3869:3869:3869))
        (PORT d[12] (1246:1246:1246) (1460:1460:1460))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (4043:4043:4043))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (PORT d[0] (1821:1821:1821) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2154:2154:2154))
        (PORT d[1] (1647:1647:1647) (1927:1927:1927))
        (PORT d[2] (2246:2246:2246) (2615:2615:2615))
        (PORT d[3] (4511:4511:4511) (5294:5294:5294))
        (PORT d[4] (1946:1946:1946) (2293:2293:2293))
        (PORT d[5] (1819:1819:1819) (2085:2085:2085))
        (PORT d[6] (3822:3822:3822) (4400:4400:4400))
        (PORT d[7] (1706:1706:1706) (1980:1980:1980))
        (PORT d[8] (2003:2003:2003) (2281:2281:2281))
        (PORT d[9] (3724:3724:3724) (4255:4255:4255))
        (PORT d[10] (1968:1968:1968) (2321:2321:2321))
        (PORT d[11] (2794:2794:2794) (3224:3224:3224))
        (PORT d[12] (1238:1238:1238) (1448:1448:1448))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3624:3624:3624))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (2042:2042:2042) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3258:3258:3258) (3790:3790:3790))
        (PORT datab (1337:1337:1337) (1529:1529:1529))
        (PORT datac (877:877:877) (990:990:990))
        (PORT datad (893:893:893) (1029:1029:1029))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (4159:4159:4159))
        (PORT d[1] (1654:1654:1654) (1936:1936:1936))
        (PORT d[2] (3663:3663:3663) (4161:4161:4161))
        (PORT d[3] (4778:4778:4778) (5603:5603:5603))
        (PORT d[4] (1662:1662:1662) (1945:1945:1945))
        (PORT d[5] (1632:1632:1632) (1863:1863:1863))
        (PORT d[6] (3429:3429:3429) (3948:3948:3948))
        (PORT d[7] (2500:2500:2500) (2880:2880:2880))
        (PORT d[8] (1831:1831:1831) (2087:2087:2087))
        (PORT d[9] (3923:3923:3923) (4464:4464:4464))
        (PORT d[10] (1484:1484:1484) (1740:1740:1740))
        (PORT d[11] (3404:3404:3404) (3893:3893:3893))
        (PORT d[12] (1403:1403:1403) (1632:1632:1632))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (4099:4099:4099))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT d[0] (2018:2018:2018) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3258:3258:3258) (3790:3790:3790))
        (PORT datab (1336:1336:1336) (1528:1528:1528))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (616:616:616) (691:691:691))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1360:1360:1360))
        (PORT datab (1282:1282:1282) (1468:1468:1468))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2906:2906:2906) (3337:3337:3337))
        (PORT datab (3050:3050:3050) (3488:3488:3488))
        (PORT datac (3141:3141:3141) (3592:3592:3592))
        (PORT datad (1127:1127:1127) (1311:1311:1311))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (3009:3009:3009))
        (PORT d[1] (2632:2632:2632) (3067:3067:3067))
        (PORT d[2] (2400:2400:2400) (2730:2730:2730))
        (PORT d[3] (3422:3422:3422) (3977:3977:3977))
        (PORT d[4] (1949:1949:1949) (2293:2293:2293))
        (PORT d[5] (2465:2465:2465) (2851:2851:2851))
        (PORT d[6] (2464:2464:2464) (2800:2800:2800))
        (PORT d[7] (3017:3017:3017) (3475:3475:3475))
        (PORT d[8] (2896:2896:2896) (3293:3293:3293))
        (PORT d[9] (2537:2537:2537) (2898:2898:2898))
        (PORT d[10] (2647:2647:2647) (3120:3120:3120))
        (PORT d[11] (2456:2456:2456) (2792:2792:2792))
        (PORT d[12] (3457:3457:3457) (3954:3954:3954))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4622:4622:4622))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1367:1367:1367))
        (PORT d[0] (2707:2707:2707) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3258:3258:3258))
        (PORT d[1] (2042:2042:2042) (2356:2356:2356))
        (PORT d[2] (2822:2822:2822) (3205:3205:3205))
        (PORT d[3] (2261:2261:2261) (2651:2651:2651))
        (PORT d[4] (2483:2483:2483) (2908:2908:2908))
        (PORT d[5] (1631:1631:1631) (1899:1899:1899))
        (PORT d[6] (3193:3193:3193) (3650:3650:3650))
        (PORT d[7] (2379:2379:2379) (2723:2723:2723))
        (PORT d[8] (3776:3776:3776) (4316:4316:4316))
        (PORT d[9] (1598:1598:1598) (1827:1827:1827))
        (PORT d[10] (1844:1844:1844) (2156:2156:2156))
        (PORT d[11] (2379:2379:2379) (2703:2703:2703))
        (PORT d[12] (2422:2422:2422) (2769:2769:2769))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3810:3810:3810))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT d[0] (1800:1800:1800) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3114:3114:3114))
        (PORT d[1] (3358:3358:3358) (3898:3898:3898))
        (PORT d[2] (2775:2775:2775) (3144:3144:3144))
        (PORT d[3] (2270:2270:2270) (2658:2658:2658))
        (PORT d[4] (2447:2447:2447) (2872:2872:2872))
        (PORT d[5] (1817:1817:1817) (2111:2111:2111))
        (PORT d[6] (3016:3016:3016) (3452:3452:3452))
        (PORT d[7] (2208:2208:2208) (2526:2526:2526))
        (PORT d[8] (3599:3599:3599) (4117:4117:4117))
        (PORT d[9] (1795:1795:1795) (2060:2060:2060))
        (PORT d[10] (1657:1657:1657) (1937:1937:1937))
        (PORT d[11] (2442:2442:2442) (2785:2785:2785))
        (PORT d[12] (2251:2251:2251) (2574:2574:2574))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3959:3959:3959))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (PORT d[0] (2774:2774:2774) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (586:586:586))
        (PORT datab (2600:2600:2600) (3004:3004:3004))
        (PORT datac (492:492:492) (557:557:557))
        (PORT datad (1525:1525:1525) (1772:1772:1772))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1370:1370:1370))
        (PORT datab (1545:1545:1545) (1798:1798:1798))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (2584:2584:2584) (2978:2978:2978))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3592:3592:3592))
        (PORT d[1] (1986:1986:1986) (2302:2302:2302))
        (PORT d[2] (3273:3273:3273) (3706:3706:3706))
        (PORT d[3] (4487:4487:4487) (5247:5247:5247))
        (PORT d[4] (3080:3080:3080) (3589:3589:3589))
        (PORT d[5] (2189:2189:2189) (2500:2500:2500))
        (PORT d[6] (3193:3193:3193) (3667:3667:3667))
        (PORT d[7] (2472:2472:2472) (2841:2841:2841))
        (PORT d[8] (2997:2997:2997) (3443:3443:3443))
        (PORT d[9] (3576:3576:3576) (4070:4070:4070))
        (PORT d[10] (1141:1141:1141) (1348:1348:1348))
        (PORT d[11] (3006:3006:3006) (3430:3430:3430))
        (PORT d[12] (3106:3106:3106) (3500:3500:3500))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4661:4661:4661))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (PORT d[0] (2141:2141:2141) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3091:3091:3091))
        (PORT d[1] (1720:1720:1720) (1994:1994:1994))
        (PORT d[2] (2795:2795:2795) (3173:3173:3173))
        (PORT d[3] (2270:2270:2270) (2658:2658:2658))
        (PORT d[4] (2470:2470:2470) (2902:2902:2902))
        (PORT d[5] (1821:1821:1821) (2118:2118:2118))
        (PORT d[6] (3175:3175:3175) (3630:3630:3630))
        (PORT d[7] (2203:2203:2203) (2523:2523:2523))
        (PORT d[8] (3746:3746:3746) (4278:4278:4278))
        (PORT d[9] (1771:1771:1771) (2030:2030:2030))
        (PORT d[10] (1823:1823:1823) (2127:2127:2127))
        (PORT d[11] (2441:2441:2441) (2780:2780:2780))
        (PORT d[12] (2251:2251:2251) (2574:2574:2574))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3810:3810:3810))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (PORT d[0] (2273:2273:2273) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1327:1327:1327))
        (PORT datab (2607:2607:2607) (3012:3012:3012))
        (PORT datac (506:506:506) (576:576:576))
        (PORT datad (1529:1529:1529) (1776:1776:1776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3735:3735:3735))
        (PORT d[1] (1661:1661:1661) (1945:1945:1945))
        (PORT d[2] (3291:3291:3291) (3727:3727:3727))
        (PORT d[3] (4392:4392:4392) (5158:5158:5158))
        (PORT d[4] (1310:1310:1310) (1544:1544:1544))
        (PORT d[5] (2012:2012:2012) (2298:2298:2298))
        (PORT d[6] (3226:3226:3226) (3708:3708:3708))
        (PORT d[7] (2494:2494:2494) (2871:2871:2871))
        (PORT d[8] (2805:2805:2805) (3218:3218:3218))
        (PORT d[9] (3559:3559:3559) (4045:4045:4045))
        (PORT d[10] (1121:1121:1121) (1325:1325:1325))
        (PORT d[11] (3026:3026:3026) (3454:3454:3454))
        (PORT d[12] (1508:1508:1508) (1739:1739:1739))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4535:4535:4535))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1392:1392:1392))
        (PORT d[0] (1737:1737:1737) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3534:3534:3534))
        (PORT d[1] (2288:2288:2288) (2664:2664:2664))
        (PORT d[2] (3863:3863:3863) (4385:4385:4385))
        (PORT d[3] (3930:3930:3930) (4592:4592:4592))
        (PORT d[4] (1762:1762:1762) (2075:2075:2075))
        (PORT d[5] (2801:2801:2801) (3273:3273:3273))
        (PORT d[6] (3602:3602:3602) (4147:4147:4147))
        (PORT d[7] (3706:3706:3706) (4199:4199:4199))
        (PORT d[8] (3804:3804:3804) (4378:4378:4378))
        (PORT d[9] (4034:4034:4034) (4569:4569:4569))
        (PORT d[10] (1574:1574:1574) (1859:1859:1859))
        (PORT d[11] (2558:2558:2558) (2946:2946:2946))
        (PORT d[12] (3187:3187:3187) (3646:3646:3646))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (4223:4223:4223))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (2108:2108:2108) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1550:1550:1550) (1805:1805:1805))
        (PORT datac (1158:1158:1158) (1304:1304:1304))
        (PORT datad (885:885:885) (1025:1025:1025))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3672:3672:3672))
        (PORT d[1] (1770:1770:1770) (2051:2051:2051))
        (PORT d[2] (1511:1511:1511) (1722:1722:1722))
        (PORT d[3] (3526:3526:3526) (4100:4100:4100))
        (PORT d[4] (1068:1068:1068) (1240:1240:1240))
        (PORT d[5] (1805:1805:1805) (2097:2097:2097))
        (PORT d[6] (2813:2813:2813) (3198:3198:3198))
        (PORT d[7] (2562:2562:2562) (2924:2924:2924))
        (PORT d[8] (1571:1571:1571) (1799:1799:1799))
        (PORT d[9] (2887:2887:2887) (3294:3294:3294))
        (PORT d[10] (1920:1920:1920) (2265:2265:2265))
        (PORT d[11] (2811:2811:2811) (3191:3191:3191))
        (PORT d[12] (1571:1571:1571) (1788:1788:1788))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3630:3630:3630))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT d[0] (1847:1847:1847) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3683:3683:3683))
        (PORT d[1] (1780:1780:1780) (2065:2065:2065))
        (PORT d[2] (1546:1546:1546) (1764:1764:1764))
        (PORT d[3] (3382:3382:3382) (3950:3950:3950))
        (PORT d[4] (2841:2841:2841) (3318:3318:3318))
        (PORT d[5] (1819:1819:1819) (2117:2117:2117))
        (PORT d[6] (2823:2823:2823) (3208:3208:3208))
        (PORT d[7] (2538:2538:2538) (2885:2885:2885))
        (PORT d[8] (1580:1580:1580) (1809:1809:1809))
        (PORT d[9] (2868:2868:2868) (3269:3269:3269))
        (PORT d[10] (1884:1884:1884) (2216:2216:2216))
        (PORT d[11] (2798:2798:2798) (3172:3172:3172))
        (PORT d[12] (2786:2786:2786) (3170:3170:3170))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3701:3701:3701))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1409:1409:1409))
        (PORT d[0] (2154:2154:2154) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3445:3445:3445))
        (PORT d[1] (2074:2074:2074) (2408:2408:2408))
        (PORT d[2] (2994:2994:2994) (3396:3396:3396))
        (PORT d[3] (2376:2376:2376) (2780:2780:2780))
        (PORT d[4] (2644:2644:2644) (3097:3097:3097))
        (PORT d[5] (1426:1426:1426) (1657:1657:1657))
        (PORT d[6] (1434:1434:1434) (1644:1644:1644))
        (PORT d[7] (2389:2389:2389) (2734:2734:2734))
        (PORT d[8] (3785:3785:3785) (4325:4325:4325))
        (PORT d[9] (1435:1435:1435) (1643:1643:1643))
        (PORT d[10] (2026:2026:2026) (2362:2362:2362))
        (PORT d[11] (2631:2631:2631) (3000:3000:3000))
        (PORT d[12] (2429:2429:2429) (2777:2777:2777))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3598:3598:3598))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (1815:1815:1815) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3601:3601:3601))
        (PORT d[1] (2273:2273:2273) (2642:2642:2642))
        (PORT d[2] (3009:3009:3009) (3420:3420:3420))
        (PORT d[3] (1999:1999:1999) (2346:2346:2346))
        (PORT d[4] (1151:1151:1151) (1361:1361:1361))
        (PORT d[5] (1416:1416:1416) (1645:1645:1645))
        (PORT d[6] (1619:1619:1619) (1864:1864:1864))
        (PORT d[7] (2581:2581:2581) (2956:2956:2956))
        (PORT d[8] (3933:3933:3933) (4492:4492:4492))
        (PORT d[9] (1419:1419:1419) (1626:1626:1626))
        (PORT d[10] (2204:2204:2204) (2567:2567:2567))
        (PORT d[11] (2788:2788:2788) (3175:3175:3175))
        (PORT d[12] (2607:2607:2607) (2982:2982:2982))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3597:3597:3597))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (PORT d[0] (1432:1432:1432) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (618:618:618))
        (PORT datab (2601:2601:2601) (3005:3005:3005))
        (PORT datac (516:516:516) (580:580:580))
        (PORT datad (1526:1526:1526) (1772:1772:1772))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (617:617:617))
        (PORT datab (2603:2603:2603) (3008:3008:3008))
        (PORT datac (679:679:679) (769:769:769))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1460:1460:1460) (1746:1746:1746))
        (PORT datad (1423:1423:1423) (1637:1637:1637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (350:350:350))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1461:1461:1461) (1747:1747:1747))
        (PORT datad (1420:1420:1420) (1634:1634:1634))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (892:892:892))
        (PORT datab (3052:3052:3052) (3491:3491:3491))
        (PORT datac (2886:2886:2886) (3316:3316:3316))
        (PORT datad (2894:2894:2894) (3306:3306:3306))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3870:3870:3870))
        (PORT d[1] (1944:1944:1944) (2249:2249:2249))
        (PORT d[2] (1677:1677:1677) (1910:1910:1910))
        (PORT d[3] (3548:3548:3548) (4130:4130:4130))
        (PORT d[4] (1086:1086:1086) (1263:1263:1263))
        (PORT d[5] (1799:1799:1799) (2090:2090:2090))
        (PORT d[6] (2814:2814:2814) (3199:3199:3199))
        (PORT d[7] (2589:2589:2589) (2955:2955:2955))
        (PORT d[8] (2957:2957:2957) (3375:3375:3375))
        (PORT d[9] (2875:2875:2875) (3276:3276:3276))
        (PORT d[10] (1917:1917:1917) (2260:2260:2260))
        (PORT d[11] (2803:2803:2803) (3180:3180:3180))
        (PORT d[12] (2779:2779:2779) (3161:3161:3161))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3484:3484:3484))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (2309:2309:2309) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2447:2447:2447))
        (PORT d[1] (1511:1511:1511) (1752:1752:1752))
        (PORT d[2] (2278:2278:2278) (2665:2665:2665))
        (PORT d[3] (1325:1325:1325) (1539:1539:1539))
        (PORT d[4] (1931:1931:1931) (2278:2278:2278))
        (PORT d[5] (2812:2812:2812) (3248:3248:3248))
        (PORT d[6] (2481:2481:2481) (2812:2812:2812))
        (PORT d[7] (1531:1531:1531) (1745:1745:1745))
        (PORT d[8] (1415:1415:1415) (1622:1622:1622))
        (PORT d[9] (1604:1604:1604) (1855:1855:1855))
        (PORT d[10] (2460:2460:2460) (2883:2883:2883))
        (PORT d[11] (3092:3092:3092) (3575:3575:3575))
        (PORT d[12] (3513:3513:3513) (4038:4038:4038))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4793:4793:4793))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (2223:2223:2223) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (2003:2003:2003))
        (PORT d[1] (1976:1976:1976) (2302:2302:2302))
        (PORT d[2] (1825:1825:1825) (2024:2024:2024))
        (PORT d[3] (4488:4488:4488) (5246:5246:5246))
        (PORT d[4] (1535:1535:1535) (1801:1801:1801))
        (PORT d[5] (2092:2092:2092) (2358:2358:2358))
        (PORT d[6] (3758:3758:3758) (4325:4325:4325))
        (PORT d[7] (1476:1476:1476) (1704:1704:1704))
        (PORT d[8] (2078:2078:2078) (2318:2318:2318))
        (PORT d[9] (4562:4562:4562) (5150:5150:5150))
        (PORT d[10] (1679:1679:1679) (1966:1966:1966))
        (PORT d[11] (2793:2793:2793) (3221:3221:3221))
        (PORT d[12] (1330:1330:1330) (1545:1545:1545))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3083:3083:3083))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT d[0] (1889:1889:1889) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (966:966:966))
        (PORT datab (1636:1636:1636) (1886:1886:1886))
        (PORT datac (550:550:550) (651:651:651))
        (PORT datad (1558:1558:1558) (1768:1768:1768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1387:1387:1387))
        (PORT datab (1645:1645:1645) (1896:1896:1896))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (524:524:524) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2895:2895:2895))
        (PORT d[1] (2181:2181:2181) (2535:2535:2535))
        (PORT d[2] (1497:1497:1497) (1696:1696:1696))
        (PORT d[3] (5079:5079:5079) (5946:5946:5946))
        (PORT d[4] (2500:2500:2500) (2928:2928:2928))
        (PORT d[5] (1281:1281:1281) (1468:1468:1468))
        (PORT d[6] (4145:4145:4145) (4769:4769:4769))
        (PORT d[7] (2185:2185:2185) (2521:2521:2521))
        (PORT d[8] (1628:1628:1628) (1852:1852:1852))
        (PORT d[9] (4284:4284:4284) (4907:4907:4907))
        (PORT d[10] (2369:2369:2369) (2787:2787:2787))
        (PORT d[11] (3346:3346:3346) (3870:3870:3870))
        (PORT d[12] (1380:1380:1380) (1609:1609:1609))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (4208:4208:4208))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (2357:2357:2357) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (847:847:847))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (847:847:847))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2337:2337:2337))
        (PORT d[1] (2131:2131:2131) (2476:2476:2476))
        (PORT d[2] (2281:2281:2281) (2547:2547:2547))
        (PORT d[3] (4483:4483:4483) (5244:5244:5244))
        (PORT d[4] (1656:1656:1656) (1938:1938:1938))
        (PORT d[5] (2094:2094:2094) (2364:2364:2364))
        (PORT d[6] (3768:3768:3768) (4331:4331:4331))
        (PORT d[7] (1469:1469:1469) (1693:1693:1693))
        (PORT d[8] (2241:2241:2241) (2502:2502:2502))
        (PORT d[9] (4702:4702:4702) (5305:5305:5305))
        (PORT d[10] (1690:1690:1690) (1979:1979:1979))
        (PORT d[11] (2826:2826:2826) (3270:3270:3270))
        (PORT d[12] (1365:1365:1365) (1582:1582:1582))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2902:2902:2902))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1704:1704:1704) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3460:3460:3460))
        (PORT d[1] (1627:1627:1627) (1894:1894:1894))
        (PORT d[2] (1746:1746:1746) (2019:2019:2019))
        (PORT d[3] (4860:4860:4860) (5651:5651:5651))
        (PORT d[4] (2162:2162:2162) (2551:2551:2551))
        (PORT d[5] (2917:2917:2917) (3389:3389:3389))
        (PORT d[6] (4476:4476:4476) (5139:5139:5139))
        (PORT d[7] (4597:4597:4597) (5212:5212:5212))
        (PORT d[8] (3999:3999:3999) (4605:4605:4605))
        (PORT d[9] (4895:4895:4895) (5534:5534:5534))
        (PORT d[10] (1903:1903:1903) (2223:2223:2223))
        (PORT d[11] (2793:2793:2793) (3220:3220:3220))
        (PORT d[12] (3104:3104:3104) (3559:3559:3559))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (4144:4144:4144))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT d[0] (2610:2610:2610) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3866:3866:3866))
        (PORT d[1] (1536:1536:1536) (1776:1776:1776))
        (PORT d[2] (1336:1336:1336) (1525:1525:1525))
        (PORT d[3] (1825:1825:1825) (2141:2141:2141))
        (PORT d[4] (1054:1054:1054) (1234:1234:1234))
        (PORT d[5] (1826:1826:1826) (2135:2135:2135))
        (PORT d[6] (1612:1612:1612) (1839:1839:1839))
        (PORT d[7] (2741:2741:2741) (3123:3123:3123))
        (PORT d[8] (1395:1395:1395) (1595:1595:1595))
        (PORT d[9] (1696:1696:1696) (1957:1957:1957))
        (PORT d[10] (2137:2137:2137) (2523:2523:2523))
        (PORT d[11] (1612:1612:1612) (1835:1835:1835))
        (PORT d[12] (1609:1609:1609) (1839:1839:1839))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3420:3420:3420))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (2016:2016:2016) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (682:682:682))
        (PORT datab (1643:1643:1643) (1893:1893:1893))
        (PORT datac (889:889:889) (1032:1032:1032))
        (PORT datad (976:976:976) (1111:1111:1111))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1066:1066:1066))
        (PORT datab (1635:1635:1635) (1884:1884:1884))
        (PORT datac (1114:1114:1114) (1278:1278:1278))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2255:2255:2255))
        (PORT d[1] (1545:1545:1545) (1792:1792:1792))
        (PORT d[2] (2256:2256:2256) (2641:2641:2641))
        (PORT d[3] (1497:1497:1497) (1734:1734:1734))
        (PORT d[4] (1895:1895:1895) (2224:2224:2224))
        (PORT d[5] (2640:2640:2640) (3054:3054:3054))
        (PORT d[6] (2308:2308:2308) (2617:2617:2617))
        (PORT d[7] (1358:1358:1358) (1550:1550:1550))
        (PORT d[8] (4546:4546:4546) (5262:5262:5262))
        (PORT d[9] (1764:1764:1764) (2031:2031:2031))
        (PORT d[10] (2269:2269:2269) (2661:2661:2661))
        (PORT d[11] (2933:2933:2933) (3395:3395:3395))
        (PORT d[12] (3491:3491:3491) (4013:4013:4013))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4566:4566:4566))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (PORT d[0] (2087:2087:2087) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2702:2702:2702))
        (PORT d[1] (2002:2002:2002) (2332:2332:2332))
        (PORT d[2] (2435:2435:2435) (2828:2828:2828))
        (PORT d[3] (4898:4898:4898) (5742:5742:5742))
        (PORT d[4] (2324:2324:2324) (2731:2731:2731))
        (PORT d[5] (1465:1465:1465) (1680:1680:1680))
        (PORT d[6] (3979:3979:3979) (4580:4580:4580))
        (PORT d[7] (2007:2007:2007) (2323:2323:2323))
        (PORT d[8] (1903:1903:1903) (2161:2161:2161))
        (PORT d[9] (4116:4116:4116) (4718:4718:4718))
        (PORT d[10] (2175:2175:2175) (2566:2566:2566))
        (PORT d[11] (3175:3175:3175) (3682:3682:3682))
        (PORT d[12] (1217:1217:1217) (1423:1423:1423))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (4020:4020:4020))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (3120:3120:3120) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (654:654:654) (749:749:749))
        (PORT d[1] (730:730:730) (850:850:850))
        (PORT d[2] (657:657:657) (760:760:760))
        (PORT d[3] (1312:1312:1312) (1517:1517:1517))
        (PORT d[4] (1173:1173:1173) (1340:1340:1340))
        (PORT d[5] (854:854:854) (990:990:990))
        (PORT d[6] (1102:1102:1102) (1255:1255:1255))
        (PORT d[7] (937:937:937) (1075:1075:1075))
        (PORT d[8] (1035:1035:1035) (1192:1192:1192))
        (PORT d[9] (1044:1044:1044) (1210:1210:1210))
        (PORT d[10] (1535:1535:1535) (1783:1783:1783))
        (PORT d[11] (514:514:514) (596:596:596))
        (PORT d[12] (1936:1936:1936) (2256:2256:2256))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (3223:3223:3223))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (877:877:877) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2643:2643:2643))
        (PORT d[1] (1357:1357:1357) (1571:1571:1571))
        (PORT d[2] (2467:2467:2467) (2880:2880:2880))
        (PORT d[3] (1127:1127:1127) (1310:1310:1310))
        (PORT d[4] (2102:2102:2102) (2467:2467:2467))
        (PORT d[5] (1057:1057:1057) (1222:1222:1222))
        (PORT d[6] (1455:1455:1455) (1652:1652:1652))
        (PORT d[7] (1885:1885:1885) (2151:2151:2151))
        (PORT d[8] (1249:1249:1249) (1441:1441:1441))
        (PORT d[9] (881:881:881) (1008:1008:1008))
        (PORT d[10] (2638:2638:2638) (3083:3083:3083))
        (PORT d[11] (3271:3271:3271) (3779:3779:3779))
        (PORT d[12] (1571:1571:1571) (1842:1842:1842))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (5008:5008:5008))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (PORT d[0] (1954:1954:1954) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (410:410:410))
        (PORT datab (1647:1647:1647) (1898:1898:1898))
        (PORT datac (686:686:686) (775:775:775))
        (PORT datad (525:525:525) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (683:683:683))
        (PORT datab (1073:1073:1073) (1231:1231:1231))
        (PORT datac (865:865:865) (980:980:980))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1163:1163:1163))
        (PORT datab (1042:1042:1042) (1214:1214:1214))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1157:1157:1157))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1023:1023:1023) (1194:1194:1194))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2915:2915:2915) (3349:3349:3349))
        (PORT datab (3056:3056:3056) (3495:3495:3495))
        (PORT datac (3144:3144:3144) (3594:3594:3594))
        (PORT datad (1131:1131:1131) (1316:1316:1316))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (252:252:252))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (798:798:798) (904:904:904))
        (PORT datad (1131:1131:1131) (1315:1315:1315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (144:144:144))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (800:800:800) (906:906:906))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1963:1963:1963))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (3065:3065:3065) (3515:3515:3515))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (514:514:514) (591:591:591))
        (PORT d[1] (582:582:582) (680:680:680))
        (PORT d[2] (834:834:834) (963:963:963))
        (PORT d[3] (1300:1300:1300) (1503:1503:1503))
        (PORT d[4] (1287:1287:1287) (1473:1473:1473))
        (PORT d[5] (575:575:575) (672:672:672))
        (PORT d[6] (524:524:524) (607:607:607))
        (PORT d[7] (961:961:961) (1105:1105:1105))
        (PORT d[8] (1062:1062:1062) (1228:1228:1228))
        (PORT d[9] (1042:1042:1042) (1206:1206:1206))
        (PORT d[10] (1571:1571:1571) (1831:1831:1831))
        (PORT d[11] (681:681:681) (787:787:787))
        (PORT d[12] (1948:1948:1948) (2275:2275:2275))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (5343:5343:5343))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (PORT d[0] (1104:1104:1104) (1163:1163:1163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2615:2615:2615))
        (PORT d[1] (1688:1688:1688) (1957:1957:1957))
        (PORT d[2] (2446:2446:2446) (2857:2857:2857))
        (PORT d[3] (1150:1150:1150) (1337:1337:1337))
        (PORT d[4] (1937:1937:1937) (2288:2288:2288))
        (PORT d[5] (2813:2813:2813) (3248:3248:3248))
        (PORT d[6] (2488:2488:2488) (2819:2819:2819))
        (PORT d[7] (1536:1536:1536) (1751:1751:1751))
        (PORT d[8] (4550:4550:4550) (5267:5267:5267))
        (PORT d[9] (1420:1420:1420) (1640:1640:1640))
        (PORT d[10] (2448:2448:2448) (2864:2864:2864))
        (PORT d[11] (3116:3116:3116) (3604:3604:3604))
        (PORT d[12] (3715:3715:3715) (4277:4277:4277))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4797:4797:4797))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (2229:2229:2229) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2679:2679:2679))
        (PORT d[1] (1831:1831:1831) (2138:2138:2138))
        (PORT d[2] (2567:2567:2567) (2974:2974:2974))
        (PORT d[3] (4700:4700:4700) (5509:5509:5509))
        (PORT d[4] (2143:2143:2143) (2522:2522:2522))
        (PORT d[5] (1632:1632:1632) (1872:1872:1872))
        (PORT d[6] (3970:3970:3970) (4570:4570:4570))
        (PORT d[7] (1821:1821:1821) (2106:2106:2106))
        (PORT d[8] (1812:1812:1812) (2063:2063:2063))
        (PORT d[9] (3927:3927:3927) (4497:4497:4497))
        (PORT d[10] (2014:2014:2014) (2382:2382:2382))
        (PORT d[11] (3165:3165:3165) (3663:3663:3663))
        (PORT d[12] (1233:1233:1233) (1441:1441:1441))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3844:3844:3844))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (1881:1881:1881) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (1039:1039:1039))
        (PORT datab (1471:1471:1471) (1701:1701:1701))
        (PORT datac (675:675:675) (762:762:762))
        (PORT datad (844:844:844) (954:954:954))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (599:599:599))
        (PORT datab (1468:1468:1468) (1696:1696:1696))
        (PORT datac (849:849:849) (1007:1007:1007))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2872:2872:2872))
        (PORT d[1] (2010:2010:2010) (2341:2341:2341))
        (PORT d[2] (1515:1515:1515) (1717:1717:1717))
        (PORT d[3] (4496:4496:4496) (5279:5279:5279))
        (PORT d[4] (2343:2343:2343) (2754:2754:2754))
        (PORT d[5] (1435:1435:1435) (1642:1642:1642))
        (PORT d[6] (4139:4139:4139) (4763:4763:4763))
        (PORT d[7] (2003:2003:2003) (2317:2317:2317))
        (PORT d[8] (1638:1638:1638) (1864:1864:1864))
        (PORT d[9] (4100:4100:4100) (4695:4695:4695))
        (PORT d[10] (2180:2180:2180) (2572:2572:2572))
        (PORT d[11] (3352:3352:3352) (3877:3877:3877))
        (PORT d[12] (1247:1247:1247) (1460:1460:1460))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (4028:4028:4028))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (PORT d[0] (2207:2207:2207) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2486:2486:2486))
        (PORT d[1] (720:720:720) (833:833:833))
        (PORT d[2] (693:693:693) (807:807:807))
        (PORT d[3] (1329:1329:1329) (1538:1538:1538))
        (PORT d[4] (672:672:672) (778:778:778))
        (PORT d[5] (853:853:853) (985:985:985))
        (PORT d[6] (1102:1102:1102) (1254:1254:1254))
        (PORT d[7] (666:666:666) (768:768:768))
        (PORT d[8] (857:857:857) (989:989:989))
        (PORT d[9] (2412:2412:2412) (2769:2769:2769))
        (PORT d[10] (1380:1380:1380) (1610:1610:1610))
        (PORT d[11] (735:735:735) (842:842:842))
        (PORT d[12] (664:664:664) (765:765:765))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3537:3537:3537))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (986:986:986) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2740:2740:2740))
        (PORT d[1] (1913:1913:1913) (2212:2212:2212))
        (PORT d[2] (1165:1165:1165) (1335:1335:1335))
        (PORT d[3] (2509:2509:2509) (2916:2916:2916))
        (PORT d[4] (1061:1061:1061) (1240:1240:1240))
        (PORT d[5] (2199:2199:2199) (2556:2556:2556))
        (PORT d[6] (2015:2015:2015) (2296:2296:2296))
        (PORT d[7] (1544:1544:1544) (1771:1771:1771))
        (PORT d[8] (898:898:898) (1038:1038:1038))
        (PORT d[9] (2055:2055:2055) (2365:2365:2365))
        (PORT d[10] (1187:1187:1187) (1390:1390:1390))
        (PORT d[11] (1985:1985:1985) (2266:2266:2266))
        (PORT d[12] (2176:2176:2176) (2492:2492:2492))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3443:3443:3443))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1954:1954:1954) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1507:1507:1507))
        (PORT d[1] (2189:2189:2189) (2545:2545:2545))
        (PORT d[2] (1336:1336:1336) (1515:1515:1515))
        (PORT d[3] (4653:4653:4653) (5451:5451:5451))
        (PORT d[4] (2519:2519:2519) (2951:2951:2951))
        (PORT d[5] (1257:1257:1257) (1441:1441:1441))
        (PORT d[6] (4319:4319:4319) (4964:4964:4964))
        (PORT d[7] (2180:2180:2180) (2518:2518:2518))
        (PORT d[8] (1462:1462:1462) (1663:1663:1663))
        (PORT d[9] (4285:4285:4285) (4903:4903:4903))
        (PORT d[10] (1527:1527:1527) (1801:1801:1801))
        (PORT d[11] (2601:2601:2601) (2997:2997:2997))
        (PORT d[12] (1237:1237:1237) (1450:1450:1450))
        (PORT clk (1294:1294:1294) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (3240:3240:3240))
        (PORT clk (1294:1294:1294) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (PORT d[0] (2629:2629:2629) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (816:816:816) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1037:1037:1037))
        (PORT datab (1471:1471:1471) (1700:1700:1700))
        (PORT datac (672:672:672) (766:766:766))
        (PORT datad (638:638:638) (718:718:718))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (910:910:910))
        (PORT datab (1474:1474:1474) (1703:1703:1703))
        (PORT datac (521:521:521) (591:591:591))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1486:1486:1486))
        (PORT d[1] (2172:2172:2172) (2522:2522:2522))
        (PORT d[2] (1475:1475:1475) (1667:1667:1667))
        (PORT d[3] (4800:4800:4800) (5619:5619:5619))
        (PORT d[4] (2168:2168:2168) (2513:2513:2513))
        (PORT d[5] (1079:1079:1079) (1230:1230:1230))
        (PORT d[6] (3580:3580:3580) (4116:4116:4116))
        (PORT d[7] (2360:2360:2360) (2723:2723:2723))
        (PORT d[8] (1452:1452:1452) (1649:1649:1649))
        (PORT d[9] (4452:4452:4452) (5058:5058:5058))
        (PORT d[10] (1523:1523:1523) (1794:1794:1794))
        (PORT d[11] (2603:2603:2603) (3003:3003:3003))
        (PORT d[12] (1016:1016:1016) (1184:1184:1184))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3397:3397:3397))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (4028:4028:4028) (4547:4547:4547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2609:2609:2609))
        (PORT d[1] (1549:1549:1549) (1792:1792:1792))
        (PORT d[2] (2459:2459:2459) (2873:2873:2873))
        (PORT d[3] (1160:1160:1160) (1351:1351:1351))
        (PORT d[4] (1928:1928:1928) (2272:2272:2272))
        (PORT d[5] (1052:1052:1052) (1212:1212:1212))
        (PORT d[6] (2489:2489:2489) (2820:2820:2820))
        (PORT d[7] (1707:1707:1707) (1946:1946:1946))
        (PORT d[8] (4544:4544:4544) (5255:5255:5255))
        (PORT d[9] (1419:1419:1419) (1639:1639:1639))
        (PORT d[10] (2434:2434:2434) (2845:2845:2845))
        (PORT d[11] (3137:3137:3137) (3633:3633:3633))
        (PORT d[12] (3708:3708:3708) (4265:4265:4265))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4964:4964:4964))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT d[0] (1783:1783:1783) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (1040:1040:1040))
        (PORT datab (1472:1472:1472) (1701:1701:1701))
        (PORT datac (661:661:661) (744:744:744))
        (PORT datad (662:662:662) (746:746:746))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3805:3805:3805))
        (PORT d[1] (1635:1635:1635) (1904:1904:1904))
        (PORT d[2] (1784:1784:1784) (2063:2063:2063))
        (PORT d[3] (5012:5012:5012) (5819:5819:5819))
        (PORT d[4] (1994:1994:1994) (2354:2354:2354))
        (PORT d[5] (2736:2736:2736) (3184:3184:3184))
        (PORT d[6] (4637:4637:4637) (5318:5318:5318))
        (PORT d[7] (4776:4776:4776) (5416:5416:5416))
        (PORT d[8] (3878:3878:3878) (4471:4471:4471))
        (PORT d[9] (5058:5058:5058) (5716:5716:5716))
        (PORT d[10] (1737:1737:1737) (2035:2035:2035))
        (PORT d[11] (2737:2737:2737) (3159:3159:3159))
        (PORT d[12] (3120:3120:3120) (3577:3577:3577))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3940:3940:3940))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (3089:3089:3089) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2130:2130:2130))
        (PORT d[1] (1635:1635:1635) (1914:1914:1914))
        (PORT d[2] (2244:2244:2244) (2615:2615:2615))
        (PORT d[3] (4641:4641:4641) (5430:5430:5430))
        (PORT d[4] (1921:1921:1921) (2263:2263:2263))
        (PORT d[5] (1839:1839:1839) (2106:2106:2106))
        (PORT d[6] (3804:3804:3804) (4381:4381:4381))
        (PORT d[7] (1724:1724:1724) (1999:1999:1999))
        (PORT d[8] (2165:2165:2165) (2466:2466:2466))
        (PORT d[9] (3715:3715:3715) (4250:4250:4250))
        (PORT d[10] (1994:1994:1994) (2354:2354:2354))
        (PORT d[11] (2808:2808:2808) (3249:3249:3249))
        (PORT d[12] (1243:1243:1243) (1451:1451:1451))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3445:3445:3445))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (1944:1944:1944) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (1049:1049:1049))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (949:949:949) (1101:1101:1101))
        (PORT datad (1190:1190:1190) (1354:1354:1354))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (966:966:966))
        (PORT datab (1051:1051:1051) (1231:1231:1231))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (966:966:966))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1038:1038:1038) (1208:1208:1208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2886:2886:2886) (3312:3312:3312))
        (PORT datab (982:982:982) (1119:1119:1119))
        (PORT datac (2864:2864:2864) (3280:3280:3280))
        (PORT datad (2844:2844:2844) (3255:3255:3255))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2579:2579:2579))
        (PORT d[1] (1684:1684:1684) (1970:1970:1970))
        (PORT d[2] (1645:1645:1645) (1912:1912:1912))
        (PORT d[3] (4889:4889:4889) (5741:5741:5741))
        (PORT d[4] (1782:1782:1782) (2101:2101:2101))
        (PORT d[5] (2451:2451:2451) (2869:2869:2869))
        (PORT d[6] (3624:3624:3624) (4181:4181:4181))
        (PORT d[7] (2011:2011:2011) (2297:2297:2297))
        (PORT d[8] (4607:4607:4607) (5308:5308:5308))
        (PORT d[9] (4199:4199:4199) (4829:4829:4829))
        (PORT d[10] (1568:1568:1568) (1852:1852:1852))
        (PORT d[11] (2792:2792:2792) (3223:3223:3223))
        (PORT d[12] (3451:3451:3451) (3963:3963:3963))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (4164:4164:4164))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (2431:2431:2431) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2779:2779:2779))
        (PORT d[1] (1988:1988:1988) (2307:2307:2307))
        (PORT d[2] (1788:1788:1788) (2076:2076:2076))
        (PORT d[3] (4912:4912:4912) (5768:5768:5768))
        (PORT d[4] (1955:1955:1955) (2296:2296:2296))
        (PORT d[5] (2461:2461:2461) (2880:2880:2880))
        (PORT d[6] (3610:3610:3610) (4163:4163:4163))
        (PORT d[7] (2175:2175:2175) (2479:2479:2479))
        (PORT d[8] (4772:4772:4772) (5494:5494:5494))
        (PORT d[9] (3879:3879:3879) (4471:4471:4471))
        (PORT d[10] (1565:1565:1565) (1849:1849:1849))
        (PORT d[11] (2885:2885:2885) (3319:3319:3319))
        (PORT d[12] (3639:3639:3639) (4179:4179:4179))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (4375:4375:4375))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2422:2422:2422) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (972:972:972))
        (PORT datab (875:875:875) (1007:1007:1007))
        (PORT datac (2288:2288:2288) (2635:2635:2635))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2191:2191:2191))
        (PORT d[1] (2185:2185:2185) (2530:2530:2530))
        (PORT d[2] (1818:1818:1818) (2107:2107:2107))
        (PORT d[3] (5260:5260:5260) (6161:6161:6161))
        (PORT d[4] (1914:1914:1914) (2247:2247:2247))
        (PORT d[5] (2813:2813:2813) (3283:3283:3283))
        (PORT d[6] (3435:3435:3435) (3959:3959:3959))
        (PORT d[7] (2546:2546:2546) (2905:2905:2905))
        (PORT d[8] (4096:4096:4096) (4721:4721:4721))
        (PORT d[9] (3999:3999:3999) (4602:4602:4602))
        (PORT d[10] (1382:1382:1382) (1629:1629:1629))
        (PORT d[11] (2591:2591:2591) (2990:2990:2990))
        (PORT d[12] (3431:3431:3431) (3941:3941:3941))
        (PORT clk (1296:1296:1296) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4783:4783:4783))
        (PORT clk (1296:1296:1296) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1319:1319:1319))
        (PORT d[0] (2959:2959:2959) (3361:3361:3361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3062:3062:3062) (3526:3526:3526))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2288:2288:2288) (2634:2634:2634))
        (PORT datad (520:520:520) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2986:2986:2986))
        (PORT d[1] (2160:2160:2160) (2500:2500:2500))
        (PORT d[2] (1648:1648:1648) (1919:1919:1919))
        (PORT d[3] (5109:5109:5109) (5987:5987:5987))
        (PORT d[4] (1742:1742:1742) (2053:2053:2053))
        (PORT d[5] (2643:2643:2643) (3091:3091:3091))
        (PORT d[6] (3457:3457:3457) (3984:3984:3984))
        (PORT d[7] (2365:2365:2365) (2697:2697:2697))
        (PORT d[8] (4119:4119:4119) (4750:4750:4750))
        (PORT d[9] (4037:4037:4037) (4643:4643:4643))
        (PORT d[10] (1532:1532:1532) (1813:1813:1813))
        (PORT d[11] (2772:2772:2772) (3193:3193:3193))
        (PORT d[12] (3116:3116:3116) (3586:3586:3586))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (4578:4578:4578))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (PORT d[0] (3092:3092:3092) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2169:2169:2169))
        (PORT d[1] (2212:2212:2212) (2565:2565:2565))
        (PORT d[2] (1432:1432:1432) (1654:1654:1654))
        (PORT d[3] (5295:5295:5295) (6163:6163:6163))
        (PORT d[4] (1530:1530:1530) (1798:1798:1798))
        (PORT d[5] (2732:2732:2732) (3198:3198:3198))
        (PORT d[6] (3432:3432:3432) (3963:3963:3963))
        (PORT d[7] (2698:2698:2698) (3074:3074:3074))
        (PORT d[8] (4116:4116:4116) (4743:4743:4743))
        (PORT d[9] (3675:3675:3675) (4233:4233:4233))
        (PORT d[10] (1503:1503:1503) (1765:1765:1765))
        (PORT d[11] (2590:2590:2590) (2987:2987:2987))
        (PORT d[12] (3439:3439:3439) (3947:3947:3947))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4778:4778:4778))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (PORT d[0] (1320:1320:1320) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (3246:3246:3246))
        (PORT d[1] (3095:3095:3095) (3571:3571:3571))
        (PORT d[2] (1392:1392:1392) (1599:1599:1599))
        (PORT d[3] (5093:5093:5093) (5940:5940:5940))
        (PORT d[4] (1352:1352:1352) (1600:1600:1600))
        (PORT d[5] (2572:2572:2572) (3023:3023:3023))
        (PORT d[6] (3431:3431:3431) (3954:3954:3954))
        (PORT d[7] (2730:2730:2730) (3113:3113:3113))
        (PORT d[8] (4283:4283:4283) (4933:4933:4933))
        (PORT d[9] (3642:3642:3642) (4192:4192:4192))
        (PORT d[10] (1358:1358:1358) (1602:1602:1602))
        (PORT d[11] (2596:2596:2596) (2989:2989:2989))
        (PORT d[12] (2916:2916:2916) (3346:3346:3346))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4973:4973:4973))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (3486:3486:3486) (3879:3879:3879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2213:2213:2213))
        (PORT d[1] (2034:2034:2034) (2369:2369:2369))
        (PORT d[2] (1803:1803:1803) (2097:2097:2097))
        (PORT d[3] (5230:5230:5230) (6125:6125:6125))
        (PORT d[4] (1749:1749:1749) (2060:2060:2060))
        (PORT d[5] (2839:2839:2839) (3321:3321:3321))
        (PORT d[6] (3453:3453:3453) (3978:3978:3978))
        (PORT d[7] (2520:2520:2520) (2874:2874:2874))
        (PORT d[8] (4101:4101:4101) (4731:4731:4731))
        (PORT d[9] (4047:4047:4047) (4657:4657:4657))
        (PORT d[10] (1580:1580:1580) (1870:1870:1870))
        (PORT d[11] (2598:2598:2598) (2993:2993:2993))
        (PORT d[12] (1700:1700:1700) (1996:1996:1996))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4573:4573:4573))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT d[0] (1566:1566:1566) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (847:847:847))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (847:847:847))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (619:619:619))
        (PORT datab (516:516:516) (590:590:590))
        (PORT datac (2288:2288:2288) (2634:2634:2634))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (944:944:944))
        (PORT datab (369:369:369) (422:422:422))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3253:3253:3253))
        (PORT d[1] (1459:1459:1459) (1704:1704:1704))
        (PORT d[2] (1246:1246:1246) (1439:1439:1439))
        (PORT d[3] (5089:5089:5089) (5938:5938:5938))
        (PORT d[4] (1371:1371:1371) (1624:1624:1624))
        (PORT d[5] (2557:2557:2557) (3004:3004:3004))
        (PORT d[6] (3427:3427:3427) (3949:3949:3949))
        (PORT d[7] (2717:2717:2717) (3093:3093:3093))
        (PORT d[8] (4278:4278:4278) (4927:4927:4927))
        (PORT d[9] (3645:3645:3645) (4198:4198:4198))
        (PORT d[10] (1371:1371:1371) (1622:1622:1622))
        (PORT d[11] (2596:2596:2596) (2988:2988:2988))
        (PORT d[12] (2908:2908:2908) (3332:3332:3332))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4987:4987:4987))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (2640:2640:2640) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2987:2987:2987))
        (PORT d[1] (2037:2037:2037) (2369:2369:2369))
        (PORT d[2] (1619:1619:1619) (1865:1865:1865))
        (PORT d[3] (5087:5087:5087) (5961:5961:5961))
        (PORT d[4] (1748:1748:1748) (2059:2059:2059))
        (PORT d[5] (2820:2820:2820) (3294:3294:3294))
        (PORT d[6] (3467:3467:3467) (3998:3998:3998))
        (PORT d[7] (2379:2379:2379) (2718:2718:2718))
        (PORT d[8] (4113:4113:4113) (4743:4743:4743))
        (PORT d[9] (4034:4034:4034) (4637:4637:4637))
        (PORT d[10] (1573:1573:1573) (1863:1863:1863))
        (PORT d[11] (2598:2598:2598) (2994:2994:2994))
        (PORT d[12] (3252:3252:3252) (3742:3742:3742))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4563:4563:4563))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1765:1765:1765) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3063:3063:3063))
        (PORT d[1] (3090:3090:3090) (3566:3566:3566))
        (PORT d[2] (1413:1413:1413) (1625:1625:1625))
        (PORT d[3] (5120:5120:5120) (5970:5970:5970))
        (PORT d[4] (1655:1655:1655) (1942:1942:1942))
        (PORT d[5] (2549:2549:2549) (2989:2989:2989))
        (PORT d[6] (3443:3443:3443) (3967:3967:3967))
        (PORT d[7] (3799:3799:3799) (4331:4331:4331))
        (PORT d[8] (4534:4534:4534) (5192:5192:5192))
        (PORT d[9] (3645:3645:3645) (4199:4199:4199))
        (PORT d[10] (1351:1351:1351) (1595:1595:1595))
        (PORT d[11] (3082:3082:3082) (3536:3536:3536))
        (PORT d[12] (2929:2929:2929) (3361:3361:3361))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4974:4974:4974))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (PORT d[0] (1901:1901:1901) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3461:3461:3461))
        (PORT d[1] (1637:1637:1637) (1904:1904:1904))
        (PORT d[2] (1468:1468:1468) (1706:1706:1706))
        (PORT d[3] (4848:4848:4848) (5635:5635:5635))
        (PORT d[4] (2006:2006:2006) (2375:2375:2375))
        (PORT d[5] (2933:2933:2933) (3409:3409:3409))
        (PORT d[6] (4462:4462:4462) (5119:5119:5119))
        (PORT d[7] (4596:4596:4596) (5212:5212:5212))
        (PORT d[8] (4007:4007:4007) (4617:4617:4617))
        (PORT d[9] (4907:4907:4907) (5553:5553:5553))
        (PORT d[10] (1909:1909:1909) (2228:2228:2228))
        (PORT d[11] (2812:2812:2812) (3244:3244:3244))
        (PORT d[12] (3259:3259:3259) (3728:3728:3728))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (4166:4166:4166))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (2619:2619:2619) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (695:695:695))
        (PORT datab (1112:1112:1112) (1243:1243:1243))
        (PORT datac (2289:2289:2289) (2635:2635:2635))
        (PORT datad (3047:3047:3047) (3500:3500:3500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (587:587:587))
        (PORT datab (719:719:719) (824:824:824))
        (PORT datac (2289:2289:2289) (2635:2635:2635))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (174:174:174) (210:210:210))
        (PORT datac (1844:1844:1844) (2133:2133:2133))
        (PORT datad (1016:1016:1016) (1214:1214:1214))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1240:1240:1240))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1846:1846:1846) (2134:2134:2134))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (513:513:513))
        (PORT datab (2860:2860:2860) (3280:3280:3280))
        (PORT datac (2864:2864:2864) (3281:3281:3281))
        (PORT datad (2870:2870:2870) (3284:3284:3284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2312:2312:2312))
        (PORT d[1] (737:737:737) (854:854:854))
        (PORT d[2] (1336:1336:1336) (1526:1526:1526))
        (PORT d[3] (2688:2688:2688) (3130:3130:3130))
        (PORT d[4] (986:986:986) (1136:1136:1136))
        (PORT d[5] (873:873:873) (1012:1012:1012))
        (PORT d[6] (1082:1082:1082) (1233:1233:1233))
        (PORT d[7] (1692:1692:1692) (1934:1934:1934))
        (PORT d[8] (1044:1044:1044) (1199:1199:1199))
        (PORT d[9] (2248:2248:2248) (2583:2583:2583))
        (PORT d[10] (1384:1384:1384) (1619:1619:1619))
        (PORT d[11] (2160:2160:2160) (2460:2460:2460))
        (PORT d[12] (2331:2331:2331) (2663:2663:2663))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3218:3218:3218))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (PORT d[0] (1259:1259:1259) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1508:1508:1508))
        (PORT d[1] (2188:2188:2188) (2544:2544:2544))
        (PORT d[2] (1337:1337:1337) (1516:1516:1516))
        (PORT d[3] (5069:5069:5069) (5933:5933:5933))
        (PORT d[4] (2507:2507:2507) (2935:2935:2935))
        (PORT d[5] (1282:1282:1282) (1472:1472:1472))
        (PORT d[6] (4318:4318:4318) (4963:4963:4963))
        (PORT d[7] (2186:2186:2186) (2522:2522:2522))
        (PORT d[8] (1450:1450:1450) (1645:1645:1645))
        (PORT d[9] (4287:4287:4287) (4910:4910:4910))
        (PORT d[10] (2370:2370:2370) (2787:2787:2787))
        (PORT d[11] (2606:2606:2606) (3003:3003:3003))
        (PORT d[12] (1239:1239:1239) (1448:1448:1448))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3231:3231:3231))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (2374:2374:2374) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1471:1471:1471))
        (PORT d[1] (2205:2205:2205) (2568:2568:2568))
        (PORT d[2] (1316:1316:1316) (1492:1492:1492))
        (PORT d[3] (4948:4948:4948) (5777:5777:5777))
        (PORT d[4] (2000:2000:2000) (2331:2331:2331))
        (PORT d[5] (1242:1242:1242) (1418:1418:1418))
        (PORT d[6] (3571:3571:3571) (4105:4105:4105))
        (PORT d[7] (2364:2364:2364) (2725:2725:2725))
        (PORT d[8] (1439:1439:1439) (1636:1636:1636))
        (PORT d[9] (4438:4438:4438) (5038:5038:5038))
        (PORT d[10] (1518:1518:1518) (1792:1792:1792))
        (PORT d[11] (2588:2588:2588) (2985:2985:2985))
        (PORT d[12] (1410:1410:1410) (1647:1647:1647))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3422:3422:3422))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (PORT d[0] (1943:1943:1943) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2716:2716:2716))
        (PORT d[1] (1739:1739:1739) (2015:2015:2015))
        (PORT d[2] (988:988:988) (1132:1132:1132))
        (PORT d[3] (2325:2325:2325) (2712:2712:2712))
        (PORT d[4] (1023:1023:1023) (1192:1192:1192))
        (PORT d[5] (2180:2180:2180) (2529:2529:2529))
        (PORT d[6] (1995:1995:1995) (2274:2274:2274))
        (PORT d[7] (1371:1371:1371) (1576:1576:1576))
        (PORT d[8] (1719:1719:1719) (1968:1968:1968))
        (PORT d[9] (2077:2077:2077) (2394:2394:2394))
        (PORT d[10] (986:986:986) (1153:1153:1153))
        (PORT d[11] (1971:1971:1971) (2242:2242:2242))
        (PORT d[12] (1991:1991:1991) (2277:2277:2277))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3650:3650:3650))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1830:1830:1830) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (678:678:678))
        (PORT datab (1639:1639:1639) (1888:1888:1888))
        (PORT datac (521:521:521) (588:588:588))
        (PORT datad (822:822:822) (923:923:923))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (627:627:627))
        (PORT datab (1642:1642:1642) (1892:1892:1892))
        (PORT datac (685:685:685) (777:777:777))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2610:2610:2610))
        (PORT d[1] (1544:1544:1544) (1793:1793:1793))
        (PORT d[2] (2477:2477:2477) (2895:2895:2895))
        (PORT d[3] (1131:1131:1131) (1313:1313:1313))
        (PORT d[4] (2122:2122:2122) (2500:2500:2500))
        (PORT d[5] (1074:1074:1074) (1244:1244:1244))
        (PORT d[6] (1456:1456:1456) (1652:1652:1652))
        (PORT d[7] (1883:1883:1883) (2149:2149:2149))
        (PORT d[8] (4544:4544:4544) (5255:5255:5255))
        (PORT d[9] (1408:1408:1408) (1623:1623:1623))
        (PORT d[10] (2575:2575:2575) (2999:2999:2999))
        (PORT d[11] (3125:3125:3125) (3614:3614:3614))
        (PORT d[12] (3699:3699:3699) (4252:4252:4252))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (5006:5006:5006))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (1223:1223:1223) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2724:2724:2724))
        (PORT d[1] (1766:1766:1766) (2052:2052:2052))
        (PORT d[2] (1169:1169:1169) (1342:1342:1342))
        (PORT d[3] (2348:2348:2348) (2741:2741:2741))
        (PORT d[4] (1034:1034:1034) (1205:1205:1205))
        (PORT d[5] (2180:2180:2180) (2529:2529:2529))
        (PORT d[6] (2008:2008:2008) (2289:2289:2289))
        (PORT d[7] (1525:1525:1525) (1745:1745:1745))
        (PORT d[8] (1720:1720:1720) (1969:1969:1969))
        (PORT d[9] (2065:2065:2065) (2375:2375:2375))
        (PORT d[10] (1150:1150:1150) (1340:1340:1340))
        (PORT d[11] (1985:1985:1985) (2261:2261:2261))
        (PORT d[12] (1979:1979:1979) (2258:2258:2258))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3460:3460:3460))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (1603:1603:1603) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2314:2314:2314))
        (PORT d[1] (1941:1941:1941) (2244:2244:2244))
        (PORT d[2] (827:827:827) (952:952:952))
        (PORT d[3] (2537:2537:2537) (2953:2953:2953))
        (PORT d[4] (817:817:817) (942:942:942))
        (PORT d[5] (2346:2346:2346) (2712:2712:2712))
        (PORT d[6] (934:934:934) (1067:1067:1067))
        (PORT d[7] (1542:1542:1542) (1770:1770:1770))
        (PORT d[8] (1051:1051:1051) (1206:1206:1206))
        (PORT d[9] (2260:2260:2260) (2602:2602:2602))
        (PORT d[10] (1183:1183:1183) (1380:1380:1380))
        (PORT d[11] (2147:2147:2147) (2441:2441:2441))
        (PORT d[12] (2170:2170:2170) (2481:2481:2481))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3419:3419:3419))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (1914:1914:1914) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (679:679:679))
        (PORT datab (680:680:680) (776:776:776))
        (PORT datac (657:657:657) (745:745:745))
        (PORT datad (1620:1620:1620) (1862:1862:1862))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2237:2237:2237))
        (PORT d[1] (1527:1527:1527) (1773:1773:1773))
        (PORT d[2] (1979:1979:1979) (2297:2297:2297))
        (PORT d[3] (1534:1534:1534) (1770:1770:1770))
        (PORT d[4] (1744:1744:1744) (2065:2065:2065))
        (PORT d[5] (2620:2620:2620) (3031:3031:3031))
        (PORT d[6] (2300:2300:2300) (2613:2613:2613))
        (PORT d[7] (1338:1338:1338) (1526:1526:1526))
        (PORT d[8] (4669:4669:4669) (5392:5392:5392))
        (PORT d[9] (1807:1807:1807) (2086:2086:2086))
        (PORT d[10] (2220:2220:2220) (2597:2597:2597))
        (PORT d[11] (2796:2796:2796) (3239:3239:3239))
        (PORT d[12] (3499:3499:3499) (4022:4022:4022))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4554:4554:4554))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (2059:2059:2059) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (757:757:757))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (558:558:558) (661:661:661))
        (PORT datad (698:698:698) (805:805:805))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1158:1158:1158))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1023:1023:1023) (1194:1194:1194))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2479:2479:2479))
        (PORT d[1] (1547:1547:1547) (1797:1797:1797))
        (PORT d[2] (1161:1161:1161) (1326:1326:1326))
        (PORT d[3] (2123:2123:2123) (2476:2476:2476))
        (PORT d[4] (903:903:903) (1062:1062:1062))
        (PORT d[5] (2024:2024:2024) (2357:2357:2357))
        (PORT d[6] (1807:1807:1807) (2060:2060:2060))
        (PORT d[7] (1169:1169:1169) (1338:1338:1338))
        (PORT d[8] (1524:1524:1524) (1746:1746:1746))
        (PORT d[9] (1894:1894:1894) (2183:2183:2183))
        (PORT d[10] (2320:2320:2320) (2735:2735:2735))
        (PORT d[11] (1795:1795:1795) (2041:2041:2041))
        (PORT d[12] (1792:1792:1792) (2046:2046:2046))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3225:3225:3225))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (2662:2662:2662) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2495:2495:2495))
        (PORT d[1] (1560:1560:1560) (1812:1812:1812))
        (PORT d[2] (1328:1328:1328) (1515:1515:1515))
        (PORT d[3] (2281:2281:2281) (2662:2662:2662))
        (PORT d[4] (1041:1041:1041) (1214:1214:1214))
        (PORT d[5] (2032:2032:2032) (2366:2366:2366))
        (PORT d[6] (1821:1821:1821) (2076:2076:2076))
        (PORT d[7] (1335:1335:1335) (1528:1528:1528))
        (PORT d[8] (1529:1529:1529) (1748:1748:1748))
        (PORT d[9] (1882:1882:1882) (2165:2165:2165))
        (PORT d[10] (2454:2454:2454) (2883:2883:2883))
        (PORT d[11] (1809:1809:1809) (2061:2061:2061))
        (PORT d[12] (1792:1792:1792) (2047:2047:2047))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3003:3003:3003))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT d[0] (2651:2651:2651) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2490:2490:2490))
        (PORT d[1] (1813:1813:1813) (2115:2115:2115))
        (PORT d[2] (2261:2261:2261) (2632:2632:2632))
        (PORT d[3] (4701:4701:4701) (5513:5513:5513))
        (PORT d[4] (2137:2137:2137) (2512:2512:2512))
        (PORT d[5] (1666:1666:1666) (1911:1911:1911))
        (PORT d[6] (3611:3611:3611) (4155:4155:4155))
        (PORT d[7] (1804:1804:1804) (2084:2084:2084))
        (PORT d[8] (1994:1994:1994) (2270:2270:2270))
        (PORT d[9] (3917:3917:3917) (4485:4485:4485))
        (PORT d[10] (2005:2005:2005) (2372:2372:2372))
        (PORT d[11] (2996:2996:2996) (3475:3475:3475))
        (PORT d[12] (1253:1253:1253) (1470:1470:1470))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3633:3633:3633))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (1877:1877:1877) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (933:933:933))
        (PORT datab (1639:1639:1639) (1889:1889:1889))
        (PORT datac (552:552:552) (654:654:654))
        (PORT datad (1069:1069:1069) (1230:1230:1230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (675:675:675))
        (PORT datab (1636:1636:1636) (1885:1885:1885))
        (PORT datac (827:827:827) (939:939:939))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1162:1162:1162))
        (PORT datab (1042:1042:1042) (1214:1214:1214))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (512:512:512))
        (PORT datab (340:340:340) (398:398:398))
        (PORT datac (92:92:92) (116:116:116))
        (PORT datad (977:977:977) (1116:1116:1116))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (516:516:516))
        (PORT datab (2856:2856:2856) (3276:3276:3276))
        (PORT datac (2861:2861:2861) (3277:3277:3277))
        (PORT datad (2873:2873:2873) (3288:3288:3288))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (977:977:977) (1117:1117:1117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3081:3081:3081) (3542:3542:3542))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1680:1680:1680) (1970:1970:1970))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (4506:4506:4506))
        (PORT d[1] (2046:2046:2046) (2387:2387:2387))
        (PORT d[2] (3665:3665:3665) (4175:4175:4175))
        (PORT d[3] (4173:4173:4173) (4891:4891:4891))
        (PORT d[4] (1508:1508:1508) (1778:1778:1778))
        (PORT d[5] (2390:2390:2390) (2799:2799:2799))
        (PORT d[6] (3326:3326:3326) (3819:3819:3819))
        (PORT d[7] (2905:2905:2905) (3311:3311:3311))
        (PORT d[8] (3599:3599:3599) (4116:4116:4116))
        (PORT d[9] (3523:3523:3523) (3996:3996:3996))
        (PORT d[10] (2192:2192:2192) (2581:2581:2581))
        (PORT d[11] (2346:2346:2346) (2700:2700:2700))
        (PORT d[12] (2689:2689:2689) (3080:3080:3080))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (4053:4053:4053))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT d[0] (2597:2597:2597) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4581:4581:4581))
        (PORT d[1] (2405:2405:2405) (2795:2795:2795))
        (PORT d[2] (4027:4027:4027) (4594:4594:4594))
        (PORT d[3] (4371:4371:4371) (5123:5123:5123))
        (PORT d[4] (1516:1516:1516) (1790:1790:1790))
        (PORT d[5] (2742:2742:2742) (3204:3204:3204))
        (PORT d[6] (3386:3386:3386) (3878:3878:3878))
        (PORT d[7] (3065:3065:3065) (3493:3493:3493))
        (PORT d[8] (3948:3948:3948) (4515:4515:4515))
        (PORT d[9] (3614:3614:3614) (4100:4100:4100))
        (PORT d[10] (1161:1161:1161) (1376:1376:1376))
        (PORT d[11] (2543:2543:2543) (2930:2930:2930))
        (PORT d[12] (3044:3044:3044) (3481:3481:3481))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3842:3842:3842))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (1936:1936:1936) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2441:2441:2441))
        (PORT d[1] (2582:2582:2582) (2995:2995:2995))
        (PORT d[2] (4229:4229:4229) (4819:4819:4819))
        (PORT d[3] (4563:4563:4563) (5343:5343:5343))
        (PORT d[4] (1333:1333:1333) (1577:1577:1577))
        (PORT d[5] (2916:2916:2916) (3400:3400:3400))
        (PORT d[6] (3222:3222:3222) (3705:3705:3705))
        (PORT d[7] (3260:3260:3260) (3717:3717:3717))
        (PORT d[8] (4156:4156:4156) (4757:4757:4757))
        (PORT d[9] (4002:4002:4002) (4557:4557:4557))
        (PORT d[10] (1171:1171:1171) (1389:1389:1389))
        (PORT d[11] (2739:2739:2739) (3152:3152:3152))
        (PORT d[12] (3059:3059:3059) (3504:3504:3504))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3624:3624:3624))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT d[0] (2961:2961:2961) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1956:1956:1956))
        (PORT datab (532:532:532) (606:606:606))
        (PORT datac (2730:2730:2730) (3148:3148:3148))
        (PORT datad (511:511:511) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (3177:3177:3177))
        (PORT datab (705:705:705) (799:799:799))
        (PORT datac (1665:1665:1665) (1927:1927:1927))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (3212:3212:3212))
        (PORT d[1] (2437:2437:2437) (2827:2827:2827))
        (PORT d[2] (3847:3847:3847) (4365:4365:4365))
        (PORT d[3] (3932:3932:3932) (4595:4595:4595))
        (PORT d[4] (1736:1736:1736) (2050:2050:2050))
        (PORT d[5] (2796:2796:2796) (3264:3264:3264))
        (PORT d[6] (3592:3592:3592) (4137:4137:4137))
        (PORT d[7] (3537:3537:3537) (4005:4005:4005))
        (PORT d[8] (3804:3804:3804) (4379:4379:4379))
        (PORT d[9] (4031:4031:4031) (4551:4551:4551))
        (PORT d[10] (1564:1564:1564) (1849:1849:1849))
        (PORT d[11] (2560:2560:2560) (2951:2951:2951))
        (PORT d[12] (3039:3039:3039) (3478:3478:3478))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (4224:4224:4224))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT d[0] (1950:1950:1950) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4800:4800:4800))
        (PORT d[1] (2582:2582:2582) (2994:2994:2994))
        (PORT d[2] (4056:4056:4056) (4628:4628:4628))
        (PORT d[3] (4563:4563:4563) (5344:5344:5344))
        (PORT d[4] (1320:1320:1320) (1562:1562:1562))
        (PORT d[5] (2909:2909:2909) (3393:3393:3393))
        (PORT d[6] (3236:3236:3236) (3733:3733:3733))
        (PORT d[7] (3256:3256:3256) (3710:3710:3710))
        (PORT d[8] (3991:3991:3991) (4573:4573:4573))
        (PORT d[9] (3815:3815:3815) (4335:4335:4335))
        (PORT d[10] (1152:1152:1152) (1366:1366:1366))
        (PORT d[11] (2559:2559:2559) (2945:2945:2945))
        (PORT d[12] (3053:3053:3053) (3496:3496:3496))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3618:3618:3618))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (2242:2242:2242) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4800:4800:4800))
        (PORT d[1] (2409:2409:2409) (2801:2801:2801))
        (PORT d[2] (4058:4058:4058) (4629:4629:4629))
        (PORT d[3] (4582:4582:4582) (5363:5363:5363))
        (PORT d[4] (1155:1155:1155) (1376:1376:1376))
        (PORT d[5] (2726:2726:2726) (3185:3185:3185))
        (PORT d[6] (3684:3684:3684) (4222:4222:4222))
        (PORT d[7] (3276:3276:3276) (3740:3740:3740))
        (PORT d[8] (3977:3977:3977) (4551:4551:4551))
        (PORT d[9] (3814:3814:3814) (4334:4334:4334))
        (PORT d[10] (1138:1138:1138) (1350:1350:1350))
        (PORT d[11] (2558:2558:2558) (2944:2944:2944))
        (PORT d[12] (3347:3347:3347) (3828:3828:3828))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3620:3620:3620))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2874:2874:2874) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2742:2742:2742) (3169:3169:3169))
        (PORT datab (524:524:524) (601:601:601))
        (PORT datac (1674:1674:1674) (1937:1937:1937))
        (PORT datad (358:358:358) (407:407:407))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (4363:4363:4363))
        (PORT d[1] (2218:2218:2218) (2577:2577:2577))
        (PORT d[2] (3844:3844:3844) (4374:4374:4374))
        (PORT d[3] (4189:4189:4189) (4913:4913:4913))
        (PORT d[4] (1334:1334:1334) (1573:1573:1573))
        (PORT d[5] (2547:2547:2547) (2983:2983:2983))
        (PORT d[6] (3482:3482:3482) (3988:3988:3988))
        (PORT d[7] (2895:2895:2895) (3301:3301:3301))
        (PORT d[8] (3773:3773:3773) (4316:4316:4316))
        (PORT d[9] (3330:3330:3330) (3776:3776:3776))
        (PORT d[10] (2348:2348:2348) (2753:2753:2753))
        (PORT d[11] (2353:2353:2353) (2710:2710:2710))
        (PORT d[12] (2698:2698:2698) (3091:3091:3091))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4053:4053:4053))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (2239:2239:2239) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1428:1428:1428))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1678:1678:1678) (1942:1942:1942))
        (PORT datad (663:663:663) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2570:2570:2570))
        (PORT d[1] (1651:1651:1651) (1928:1928:1928))
        (PORT d[2] (1837:1837:1837) (2134:2134:2134))
        (PORT d[3] (4858:4858:4858) (5692:5692:5692))
        (PORT d[4] (1750:1750:1750) (2062:2062:2062))
        (PORT d[5] (2424:2424:2424) (2832:2832:2832))
        (PORT d[6] (3623:3623:3623) (4177:4177:4177))
        (PORT d[7] (1976:1976:1976) (2253:2253:2253))
        (PORT d[8] (4585:4585:4585) (5282:5282:5282))
        (PORT d[9] (4021:4021:4021) (4628:4628:4628))
        (PORT d[10] (1570:1570:1570) (1854:1854:1854))
        (PORT d[11] (2787:2787:2787) (3212:3212:3212))
        (PORT d[12] (3427:3427:3427) (3934:3934:3934))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (4153:4153:4153))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (1552:1552:1552) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2656:2656:2656))
        (PORT d[1] (2744:2744:2744) (3181:3181:3181))
        (PORT d[2] (4246:4246:4246) (4845:4845:4845))
        (PORT d[3] (4747:4747:4747) (5556:5556:5556))
        (PORT d[4] (1492:1492:1492) (1755:1755:1755))
        (PORT d[5] (2205:2205:2205) (2580:2580:2580))
        (PORT d[6] (3254:3254:3254) (3745:3745:3745))
        (PORT d[7] (3446:3446:3446) (3936:3936:3936))
        (PORT d[8] (4172:4172:4172) (4783:4783:4783))
        (PORT d[9] (3974:3974:3974) (4515:4515:4515))
        (PORT d[10] (1344:1344:1344) (1588:1588:1588))
        (PORT d[11] (2726:2726:2726) (3138:3138:3138))
        (PORT d[12] (3371:3371:3371) (3850:3850:3850))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3583:3583:3583))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (1743:1743:1743) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4366:4366:4366))
        (PORT d[1] (2211:2211:2211) (2571:2571:2571))
        (PORT d[2] (3666:3666:3666) (4175:4175:4175))
        (PORT d[3] (4191:4191:4191) (4915:4915:4915))
        (PORT d[4] (1511:1511:1511) (1783:1783:1783))
        (PORT d[5] (2370:2370:2370) (2775:2775:2775))
        (PORT d[6] (3202:3202:3202) (3673:3673:3673))
        (PORT d[7] (2905:2905:2905) (3312:3312:3312))
        (PORT d[8] (3614:3614:3614) (4137:4137:4137))
        (PORT d[9] (3318:3318:3318) (3762:3762:3762))
        (PORT d[10] (2180:2180:2180) (2563:2563:2563))
        (PORT d[11] (2315:2315:2315) (2667:2667:2667))
        (PORT d[12] (2698:2698:2698) (3090:3090:3090))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (4054:4054:4054))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (2996:2996:2996) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2744:2744:2744) (3171:3171:3171))
        (PORT datab (719:719:719) (825:825:825))
        (PORT datac (1672:1672:1672) (1935:1935:1935))
        (PORT datad (689:689:689) (781:781:781))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2648:2648:2648))
        (PORT d[1] (2573:2573:2573) (2984:2984:2984))
        (PORT d[2] (4245:4245:4245) (4844:4844:4844))
        (PORT d[3] (4760:4760:4760) (5566:5566:5566))
        (PORT d[4] (1313:1313:1313) (1540:1540:1540))
        (PORT d[5] (2216:2216:2216) (2592:2592:2592))
        (PORT d[6] (3402:3402:3402) (3912:3912:3912))
        (PORT d[7] (3445:3445:3445) (3932:3932:3932))
        (PORT d[8] (4177:4177:4177) (4785:4785:4785))
        (PORT d[9] (3997:3997:3997) (4547:4547:4547))
        (PORT d[10] (1320:1320:1320) (1559:1559:1559))
        (PORT d[11] (2733:2733:2733) (3141:3141:3141))
        (PORT d[12] (3226:3226:3226) (3694:3694:3694))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3521:3521:3521))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (2574:2574:2574) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1857:1857:1857))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2725:2725:2725) (3143:3143:3143))
        (PORT datad (679:679:679) (773:773:773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1649:1649:1649) (1921:1921:1921))
        (PORT datad (1243:1243:1243) (1480:1480:1480))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1498:1498:1498))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1652:1652:1652) (1924:1924:1924))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1335:1335:1335))
        (PORT datab (2903:2903:2903) (3322:3322:3322))
        (PORT datac (3138:3138:3138) (3595:3595:3595))
        (PORT datad (3005:3005:3005) (3445:3445:3445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (4143:4143:4143))
        (PORT d[1] (2042:2042:2042) (2378:2378:2378))
        (PORT d[2] (3658:3658:3658) (4168:4168:4168))
        (PORT d[3] (4003:4003:4003) (4696:4696:4696))
        (PORT d[4] (1523:1523:1523) (1788:1788:1788))
        (PORT d[5] (2553:2553:2553) (2988:2988:2988))
        (PORT d[6] (3032:3032:3032) (3483:3483:3483))
        (PORT d[7] (2901:2901:2901) (3310:3310:3310))
        (PORT d[8] (3590:3590:3590) (4105:4105:4105))
        (PORT d[9] (3373:3373:3373) (3830:3830:3830))
        (PORT d[10] (2188:2188:2188) (2575:2575:2575))
        (PORT d[11] (2476:2476:2476) (2853:2853:2853))
        (PORT d[12] (2689:2689:2689) (3084:3084:3084))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (4240:4240:4240))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (2596:2596:2596) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (3208:3208:3208))
        (PORT d[1] (1846:1846:1846) (2156:2156:2156))
        (PORT d[2] (3110:3110:3110) (3519:3519:3519))
        (PORT d[3] (4191:4191:4191) (4926:4926:4926))
        (PORT d[4] (3051:3051:3051) (3553:3553:3553))
        (PORT d[5] (2197:2197:2197) (2509:2509:2509))
        (PORT d[6] (3045:3045:3045) (3503:3503:3503))
        (PORT d[7] (2311:2311:2311) (2660:2660:2660))
        (PORT d[8] (2635:2635:2635) (3024:3024:3024))
        (PORT d[9] (3384:3384:3384) (3849:3849:3849))
        (PORT d[10] (1320:1320:1320) (1556:1556:1556))
        (PORT d[11] (2844:2844:2844) (3251:3251:3251))
        (PORT d[12] (3079:3079:3079) (3470:3470:3470))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4746:4746:4746))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (3048:3048:3048) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3301:3301:3301))
        (PORT d[1] (2051:2051:2051) (2377:2377:2377))
        (PORT d[2] (2972:2972:2972) (3368:3368:3368))
        (PORT d[3] (2087:2087:2087) (2453:2453:2453))
        (PORT d[4] (2623:2623:2623) (3070:3070:3070))
        (PORT d[5] (1621:1621:1621) (1884:1884:1884))
        (PORT d[6] (3194:3194:3194) (3650:3650:3650))
        (PORT d[7] (2401:2401:2401) (2753:2753:2753))
        (PORT d[8] (3787:3787:3787) (4330:4330:4330))
        (PORT d[9] (1601:1601:1601) (1833:1833:1833))
        (PORT d[10] (2031:2031:2031) (2372:2372:2372))
        (PORT d[11] (2632:2632:2632) (3003:3003:3003))
        (PORT d[12] (2428:2428:2428) (2776:2776:2776))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3763:3763:3763))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (1960:1960:1960) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1343:1343:1343))
        (PORT datab (2611:2611:2611) (3017:3017:3017))
        (PORT datac (351:351:351) (405:405:405))
        (PORT datad (1531:1531:1531) (1779:1779:1779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (965:965:965))
        (PORT datab (2602:2602:2602) (3007:3007:3007))
        (PORT datac (1461:1461:1461) (1688:1688:1688))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3276:3276:3276))
        (PORT d[1] (2033:2033:2033) (2348:2348:2348))
        (PORT d[2] (2811:2811:2811) (3192:3192:3192))
        (PORT d[3] (2411:2411:2411) (2808:2808:2808))
        (PORT d[4] (2473:2473:2473) (2897:2897:2897))
        (PORT d[5] (1619:1619:1619) (1880:1880:1880))
        (PORT d[6] (3187:3187:3187) (3642:3642:3642))
        (PORT d[7] (1501:1501:1501) (1718:1718:1718))
        (PORT d[8] (3747:3747:3747) (4278:4278:4278))
        (PORT d[9] (1605:1605:1605) (1838:1838:1838))
        (PORT d[10] (1831:1831:1831) (2135:2135:2135))
        (PORT d[11] (2439:2439:2439) (2775:2775:2775))
        (PORT d[12] (2244:2244:2244) (2568:2568:2568))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3795:3795:3795))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (2417:2417:2417) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (4282:4282:4282))
        (PORT d[1] (1872:1872:1872) (2187:2187:2187))
        (PORT d[2] (3464:3464:3464) (3941:3941:3941))
        (PORT d[3] (3989:3989:3989) (4683:4683:4683))
        (PORT d[4] (1543:1543:1543) (1823:1823:1823))
        (PORT d[5] (3587:3587:3587) (4177:4177:4177))
        (PORT d[6] (3172:3172:3172) (3639:3639:3639))
        (PORT d[7] (2715:2715:2715) (3096:3096:3096))
        (PORT d[8] (3632:3632:3632) (4165:4165:4165))
        (PORT d[9] (2984:2984:2984) (3389:3389:3389))
        (PORT d[10] (2003:2003:2003) (2361:2361:2361))
        (PORT d[11] (3496:3496:3496) (4029:4029:4029))
        (PORT d[12] (2695:2695:2695) (3088:3088:3088))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (4261:4261:4261))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (3050:3050:3050) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2371:2371:2371))
        (PORT d[1] (1747:1747:1747) (2025:2025:2025))
        (PORT d[2] (1850:1850:1850) (2104:2104:2104))
        (PORT d[3] (3372:3372:3372) (3930:3930:3930))
        (PORT d[4] (2654:2654:2654) (3098:3098:3098))
        (PORT d[5] (3366:3366:3366) (3884:3884:3884))
        (PORT d[6] (2648:2648:2648) (3017:3017:3017))
        (PORT d[7] (2405:2405:2405) (2741:2741:2741))
        (PORT d[8] (2787:2787:2787) (3184:3184:3184))
        (PORT d[9] (2704:2704:2704) (3084:3084:3084))
        (PORT d[10] (1730:1730:1730) (2044:2044:2044))
        (PORT d[11] (2637:2637:2637) (2998:2998:2998))
        (PORT d[12] (2611:2611:2611) (2970:2970:2970))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3687:3687:3687))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT d[0] (2213:2213:2213) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1203:1203:1203))
        (PORT datab (1551:1551:1551) (1805:1805:1805))
        (PORT datac (824:824:824) (937:937:937))
        (PORT datad (2595:2595:2595) (2992:2992:2992))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (4364:4364:4364))
        (PORT d[1] (2218:2218:2218) (2578:2578:2578))
        (PORT d[2] (3854:3854:3854) (4395:4395:4395))
        (PORT d[3] (4189:4189:4189) (4912:4912:4912))
        (PORT d[4] (1500:1500:1500) (1771:1771:1771))
        (PORT d[5] (2389:2389:2389) (2800:2800:2800))
        (PORT d[6] (3209:3209:3209) (3681:3681:3681))
        (PORT d[7] (3081:3081:3081) (3517:3517:3517))
        (PORT d[8] (3791:3791:3791) (4338:4338:4338))
        (PORT d[9] (3490:3490:3490) (3955:3955:3955))
        (PORT d[10] (1185:1185:1185) (1406:1406:1406))
        (PORT d[11] (2353:2353:2353) (2706:2706:2706))
        (PORT d[12] (2865:2865:2865) (3282:3282:3282))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (4038:4038:4038))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1582:1582:1582) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (614:614:614))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (764:764:764) (887:887:887))
        (PORT datad (1526:1526:1526) (1773:1773:1773))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3438:3438:3438))
        (PORT d[1] (2256:2256:2256) (2622:2622:2622))
        (PORT d[2] (3153:3153:3153) (3575:3575:3575))
        (PORT d[3] (2384:2384:2384) (2788:2788:2788))
        (PORT d[4] (2644:2644:2644) (3087:3087:3087))
        (PORT d[5] (1438:1438:1438) (1677:1677:1677))
        (PORT d[6] (1605:1605:1605) (1851:1851:1851))
        (PORT d[7] (2562:2562:2562) (2930:2930:2930))
        (PORT d[8] (3932:3932:3932) (4491:4491:4491))
        (PORT d[9] (1720:1720:1720) (1969:1969:1969))
        (PORT d[10] (2040:2040:2040) (2383:2383:2383))
        (PORT d[11] (2629:2629:2629) (2994:2994:2994))
        (PORT d[12] (2423:2423:2423) (2773:2773:2773))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3581:3581:3581))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (1783:1783:1783) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (3405:3405:3405))
        (PORT d[1] (1845:1845:1845) (2155:2155:2155))
        (PORT d[2] (3105:3105:3105) (3515:3515:3515))
        (PORT d[3] (4203:4203:4203) (4933:4933:4933))
        (PORT d[4] (3058:3058:3058) (3560:3560:3560))
        (PORT d[5] (2196:2196:2196) (2509:2509:2509))
        (PORT d[6] (3033:3033:3033) (3485:3485:3485))
        (PORT d[7] (2306:2306:2306) (2657:2657:2657))
        (PORT d[8] (2983:2983:2983) (3426:3426:3426))
        (PORT d[9] (3529:3529:3529) (4007:4007:4007))
        (PORT d[10] (1142:1142:1142) (1349:1349:1349))
        (PORT d[11] (2842:2842:2842) (3245:3245:3245))
        (PORT d[12] (3110:3110:3110) (3507:3507:3507))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4745:4745:4745))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (3635:3635:3635) (4093:4093:4093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3668:3668:3668))
        (PORT d[1] (1751:1751:1751) (2028:2028:2028))
        (PORT d[2] (1542:1542:1542) (1756:1756:1756))
        (PORT d[3] (3374:3374:3374) (3937:3937:3937))
        (PORT d[4] (2853:2853:2853) (3335:3335:3335))
        (PORT d[5] (3349:3349:3349) (3858:3858:3858))
        (PORT d[6] (2810:2810:2810) (3192:3192:3192))
        (PORT d[7] (2409:2409:2409) (2748:2748:2748))
        (PORT d[8] (1591:1591:1591) (1828:1828:1828))
        (PORT d[9] (2691:2691:2691) (3069:3069:3069))
        (PORT d[10] (1728:1728:1728) (2039:2039:2039))
        (PORT d[11] (2804:2804:2804) (3183:3183:3183))
        (PORT d[12] (2601:2601:2601) (2957:2957:2957))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3695:3695:3695))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (2007:2007:2007) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1340:1340:1340))
        (PORT datab (2612:2612:2612) (3018:3018:3018))
        (PORT datac (684:684:684) (800:800:800))
        (PORT datad (1532:1532:1532) (1779:1779:1779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3426:3426:3426))
        (PORT d[1] (1836:1836:1836) (2146:2146:2146))
        (PORT d[2] (3280:3280:3280) (3713:3713:3713))
        (PORT d[3] (4640:4640:4640) (5416:5416:5416))
        (PORT d[4] (1299:1299:1299) (1527:1527:1527))
        (PORT d[5] (2176:2176:2176) (2485:2485:2485))
        (PORT d[6] (3216:3216:3216) (3694:3694:3694))
        (PORT d[7] (2493:2493:2493) (2871:2871:2871))
        (PORT d[8] (2654:2654:2654) (3050:3050:3050))
        (PORT d[9] (3589:3589:3589) (4091:4091:4091))
        (PORT d[10] (1134:1134:1134) (1340:1340:1340))
        (PORT d[11] (3019:3019:3019) (3445:3445:3445))
        (PORT d[12] (3145:3145:3145) (3550:3550:3550))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (4534:4534:4534))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (2530:2530:2530) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (572:572:572))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (718:718:718) (823:823:823))
        (PORT datad (2593:2593:2593) (2989:2989:2989))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1443:1443:1443) (1663:1663:1663))
        (PORT datac (1459:1459:1459) (1745:1745:1745))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (355:355:355))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1460:1460:1460) (1745:1745:1745))
        (PORT datad (1424:1424:1424) (1638:1638:1638))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3156:3156:3156) (3621:3621:3621))
        (PORT datab (1321:1321:1321) (1505:1505:1505))
        (PORT datac (3112:3112:3112) (3554:3554:3554))
        (PORT datad (3002:3002:3002) (3441:3441:3441))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (3033:3033:3033))
        (PORT d[1] (3276:3276:3276) (3784:3784:3784))
        (PORT d[2] (2029:2029:2029) (2304:2304:2304))
        (PORT d[3] (3219:3219:3219) (3745:3745:3745))
        (PORT d[4] (2306:2306:2306) (2715:2715:2715))
        (PORT d[5] (2806:2806:2806) (3238:3238:3238))
        (PORT d[6] (2283:2283:2283) (2597:2597:2597))
        (PORT d[7] (2194:2194:2194) (2494:2494:2494))
        (PORT d[8] (2071:2071:2071) (2362:2362:2362))
        (PORT d[9] (2338:2338:2338) (2668:2668:2668))
        (PORT d[10] (3019:3019:3019) (3555:3555:3555))
        (PORT d[11] (2024:2024:2024) (2288:2288:2288))
        (PORT d[12] (2242:2242:2242) (2548:2548:2548))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (4218:4218:4218))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (1557:1557:1557) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (3031:3031:3031))
        (PORT d[1] (3150:3150:3150) (3661:3661:3661))
        (PORT d[2] (2288:2288:2288) (2600:2600:2600))
        (PORT d[3] (2709:2709:2709) (3164:3164:3164))
        (PORT d[4] (2099:2099:2099) (2476:2476:2476))
        (PORT d[5] (3240:3240:3240) (3742:3742:3742))
        (PORT d[6] (2651:2651:2651) (3030:3030:3030))
        (PORT d[7] (1844:1844:1844) (2111:2111:2111))
        (PORT d[8] (3232:3232:3232) (3693:3693:3693))
        (PORT d[9] (2285:2285:2285) (2608:2608:2608))
        (PORT d[10] (3097:3097:3097) (3622:3622:3622))
        (PORT d[11] (2061:2061:2061) (2338:2338:2338))
        (PORT d[12] (2038:2038:2038) (2328:2328:2328))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (4232:4232:4232))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT d[0] (2287:2287:2287) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2676:2676:2676))
        (PORT d[1] (3180:3180:3180) (3698:3698:3698))
        (PORT d[2] (2623:2623:2623) (2978:2978:2978))
        (PORT d[3] (2531:2531:2531) (2961:2961:2961))
        (PORT d[4] (2111:2111:2111) (2482:2482:2482))
        (PORT d[5] (3414:3414:3414) (3939:3939:3939))
        (PORT d[6] (2835:2835:2835) (3248:3248:3248))
        (PORT d[7] (2025:2025:2025) (2320:2320:2320))
        (PORT d[8] (3415:3415:3415) (3905:3905:3905))
        (PORT d[9] (1986:1986:1986) (2279:2279:2279))
        (PORT d[10] (1312:1312:1312) (1549:1549:1549))
        (PORT d[11] (2046:2046:2046) (2328:2328:2328))
        (PORT d[12] (2057:2057:2057) (2356:2356:2356))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (4233:4233:4233))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (2960:2960:2960) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (3115:3115:3115))
        (PORT d[1] (2630:2630:2630) (3071:3071:3071))
        (PORT d[2] (2931:2931:2931) (3328:3328:3328))
        (PORT d[3] (3232:3232:3232) (3781:3781:3781))
        (PORT d[4] (1783:1783:1783) (2109:2109:2109))
        (PORT d[5] (2693:2693:2693) (3111:3111:3111))
        (PORT d[6] (2818:2818:2818) (3218:3218:3218))
        (PORT d[7] (2867:2867:2867) (3305:3305:3305))
        (PORT d[8] (2676:2676:2676) (3050:3050:3050))
        (PORT d[9] (2936:2936:2936) (3352:3352:3352))
        (PORT d[10] (2571:2571:2571) (3031:3031:3031))
        (PORT d[11] (3527:3527:3527) (4083:4083:4083))
        (PORT d[12] (3263:3263:3263) (3753:3753:3753))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (5009:5009:5009))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (PORT d[0] (2443:2443:2443) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (551:551:551))
        (PORT datab (709:709:709) (815:815:815))
        (PORT datac (2257:2257:2257) (2578:2578:2578))
        (PORT datad (2733:2733:2733) (3138:3138:3138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2600:2600:2600))
        (PORT datab (684:684:684) (772:772:772))
        (PORT datac (436:436:436) (492:492:492))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3933:3933:3933))
        (PORT d[1] (1871:1871:1871) (2186:2186:2186))
        (PORT d[2] (3278:3278:3278) (3724:3724:3724))
        (PORT d[3] (3949:3949:3949) (4639:4639:4639))
        (PORT d[4] (1375:1375:1375) (1631:1631:1631))
        (PORT d[5] (3599:3599:3599) (4195:4195:4195))
        (PORT d[6] (3016:3016:3016) (3472:3472:3472))
        (PORT d[7] (2608:2608:2608) (2956:2956:2956))
        (PORT d[8] (3275:3275:3275) (3748:3748:3748))
        (PORT d[9] (3191:3191:3191) (3625:3625:3625))
        (PORT d[10] (1824:1824:1824) (2158:2158:2158))
        (PORT d[11] (3550:3550:3550) (4102:4102:4102))
        (PORT d[12] (2872:2872:2872) (3288:3288:3288))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (4441:4441:4441))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (3183:3183:3183) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3503:3503:3503))
        (PORT d[1] (2812:2812:2812) (3278:3278:3278))
        (PORT d[2] (2732:2732:2732) (3100:3100:3100))
        (PORT d[3] (3396:3396:3396) (3963:3963:3963))
        (PORT d[4] (1759:1759:1759) (2084:2084:2084))
        (PORT d[5] (2882:2882:2882) (3333:3333:3333))
        (PORT d[6] (2659:2659:2659) (3042:3042:3042))
        (PORT d[7] (3058:3058:3058) (3524:3524:3524))
        (PORT d[8] (3040:3040:3040) (3474:3474:3474))
        (PORT d[9] (2594:2594:2594) (2953:2953:2953))
        (PORT d[10] (2744:2744:2744) (3222:3222:3222))
        (PORT d[11] (3738:3738:3738) (4329:4329:4329))
        (PORT d[12] (3291:3291:3291) (3788:3788:3788))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4639:4639:4639))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (3200:3200:3200) (3580:3580:3580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (3063:3063:3063))
        (PORT d[1] (3362:3362:3362) (3906:3906:3906))
        (PORT d[2] (2633:2633:2633) (2992:2992:2992))
        (PORT d[3] (2508:2508:2508) (2934:2934:2934))
        (PORT d[4] (2275:2275:2275) (2663:2663:2663))
        (PORT d[5] (3420:3420:3420) (3941:3941:3941))
        (PORT d[6] (3007:3007:3007) (3443:3443:3443))
        (PORT d[7] (2200:2200:2200) (2518:2518:2518))
        (PORT d[8] (3577:3577:3577) (4088:4088:4088))
        (PORT d[9] (1804:1804:1804) (2070:2070:2070))
        (PORT d[10] (1648:1648:1648) (1927:1927:1927))
        (PORT d[11] (2246:2246:2246) (2554:2554:2554))
        (PORT d[12] (2068:2068:2068) (2364:2364:2364))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (4005:4005:4005))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1609:1609:1609) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2602:2602:2602))
        (PORT datab (547:547:547) (630:630:630))
        (PORT datac (536:536:536) (621:621:621))
        (PORT datad (2730:2730:2730) (3135:3135:3135))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3333:3333:3333))
        (PORT d[1] (2779:2779:2779) (3224:3224:3224))
        (PORT d[2] (2915:2915:2915) (3309:3309:3309))
        (PORT d[3] (3229:3229:3229) (3779:3779:3779))
        (PORT d[4] (1783:1783:1783) (2109:2109:2109))
        (PORT d[5] (2691:2691:2691) (3107:3107:3107))
        (PORT d[6] (2832:2832:2832) (3239:3239:3239))
        (PORT d[7] (2877:2877:2877) (3316:3316:3316))
        (PORT d[8] (2856:2856:2856) (3263:3263:3263))
        (PORT d[9] (2757:2757:2757) (3139:3139:3139))
        (PORT d[10] (2592:2592:2592) (3054:3054:3054))
        (PORT d[11] (3547:3547:3547) (4108:4108:4108))
        (PORT d[12] (3280:3280:3280) (3778:3778:3778))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4829:4829:4829))
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (PORT d[0] (2775:2775:2775) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (972:972:972))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (620:620:620) (704:704:704))
        (PORT datad (2737:2737:2737) (3143:3143:3143))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2039:2039:2039) (2329:2329:2329))
        (PORT datad (1642:1642:1642) (1957:1957:1957))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3685:3685:3685))
        (PORT d[1] (2966:2966:2966) (3452:3452:3452))
        (PORT d[2] (2743:2743:2743) (3118:3118:3118))
        (PORT d[3] (3228:3228:3228) (3777:3777:3777))
        (PORT d[4] (1914:1914:1914) (2266:2266:2266))
        (PORT d[5] (3061:3061:3061) (3538:3538:3538))
        (PORT d[6] (2637:2637:2637) (3017:3017:3017))
        (PORT d[7] (3211:3211:3211) (3696:3696:3696))
        (PORT d[8] (3052:3052:3052) (3490:3490:3490))
        (PORT d[9] (2436:2436:2436) (2777:2777:2777))
        (PORT d[10] (2929:2929:2929) (3433:3433:3433))
        (PORT d[11] (3919:3919:3919) (4539:4539:4539))
        (PORT d[12] (2199:2199:2199) (2508:2508:2508))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (4441:4441:4441))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (3354:3354:3354) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2886:2886:2886))
        (PORT d[1] (2208:2208:2208) (2579:2579:2579))
        (PORT d[2] (3509:3509:3509) (3912:3912:3912))
        (PORT d[3] (4380:4380:4380) (5123:5123:5123))
        (PORT d[4] (1678:1678:1678) (1962:1962:1962))
        (PORT d[5] (3425:3425:3425) (3850:3850:3850))
        (PORT d[6] (3393:3393:3393) (3894:3894:3894))
        (PORT d[7] (2309:2309:2309) (2659:2659:2659))
        (PORT d[8] (2667:2667:2667) (3066:3066:3066))
        (PORT d[9] (3483:3483:3483) (3896:3896:3896))
        (PORT d[10] (1544:1544:1544) (1818:1818:1818))
        (PORT d[11] (2695:2695:2695) (3079:3079:3079))
        (PORT d[12] (3495:3495:3495) (3889:3889:3889))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2565:2565:2565))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (2558:2558:2558) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (442:442:442))
        (PORT datab (2744:2744:2744) (3159:3159:3159))
        (PORT datac (2254:2254:2254) (2575:2575:2575))
        (PORT datad (2023:2023:2023) (2261:2261:2261))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (3102:3102:3102))
        (PORT d[1] (2595:2595:2595) (3026:3026:3026))
        (PORT d[2] (3076:3076:3076) (3487:3487:3487))
        (PORT d[3] (3250:3250:3250) (3807:3807:3807))
        (PORT d[4] (1929:1929:1929) (2270:2270:2270))
        (PORT d[5] (2681:2681:2681) (3101:3101:3101))
        (PORT d[6] (2812:2812:2812) (3212:3212:3212))
        (PORT d[7] (2687:2687:2687) (3098:3098:3098))
        (PORT d[8] (2985:2985:2985) (3398:3398:3398))
        (PORT d[9] (2781:2781:2781) (3173:3173:3173))
        (PORT d[10] (2425:2425:2425) (2861:2861:2861))
        (PORT d[11] (3512:3512:3512) (4064:4064:4064))
        (PORT d[12] (3271:3271:3271) (3761:3761:3761))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (5032:5032:5032))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (2556:2556:2556) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2601:2601:2601))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (714:714:714) (817:817:817))
        (PORT datad (2728:2728:2728) (3133:3133:3133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1980:1980:1980))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2041:2041:2041) (2331:2331:2331))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[1\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1332:1332:1332))
        (PORT datab (2906:2906:2906) (3325:3325:3325))
        (PORT datac (3139:3139:3139) (3596:3596:3596))
        (PORT datad (3001:3001:3001) (3440:3440:3440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1329:1329:1329))
        (PORT datab (213:213:213) (255:255:255))
        (PORT datac (1614:1614:1614) (1822:1822:1822))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1614:1614:1614) (1822:1822:1822))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2950:2950:2950) (3397:3397:3397))
        (PORT datab (1688:1688:1688) (1980:1980:1980))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3932:3932:3932))
        (PORT d[1] (1863:1863:1863) (2177:2177:2177))
        (PORT d[2] (3267:3267:3267) (3709:3709:3709))
        (PORT d[3] (3843:3843:3843) (4470:4470:4470))
        (PORT d[4] (1703:1703:1703) (2002:2002:2002))
        (PORT d[5] (3579:3579:3579) (4168:4168:4168))
        (PORT d[6] (3039:3039:3039) (3497:3497:3497))
        (PORT d[7] (2570:2570:2570) (2931:2931:2931))
        (PORT d[8] (3651:3651:3651) (4192:4192:4192))
        (PORT d[9] (2977:2977:2977) (3381:3381:3381))
        (PORT d[10] (1815:1815:1815) (2146:2146:2146))
        (PORT d[11] (3345:3345:3345) (3862:3862:3862))
        (PORT d[12] (2876:2876:2876) (3301:3301:3301))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (4469:4469:4469))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (PORT d[0] (3123:3123:3123) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (3288:3288:3288))
        (PORT d[1] (2062:2062:2062) (2410:2410:2410))
        (PORT d[2] (3330:3330:3330) (3783:3783:3783))
        (PORT d[3] (3680:3680:3680) (4295:4295:4295))
        (PORT d[4] (2038:2038:2038) (2369:2369:2369))
        (PORT d[5] (3433:3433:3433) (4013:4013:4013))
        (PORT d[6] (3034:3034:3034) (3478:3478:3478))
        (PORT d[7] (2721:2721:2721) (3097:3097:3097))
        (PORT d[8] (3068:3068:3068) (3514:3514:3514))
        (PORT d[9] (3183:3183:3183) (3619:3619:3619))
        (PORT d[10] (2539:2539:2539) (2977:2977:2977))
        (PORT d[11] (3001:3001:3001) (3476:3476:3476))
        (PORT d[12] (2901:2901:2901) (3332:3332:3332))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (5033:5033:5033))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (2987:2987:2987) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (4147:4147:4147))
        (PORT d[1] (2035:2035:2035) (2370:2370:2370))
        (PORT d[2] (3471:3471:3471) (3948:3948:3948))
        (PORT d[3] (3994:3994:3994) (4687:4687:4687))
        (PORT d[4] (1688:1688:1688) (1989:1989:1989))
        (PORT d[5] (3773:3773:3773) (4392:4392:4392))
        (PORT d[6] (3024:3024:3024) (3474:3474:3474))
        (PORT d[7] (2721:2721:2721) (3100:3100:3100))
        (PORT d[8] (3405:3405:3405) (3895:3895:3895))
        (PORT d[9] (3139:3139:3139) (3563:3563:3563))
        (PORT d[10] (2017:2017:2017) (2381:2381:2381))
        (PORT d[11] (3519:3519:3519) (4057:4057:4057))
        (PORT d[12] (2682:2682:2682) (3072:3072:3072))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (4262:4262:4262))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (1954:1954:1954) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2742:2742:2742) (3176:3176:3176))
        (PORT datab (688:688:688) (786:786:786))
        (PORT datac (662:662:662) (742:742:742))
        (PORT datad (2303:2303:2303) (2611:2611:2611))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (3306:3306:3306))
        (PORT d[1] (2055:2055:2055) (2403:2403:2403))
        (PORT d[2] (3338:3338:3338) (3797:3797:3797))
        (PORT d[3] (3979:3979:3979) (4628:4628:4628))
        (PORT d[4] (1891:1891:1891) (2207:2207:2207))
        (PORT d[5] (3397:3397:3397) (3964:3964:3964))
        (PORT d[6] (3033:3033:3033) (3477:3477:3477))
        (PORT d[7] (2735:2735:2735) (3118:3118:3118))
        (PORT d[8] (3077:3077:3077) (3526:3526:3526))
        (PORT d[9] (3184:3184:3184) (3620:3620:3620))
        (PORT d[10] (2539:2539:2539) (2976:2976:2976))
        (PORT d[11] (3007:3007:3007) (3483:3483:3483))
        (PORT d[12] (2874:2874:2874) (3296:3296:3296))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (5050:5050:5050))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (PORT d[0] (3069:3069:3069) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (580:580:580))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (651:651:651) (736:736:736))
        (PORT datad (2721:2721:2721) (3150:3150:3150))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3727:3727:3727))
        (PORT d[1] (2242:2242:2242) (2612:2612:2612))
        (PORT d[2] (3126:3126:3126) (3544:3544:3544))
        (PORT d[3] (3526:3526:3526) (4128:4128:4128))
        (PORT d[4] (1686:1686:1686) (1973:1973:1973))
        (PORT d[5] (3396:3396:3396) (3963:3963:3963))
        (PORT d[6] (3200:3200:3200) (3664:3664:3664))
        (PORT d[7] (2535:2535:2535) (2885:2885:2885))
        (PORT d[8] (3434:3434:3434) (3940:3940:3940))
        (PORT d[9] (2999:2999:2999) (3408:3408:3408))
        (PORT d[10] (1856:1856:1856) (2197:2197:2197))
        (PORT d[11] (3188:3188:3188) (3689:3689:3689))
        (PORT d[12] (2877:2877:2877) (3303:3303:3303))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4672:4672:4672))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1791:1791:1791) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2849:2849:2849))
        (PORT d[1] (3184:3184:3184) (3705:3705:3705))
        (PORT d[2] (2457:2457:2457) (2793:2793:2793))
        (PORT d[3] (3048:3048:3048) (3569:3569:3569))
        (PORT d[4] (2101:2101:2101) (2471:2471:2471))
        (PORT d[5] (3241:3241:3241) (3742:3742:3742))
        (PORT d[6] (2652:2652:2652) (3031:3031:3031))
        (PORT d[7] (3405:3405:3405) (3918:3918:3918))
        (PORT d[8] (3403:3403:3403) (3894:3894:3894))
        (PORT d[9] (2296:2296:2296) (2622:2622:2622))
        (PORT d[10] (3094:3094:3094) (3618:3618:3618))
        (PORT d[11] (2062:2062:2062) (2343:2343:2343))
        (PORT d[12] (1860:1860:1860) (2118:2118:2118))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (4218:4218:4218))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1372:1372:1372))
        (PORT d[0] (2917:2917:2917) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2918:2918:2918))
        (PORT d[1] (2039:2039:2039) (2380:2380:2380))
        (PORT d[2] (3339:3339:3339) (3795:3795:3795))
        (PORT d[3] (4304:4304:4304) (4999:4999:4999))
        (PORT d[4] (1569:1569:1569) (1855:1855:1855))
        (PORT d[5] (3426:3426:3426) (4004:4004:4004))
        (PORT d[6] (3025:3025:3025) (3467:3467:3467))
        (PORT d[7] (2884:2884:2884) (3282:3282:3282))
        (PORT d[8] (3237:3237:3237) (3709:3709:3709))
        (PORT d[9] (3343:3343:3343) (3802:3802:3802))
        (PORT d[10] (2195:2195:2195) (2581:2581:2581))
        (PORT d[11] (3007:3007:3007) (3479:3479:3479))
        (PORT d[12] (2888:2888:2888) (3315:3315:3315))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (5232:5232:5232))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1342:1342:1342))
        (PORT d[0] (2817:2817:2817) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (803:803:803))
        (PORT datab (2313:2313:2313) (2630:2630:2630))
        (PORT datac (685:685:685) (779:779:779))
        (PORT datad (2724:2724:2724) (3154:3154:3154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3509:3509:3509))
        (PORT d[1] (2046:2046:2046) (2394:2394:2394))
        (PORT d[2] (3157:3157:3157) (3587:3587:3587))
        (PORT d[3] (3683:3683:3683) (4284:4284:4284))
        (PORT d[4] (1581:1581:1581) (1882:1882:1882))
        (PORT d[5] (3382:3382:3382) (3946:3946:3946))
        (PORT d[6] (3201:3201:3201) (3666:3666:3666))
        (PORT d[7] (2861:2861:2861) (3256:3256:3256))
        (PORT d[8] (3266:3266:3266) (3750:3750:3750))
        (PORT d[9] (3336:3336:3336) (3799:3799:3799))
        (PORT d[10] (2715:2715:2715) (3175:3175:3175))
        (PORT d[11] (2978:2978:2978) (3444:3444:3444))
        (PORT d[12] (2915:2915:2915) (3349:3349:3349))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (5024:5024:5024))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1962:1962:1962) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (620:620:620))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (513:513:513) (590:590:590))
        (PORT datad (2302:2302:2302) (2610:2610:2610))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (2405:2405:2405) (2744:2744:2744))
        (PORT datac (1437:1437:1437) (1706:1706:1706))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (3109:3109:3109))
        (PORT d[1] (2427:2427:2427) (2823:2823:2823))
        (PORT d[2] (3080:3080:3080) (3491:3491:3491))
        (PORT d[3] (3400:3400:3400) (3976:3976:3976))
        (PORT d[4] (1917:1917:1917) (2257:2257:2257))
        (PORT d[5] (2525:2525:2525) (2915:2915:2915))
        (PORT d[6] (2808:2808:2808) (3206:3206:3206))
        (PORT d[7] (2703:2703:2703) (3119:3119:3119))
        (PORT d[8] (2984:2984:2984) (3392:3392:3392))
        (PORT d[9] (2782:2782:2782) (3173:3173:3173))
        (PORT d[10] (2558:2558:2558) (3010:3010:3010))
        (PORT d[11] (3371:3371:3371) (3904:3904:3904))
        (PORT d[12] (3267:3267:3267) (3753:3753:3753))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (5033:5033:5033))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT d[0] (2716:2716:2716) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (4072:4072:4072))
        (PORT d[1] (1807:1807:1807) (2112:2112:2112))
        (PORT d[2] (2793:2793:2793) (3168:3168:3168))
        (PORT d[3] (3681:3681:3681) (4290:4290:4290))
        (PORT d[4] (1389:1389:1389) (1653:1653:1653))
        (PORT d[5] (3404:3404:3404) (3967:3967:3967))
        (PORT d[6] (3036:3036:3036) (3487:3487:3487))
        (PORT d[7] (2639:2639:2639) (2994:2994:2994))
        (PORT d[8] (3460:3460:3460) (3971:3971:3971))
        (PORT d[9] (2848:2848:2848) (3240:3240:3240))
        (PORT d[10] (1836:1836:1836) (2175:2175:2175))
        (PORT d[11] (3369:3369:3369) (3899:3899:3899))
        (PORT d[12] (2870:2870:2870) (3294:3294:3294))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (4460:4460:4460))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (2164:2164:2164) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3503:3503:3503))
        (PORT d[1] (2241:2241:2241) (2611:2611:2611))
        (PORT d[2] (3162:3162:3162) (3598:3598:3598))
        (PORT d[3] (3673:3673:3673) (4282:4282:4282))
        (PORT d[4] (1710:1710:1710) (2007:2007:2007))
        (PORT d[5] (3219:3219:3219) (3759:3759:3759))
        (PORT d[6] (3208:3208:3208) (3674:3674:3674))
        (PORT d[7] (2549:2549:2549) (2906:2906:2906))
        (PORT d[8] (3262:3262:3262) (3740:3740:3740))
        (PORT d[9] (3000:3000:3000) (3409:3409:3409))
        (PORT d[10] (2722:2722:2722) (3183:3183:3183))
        (PORT d[11] (3175:3175:3175) (3668:3668:3668))
        (PORT d[12] (3026:3026:3026) (3468:3468:3468))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (4820:4820:4820))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (3426:3426:3426) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (821:821:821) (836:836:836))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2743:2743:2743) (3176:3176:3176))
        (PORT datab (534:534:534) (611:611:611))
        (PORT datac (508:508:508) (579:579:579))
        (PORT datad (2302:2302:2302) (2610:2610:2610))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2750:2750:2750) (3185:3185:3185))
        (PORT datab (964:964:964) (1115:1115:1115))
        (PORT datac (177:177:177) (211:211:211))
        (PORT datad (2298:2298:2298) (2605:2605:2605))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst29\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2732:2732:2732))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1435:1435:1435) (1703:1703:1703))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (660:660:660) (754:754:754))
        (PORT d[1] (1506:1506:1506) (1742:1742:1742))
        (PORT d[2] (2641:2641:2641) (3076:3076:3076))
        (PORT d[3] (1128:1128:1128) (1310:1310:1310))
        (PORT d[4] (2291:2291:2291) (2687:2687:2687))
        (PORT d[5] (889:889:889) (1035:1035:1035))
        (PORT d[6] (1278:1278:1278) (1455:1455:1455))
        (PORT d[7] (1886:1886:1886) (2149:2149:2149))
        (PORT d[8] (1217:1217:1217) (1401:1401:1401))
        (PORT d[9] (1219:1219:1219) (1406:1406:1406))
        (PORT d[10] (663:663:663) (761:761:761))
        (PORT d[11] (3302:3302:3302) (3814:3814:3814))
        (PORT d[12] (1763:1763:1763) (2062:2062:2062))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (5171:5171:5171))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (1059:1059:1059) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2420:2420:2420))
        (PORT d[1] (1577:1577:1577) (1824:1824:1824))
        (PORT d[2] (1865:1865:1865) (2176:2176:2176))
        (PORT d[3] (2715:2715:2715) (3133:3133:3133))
        (PORT d[4] (1717:1717:1717) (2019:2019:2019))
        (PORT d[5] (2389:2389:2389) (2793:2793:2793))
        (PORT d[6] (1498:1498:1498) (1724:1724:1724))
        (PORT d[7] (1169:1169:1169) (1347:1347:1347))
        (PORT d[8] (4531:4531:4531) (5244:5244:5244))
        (PORT d[9] (3343:3343:3343) (3807:3807:3807))
        (PORT d[10] (1927:1927:1927) (2274:2274:2274))
        (PORT d[11] (3103:3103:3103) (3577:3577:3577))
        (PORT d[12] (3473:3473:3473) (3997:3997:3997))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3861:3861:3861))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (2116:2116:2116) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2411:2411:2411))
        (PORT d[1] (1374:1374:1374) (1595:1595:1595))
        (PORT d[2] (2288:2288:2288) (2679:2679:2679))
        (PORT d[3] (1349:1349:1349) (1562:1562:1562))
        (PORT d[4] (1941:1941:1941) (2294:2294:2294))
        (PORT d[5] (2806:2806:2806) (3241:3241:3241))
        (PORT d[6] (2482:2482:2482) (2818:2818:2818))
        (PORT d[7] (1519:1519:1519) (1733:1733:1733))
        (PORT d[8] (4506:4506:4506) (5213:5213:5213))
        (PORT d[9] (1613:1613:1613) (1865:1865:1865))
        (PORT d[10] (2403:2403:2403) (2808:2808:2808))
        (PORT d[11] (2942:2942:2942) (3405:3405:3405))
        (PORT d[12] (3525:3525:3525) (4057:4057:4057))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4792:4792:4792))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (2201:2201:2201) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (875:875:875))
        (PORT datab (929:929:929) (1056:1056:1056))
        (PORT datad (231:231:231) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (792:792:792))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (359:359:359) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3722:3722:3722))
        (PORT d[1] (1845:1845:1845) (2147:2147:2147))
        (PORT d[2] (2982:2982:2982) (3388:3388:3388))
        (PORT d[3] (3863:3863:3863) (4499:4499:4499))
        (PORT d[4] (1734:1734:1734) (2051:2051:2051))
        (PORT d[5] (3396:3396:3396) (3958:3958:3958))
        (PORT d[6] (3207:3207:3207) (3684:3684:3684))
        (PORT d[7] (2675:2675:2675) (3044:3044:3044))
        (PORT d[8] (3463:3463:3463) (3980:3980:3980))
        (PORT d[9] (3149:3149:3149) (3586:3586:3586))
        (PORT d[10] (1856:1856:1856) (2197:2197:2197))
        (PORT d[11] (3145:3145:3145) (3631:3631:3631))
        (PORT d[12] (2881:2881:2881) (3310:3310:3310))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4671:4671:4671))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (PORT d[0] (1780:1780:1780) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3241:3241:3241))
        (PORT d[1] (2069:2069:2069) (2415:2415:2415))
        (PORT d[2] (3335:3335:3335) (3788:3788:3788))
        (PORT d[3] (4316:4316:4316) (5014:5014:5014))
        (PORT d[4] (1715:1715:1715) (2019:2019:2019))
        (PORT d[5] (3400:3400:3400) (3970:3970:3970))
        (PORT d[6] (3024:3024:3024) (3471:3471:3471))
        (PORT d[7] (2896:2896:2896) (3295:3295:3295))
        (PORT d[8] (3044:3044:3044) (3485:3485:3485))
        (PORT d[9] (3515:3515:3515) (3999:3999:3999))
        (PORT d[10] (2519:2519:2519) (2954:2954:2954))
        (PORT d[11] (3027:3027:3027) (3507:3507:3507))
        (PORT d[12] (2887:2887:2887) (3313:3313:3313))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (5230:5230:5230))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (2828:2828:2828) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3937:3937:3937))
        (PORT d[1] (2407:2407:2407) (2794:2794:2794))
        (PORT d[2] (3259:3259:3259) (3700:3700:3700))
        (PORT d[3] (3692:3692:3692) (4309:4309:4309))
        (PORT d[4] (1512:1512:1512) (1780:1780:1780))
        (PORT d[5] (3579:3579:3579) (4172:4172:4172))
        (PORT d[6] (3029:3029:3029) (3479:3479:3479))
        (PORT d[7] (2523:2523:2523) (2870:2870:2870))
        (PORT d[8] (3645:3645:3645) (4186:4186:4186))
        (PORT d[9] (2965:2965:2965) (3369:3369:3369))
        (PORT d[10] (1834:1834:1834) (2174:2174:2174))
        (PORT d[11] (3324:3324:3324) (3834:3834:3834))
        (PORT d[12] (2998:2998:2998) (3421:3421:3421))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (4470:4470:4470))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (2751:2751:2751) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (3184:3184:3184))
        (PORT datab (698:698:698) (798:798:798))
        (PORT datac (524:524:524) (588:588:588))
        (PORT datad (2298:2298:2298) (2606:2606:2606))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3502:3502:3502))
        (PORT d[1] (2234:2234:2234) (2603:2603:2603))
        (PORT d[2] (3185:3185:3185) (3629:3629:3629))
        (PORT d[3] (3688:3688:3688) (4304:4304:4304))
        (PORT d[4] (1712:1712:1712) (2006:2006:2006))
        (PORT d[5] (3593:3593:3593) (4192:4192:4192))
        (PORT d[6] (3207:3207:3207) (3673:3673:3673))
        (PORT d[7] (2700:2700:2700) (3073:3073:3073))
        (PORT d[8] (3271:3271:3271) (3753:3753:3753))
        (PORT d[9] (3163:3163:3163) (3596:3596:3596))
        (PORT d[10] (2721:2721:2721) (3183:3183:3183))
        (PORT d[11] (3167:3167:3167) (3659:3659:3659))
        (PORT d[12] (2872:2872:2872) (3304:3304:3304))
        (PORT clk (1290:1290:1290) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4435:4435:4435) (5025:5025:5025))
        (PORT clk (1290:1290:1290) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1313:1313:1313))
        (PORT d[0] (2154:2154:2154) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (813:813:813) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (813:813:813) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (813:813:813) (827:827:827))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (405:405:405))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (494:494:494) (555:555:555))
        (PORT datad (2298:2298:2298) (2606:2606:2606))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2531:2531:2531))
        (PORT d[1] (1584:1584:1584) (1831:1831:1831))
        (PORT d[2] (2198:2198:2198) (2554:2554:2554))
        (PORT d[3] (2329:2329:2329) (2690:2690:2690))
        (PORT d[4] (1703:1703:1703) (2016:2016:2016))
        (PORT d[5] (2601:2601:2601) (3037:3037:3037))
        (PORT d[6] (1133:1133:1133) (1309:1309:1309))
        (PORT d[7] (1822:1822:1822) (2094:2094:2094))
        (PORT d[8] (4540:4540:4540) (5259:5259:5259))
        (PORT d[9] (2675:2675:2675) (3052:3052:3052))
        (PORT d[10] (2129:2129:2129) (2508:2508:2508))
        (PORT d[11] (3282:3282:3282) (3783:3783:3783))
        (PORT d[12] (3685:3685:3685) (4240:4240:4240))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (4037:4037:4037))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (3307:3307:3307) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2518:2518:2518))
        (PORT d[1] (1891:1891:1891) (2189:2189:2189))
        (PORT d[2] (1022:1022:1022) (1174:1174:1174))
        (PORT d[3] (2311:2311:2311) (2695:2695:2695))
        (PORT d[4] (888:888:888) (1043:1043:1043))
        (PORT d[5] (2017:2017:2017) (2345:2345:2345))
        (PORT d[6] (1843:1843:1843) (2106:2106:2106))
        (PORT d[7] (1371:1371:1371) (1575:1575:1575))
        (PORT d[8] (1702:1702:1702) (1947:1947:1947))
        (PORT d[9] (2060:2060:2060) (2373:2373:2373))
        (PORT d[10] (2495:2495:2495) (2933:2933:2933))
        (PORT d[11] (1978:1978:1978) (2253:2253:2253))
        (PORT d[12] (1983:1983:1983) (2268:2268:2268))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3657:3657:3657))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1616:1616:1616) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2328:2328:2328))
        (PORT d[1] (1552:1552:1552) (1791:1791:1791))
        (PORT d[2] (2176:2176:2176) (2529:2529:2529))
        (PORT d[3] (2525:2525:2525) (2919:2919:2919))
        (PORT d[4] (1891:1891:1891) (2220:2220:2220))
        (PORT d[5] (2419:2419:2419) (2829:2829:2829))
        (PORT d[6] (1316:1316:1316) (1516:1516:1516))
        (PORT d[7] (1635:1635:1635) (1878:1878:1878))
        (PORT d[8] (4521:4521:4521) (5240:5240:5240))
        (PORT d[9] (3013:3013:3013) (3436:3436:3436))
        (PORT d[10] (1941:1941:1941) (2290:2290:2290))
        (PORT d[11] (3296:3296:3296) (3801:3801:3801))
        (PORT d[12] (3499:3499:3499) (4028:4028:4028))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (4013:4013:4013))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (1789:1789:1789) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1007:1007:1007))
        (PORT datab (372:372:372) (458:458:458))
        (PORT datac (1110:1110:1110) (1307:1307:1307))
        (PORT datad (230:230:230) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2234:2234:2234))
        (PORT d[1] (1517:1517:1517) (1756:1756:1756))
        (PORT d[2] (2098:2098:2098) (2463:2463:2463))
        (PORT d[3] (1510:1510:1510) (1749:1749:1749))
        (PORT d[4] (1757:1757:1757) (2080:2080:2080))
        (PORT d[5] (2633:2633:2633) (3046:3046:3046))
        (PORT d[6] (2301:2301:2301) (2609:2609:2609))
        (PORT d[7] (1351:1351:1351) (1542:1542:1542))
        (PORT d[8] (4674:4674:4674) (5395:5395:5395))
        (PORT d[9] (1790:1790:1790) (2065:2065:2065))
        (PORT d[10] (2236:2236:2236) (2616:2616:2616))
        (PORT d[11] (2910:2910:2910) (3367:3367:3367))
        (PORT d[12] (3325:3325:3325) (3826:3826:3826))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4578:4578:4578))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT d[0] (2082:2082:2082) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (904:904:904))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1029:1029:1029) (1157:1157:1157))
        (PORT datad (359:359:359) (436:436:436))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (1254:1254:1254) (1483:1483:1483))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst30\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (224:224:224) (281:281:281))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (3492:3492:3492))
        (PORT datab (584:584:584) (671:671:671))
        (PORT datac (3000:3000:3000) (3437:3437:3437))
        (PORT datad (3147:3147:3147) (3604:3604:3604))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2280:2280:2280))
        (PORT d[1] (1585:1585:1585) (1829:1829:1829))
        (PORT d[2] (1884:1884:1884) (2200:2200:2200))
        (PORT d[3] (2534:2534:2534) (2929:2929:2929))
        (PORT d[4] (1723:1723:1723) (2032:2032:2032))
        (PORT d[5] (2411:2411:2411) (2820:2820:2820))
        (PORT d[6] (1466:1466:1466) (1687:1687:1687))
        (PORT d[7] (1489:1489:1489) (1711:1711:1711))
        (PORT d[8] (4509:4509:4509) (5219:5219:5219))
        (PORT d[9] (3022:3022:3022) (3446:3446:3446))
        (PORT d[10] (1921:1921:1921) (2268:2268:2268))
        (PORT d[11] (3121:3121:3121) (3596:3596:3596))
        (PORT d[12] (3478:3478:3478) (3999:3999:3999))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (4029:4029:4029))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (PORT d[0] (2249:2249:2249) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2116:2116:2116))
        (PORT d[1] (1415:1415:1415) (1641:1641:1641))
        (PORT d[2] (1827:1827:1827) (2135:2135:2135))
        (PORT d[3] (2708:2708:2708) (3125:3125:3125))
        (PORT d[4] (1714:1714:1714) (2022:2022:2022))
        (PORT d[5] (2385:2385:2385) (2798:2798:2798))
        (PORT d[6] (1497:1497:1497) (1723:1723:1723))
        (PORT d[7] (1162:1162:1162) (1342:1342:1342))
        (PORT d[8] (4543:4543:4543) (5262:5262:5262))
        (PORT d[9] (3207:3207:3207) (3660:3660:3660))
        (PORT d[10] (1929:1929:1929) (2279:2279:2279))
        (PORT d[11] (3138:3138:3138) (3621:3621:3621))
        (PORT d[12] (3299:3299:3299) (3797:3797:3797))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (4038:4038:4038))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (2112:2112:2112) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1031:1031:1031))
        (PORT datab (676:676:676) (796:796:796))
        (PORT datac (793:793:793) (912:912:912))
        (PORT datad (714:714:714) (853:853:853))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1956:1956:1956))
        (PORT d[1] (1218:1218:1218) (1413:1413:1413))
        (PORT d[2] (876:876:876) (1023:1023:1023))
        (PORT d[3] (2322:2322:2322) (2678:2678:2678))
        (PORT d[4] (2042:2042:2042) (2396:2396:2396))
        (PORT d[5] (718:718:718) (840:840:840))
        (PORT d[6] (670:670:670) (784:784:784))
        (PORT d[7] (2000:2000:2000) (2291:2291:2291))
        (PORT d[8] (2079:2079:2079) (2399:2399:2399))
        (PORT d[9] (2497:2497:2497) (2853:2853:2853))
        (PORT d[10] (2307:2307:2307) (2706:2706:2706))
        (PORT d[11] (3635:3635:3635) (4181:4181:4181))
        (PORT d[12] (1640:1640:1640) (1926:1926:1926))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3852:3852:3852))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (1113:1113:1113) (1186:1186:1186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (888:888:888))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (442:442:442) (497:497:497))
        (PORT datad (658:658:658) (768:768:768))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1947:1947:1947))
        (PORT d[1] (1227:1227:1227) (1430:1430:1430))
        (PORT d[2] (1011:1011:1011) (1172:1172:1172))
        (PORT d[3] (1929:1929:1929) (2233:2233:2233))
        (PORT d[4] (1316:1316:1316) (1558:1558:1558))
        (PORT d[5] (1947:1947:1947) (2248:2248:2248))
        (PORT d[6] (2355:2355:2355) (2707:2707:2707))
        (PORT d[7] (1178:1178:1178) (1365:1365:1365))
        (PORT d[8] (1888:1888:1888) (2175:2175:2175))
        (PORT d[9] (2339:2339:2339) (2681:2681:2681))
        (PORT d[10] (1753:1753:1753) (2051:2051:2051))
        (PORT d[11] (1984:1984:1984) (2277:2277:2277))
        (PORT d[12] (1264:1264:1264) (1456:1456:1456))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3535:3535:3535))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (1537:1537:1537) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2190:2190:2190))
        (PORT d[1] (1423:1423:1423) (1649:1649:1649))
        (PORT d[2] (1438:1438:1438) (1661:1661:1661))
        (PORT d[3] (5406:5406:5406) (6321:6321:6321))
        (PORT d[4] (1918:1918:1918) (2250:2250:2250))
        (PORT d[5] (2746:2746:2746) (3218:3218:3218))
        (PORT d[6] (3428:3428:3428) (3950:3950:3950))
        (PORT d[7] (2551:2551:2551) (2913:2913:2913))
        (PORT d[8] (4122:4122:4122) (4755:4755:4755))
        (PORT d[9] (3679:3679:3679) (4240:4240:4240))
        (PORT d[10] (1376:1376:1376) (1622:1622:1622))
        (PORT d[11] (2546:2546:2546) (2938:2938:2938))
        (PORT d[12] (3433:3433:3433) (3940:3940:3940))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4768:4768:4768))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (PORT d[0] (2091:2091:2091) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (2110:2110:2110))
        (PORT d[1] (1235:1235:1235) (1439:1439:1439))
        (PORT d[2] (1035:1035:1035) (1200:1200:1200))
        (PORT d[3] (1653:1653:1653) (1925:1925:1925))
        (PORT d[4] (1493:1493:1493) (1760:1760:1760))
        (PORT d[5] (712:712:712) (836:836:836))
        (PORT d[6] (2289:2289:2289) (2620:2620:2620))
        (PORT d[7] (1014:1014:1014) (1182:1182:1182))
        (PORT d[8] (1869:1869:1869) (2156:2156:2156))
        (PORT d[9] (2153:2153:2153) (2466:2466:2466))
        (PORT d[10] (1758:1758:1758) (2062:2062:2062))
        (PORT d[11] (1812:1812:1812) (2080:2080:2080))
        (PORT d[12] (1089:1089:1089) (1254:1254:1254))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3518:3518:3518))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (1804:1804:1804) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (767:767:767))
        (PORT datab (675:675:675) (795:795:795))
        (PORT datac (519:519:519) (595:595:595))
        (PORT datad (714:714:714) (854:854:854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2730:2730:2730))
        (PORT d[1] (1546:1546:1546) (1786:1786:1786))
        (PORT d[2] (884:884:884) (1032:1032:1032))
        (PORT d[3] (2010:2010:2010) (2326:2326:2326))
        (PORT d[4] (1723:1723:1723) (2038:2038:2038))
        (PORT d[5] (2795:2795:2795) (3260:3260:3260))
        (PORT d[6] (677:677:677) (792:792:792))
        (PORT d[7] (1830:1830:1830) (2103:2103:2103))
        (PORT d[8] (4724:4724:4724) (5471:5471:5471))
        (PORT d[9] (2656:2656:2656) (3032:3032:3032))
        (PORT d[10] (2300:2300:2300) (2698:2698:2698))
        (PORT d[11] (3456:3456:3456) (3977:3977:3977))
        (PORT d[12] (1656:1656:1656) (1951:1951:1951))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (4245:4245:4245))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1800:1800:1800) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (445:445:445))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (487:487:487) (557:557:557))
        (PORT datad (657:657:657) (768:768:768))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2578:2578:2578))
        (PORT d[1] (1814:1814:1814) (2105:2105:2105))
        (PORT d[2] (1822:1822:1822) (2118:2118:2118))
        (PORT d[3] (4735:4735:4735) (5567:5567:5567))
        (PORT d[4] (1770:1770:1770) (2084:2084:2084))
        (PORT d[5] (2436:2436:2436) (2851:2851:2851))
        (PORT d[6] (3677:3677:3677) (4245:4245:4245))
        (PORT d[7] (1997:1997:1997) (2277:2277:2277))
        (PORT d[8] (4765:4765:4765) (5488:5488:5488))
        (PORT d[9] (3857:3857:3857) (4441:4441:4441))
        (PORT d[10] (1574:1574:1574) (1858:1858:1858))
        (PORT d[11] (2750:2750:2750) (3178:3178:3178))
        (PORT d[12] (3450:3450:3450) (3962:3962:3962))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (4179:4179:4179))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT d[0] (1549:1549:1549) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2694:2694:2694))
        (PORT d[1] (1409:1409:1409) (1635:1635:1635))
        (PORT d[2] (2365:2365:2365) (2741:2741:2741))
        (PORT d[3] (2303:2303:2303) (2658:2658:2658))
        (PORT d[4] (1502:1502:1502) (1782:1782:1782))
        (PORT d[5] (2773:2773:2773) (3234:3234:3234))
        (PORT d[6] (1133:1133:1133) (1309:1309:1309))
        (PORT d[7] (1829:1829:1829) (2100:2100:2100))
        (PORT d[8] (4683:4683:4683) (5423:5423:5423))
        (PORT d[9] (2687:2687:2687) (3070:3070:3070))
        (PORT d[10] (2130:2130:2130) (2509:2509:2509))
        (PORT d[11] (3472:3472:3472) (4001:4001:4001))
        (PORT d[12] (1478:1478:1478) (1745:1745:1745))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (4054:4054:4054))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (3329:3329:3329) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2482:2482:2482))
        (PORT d[1] (1587:1587:1587) (1836:1836:1836))
        (PORT d[2] (2190:2190:2190) (2544:2544:2544))
        (PORT d[3] (2339:2339:2339) (2702:2702:2702))
        (PORT d[4] (1897:1897:1897) (2227:2227:2227))
        (PORT d[5] (2605:2605:2605) (3047:3047:3047))
        (PORT d[6] (1450:1450:1450) (1665:1665:1665))
        (PORT d[7] (1643:1643:1643) (1886:1886:1886))
        (PORT d[8] (4531:4531:4531) (5249:5249:5249))
        (PORT d[9] (2837:2837:2837) (3235:3235:3235))
        (PORT d[10] (1941:1941:1941) (2291:2291:2291))
        (PORT d[11] (3279:3279:3279) (3776:3776:3776))
        (PORT d[12] (3665:3665:3665) (4213:4213:4213))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (4029:4029:4029))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (1758:1758:1758) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1955:1955:1955))
        (PORT d[1] (1245:1245:1245) (1451:1451:1451))
        (PORT d[2] (1026:1026:1026) (1191:1191:1191))
        (PORT d[3] (1810:1810:1810) (2101:2101:2101))
        (PORT d[4] (1332:1332:1332) (1580:1580:1580))
        (PORT d[5] (1946:1946:1946) (2247:2247:2247))
        (PORT d[6] (2357:2357:2357) (2710:2710:2710))
        (PORT d[7] (1033:1033:1033) (1209:1209:1209))
        (PORT d[8] (1893:1893:1893) (2186:2186:2186))
        (PORT d[9] (2320:2320:2320) (2654:2654:2654))
        (PORT d[10] (1752:1752:1752) (2050:2050:2050))
        (PORT d[11] (1813:1813:1813) (2081:2081:2081))
        (PORT d[12] (1090:1090:1090) (1255:1255:1255))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3522:3522:3522))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1068:1068:1068) (1138:1138:1138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (725:725:725))
        (PORT datab (674:674:674) (794:794:794))
        (PORT datac (590:590:590) (663:663:663))
        (PORT datad (715:715:715) (855:855:855))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (881:881:881))
        (PORT datab (938:938:938) (1096:1096:1096))
        (PORT datac (512:512:512) (585:585:585))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (675:675:675) (792:792:792))
        (PORT datad (967:967:967) (1144:1144:1144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst28\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (358:358:358))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (675:675:675) (792:792:792))
        (PORT datad (967:967:967) (1144:1144:1144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3040:3040:3040) (3487:3487:3487))
        (PORT datab (451:451:451) (526:526:526))
        (PORT datac (3007:3007:3007) (3444:3444:3444))
        (PORT datad (3153:3153:3153) (3612:3612:3612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3040:3040:3040) (3486:3486:3486))
        (PORT datab (451:451:451) (526:526:526))
        (PORT datac (3007:3007:3007) (3445:3445:3445))
        (PORT datad (3154:3154:3154) (3612:3612:3612))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[0\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2164:2164:2164))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (466:466:466) (540:540:540))
        (PORT datad (463:463:463) (543:543:543))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (2165:2165:2165))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|blue\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (2213:2213:2213))
        (PORT datab (351:351:351) (414:414:414))
        (PORT datac (3087:3087:3087) (3541:3541:3541))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (947:947:947) (1108:1108:1108))
        (PORT datac (342:342:342) (399:399:399))
        (PORT datad (1368:1368:1368) (1589:1589:1589))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1568:1568:1568))
        (PORT datab (3011:3011:3011) (3455:3455:3455))
        (PORT datac (2847:2847:2847) (3265:3265:3265))
        (PORT datad (2918:2918:2918) (3341:3341:3341))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1370:1370:1370) (1591:1591:1591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (2203:2203:2203))
        (PORT datab (458:458:458) (530:530:530))
        (PORT datac (3092:3092:3092) (3547:3547:3547))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (192:192:192) (231:231:231))
        (PORT datac (1172:1172:1172) (1323:1323:1323))
        (PORT datad (855:855:855) (996:996:996))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2874:2874:2874) (3297:3297:3297))
        (PORT datab (2027:2027:2027) (2303:2303:2303))
        (PORT datac (2987:2987:2987) (3419:3419:3419))
        (PORT datad (2842:2842:2842) (3252:3252:3252))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1023:1023:1023))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (2211:2211:2211))
        (PORT datab (443:443:443) (509:509:509))
        (PORT datac (3088:3088:3088) (3542:3542:3542))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (331:331:331) (380:380:380))
        (PORT datac (357:357:357) (425:425:425))
        (PORT datad (804:804:804) (920:920:920))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3042:3042:3042) (3480:3480:3480))
        (PORT datab (3177:3177:3177) (3640:3640:3640))
        (PORT datac (1495:1495:1495) (1692:1692:1692))
        (PORT datad (3024:3024:3024) (3452:3452:3452))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (803:803:803) (918:918:918))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (2123:2123:2123))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (3078:3078:3078) (3539:3539:3539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (585:585:585))
        (PORT datab (851:851:851) (969:969:969))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (305:305:305) (352:352:352))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3452:3452:3452))
        (PORT datab (2870:2870:2870) (3293:3293:3293))
        (PORT datac (1183:1183:1183) (1389:1389:1389))
        (PORT datad (2855:2855:2855) (3265:3265:3265))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (831:831:831) (944:944:944))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (2173:2173:2173))
        (PORT datab (3106:3106:3106) (3568:3568:3568))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (1152:1152:1152) (1342:1342:1342))
        (PORT datac (739:739:739) (874:874:874))
        (PORT datad (313:313:313) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3160:3160:3160) (3620:3620:3620))
        (PORT datab (815:815:815) (925:925:925))
        (PORT datac (2890:2890:2890) (3321:3321:3321))
        (PORT datad (3034:3034:3034) (3466:3466:3466))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (892:892:892))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1959:1959:1959))
        (PORT datab (3076:3076:3076) (3533:3533:3533))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (514:514:514))
        (PORT datab (338:338:338) (395:395:395))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (968:968:968) (1096:1096:1096))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (3310:3310:3310))
        (PORT datab (989:989:989) (1138:1138:1138))
        (PORT datac (2865:2865:2865) (3281:3281:3281))
        (PORT datad (2846:2846:2846) (3256:3256:3256))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (215:215:215))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (968:968:968) (1096:1096:1096))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (2215:2215:2215))
        (PORT datab (3075:3075:3075) (3523:3523:3523))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (329:329:329) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (1322:1322:1322) (1506:1506:1506))
        (PORT datac (200:200:200) (240:240:240))
        (PORT datad (1147:1147:1147) (1304:1304:1304))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1845:1845:1845))
        (PORT datab (2907:2907:2907) (3326:3326:3326))
        (PORT datac (3139:3139:3139) (3596:3596:3596))
        (PORT datad (2999:2999:2999) (3438:3438:3438))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (1304:1304:1304) (1483:1483:1483))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2947:2947:2947) (3394:3394:3394))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1671:1671:1671) (1955:1955:1955))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[0\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2164:2164:2164))
        (PORT datab (3020:3020:3020) (3462:3462:3462))
        (PORT datac (3026:3026:3026) (3466:3466:3466))
        (PORT datad (3150:3150:3150) (3607:3607:3607))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (566:566:566))
        (PORT datab (580:580:580) (667:667:667))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (464:464:464) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|\$00000\|auto_generated\|result_node\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (522:522:522) (588:588:588))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|green\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2949:2949:2949) (3399:3399:3399))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1857:1857:1857) (2179:2179:2179))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst9\|\$00000\|auto_generated\|result_node\[7\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2980:2980:2980) (3410:3410:3410))
        (PORT datac (2896:2896:2896) (3314:3314:3314))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1567:1567:1567))
        (PORT datab (2902:2902:2902) (3316:3316:3316))
        (PORT datac (2849:2849:2849) (3267:3267:3267))
        (PORT datad (1367:1367:1367) (1588:1588:1588))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1159:1159:1159))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (2959:2959:2959) (3378:3378:3378))
        (PORT datad (2918:2918:2918) (3341:3341:3341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1575:1575:1575))
        (PORT datab (3010:3010:3010) (3454:3454:3454))
        (PORT datac (2842:2842:2842) (3259:3259:3259))
        (PORT datad (1370:1370:1370) (1591:1591:1591))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1162:1162:1162))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2844:2844:2844) (3262:3262:3262))
        (PORT datad (2918:2918:2918) (3341:3341:3341))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1576:1576:1576))
        (PORT datab (3010:3010:3010) (3453:3453:3453))
        (PORT datac (2840:2840:2840) (3258:3258:3258))
        (PORT datad (1370:1370:1370) (1592:1592:1592))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (410:410:410))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1967:1967:1967))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (3222:3222:3222) (3692:3692:3692))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1021:1021:1021))
        (PORT datab (2026:2026:2026) (2302:2302:2302))
        (PORT datac (2987:2987:2987) (3419:3419:3419))
        (PORT datad (2841:2841:2841) (3251:3251:3251))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1022:1022:1022))
        (PORT datab (2026:2026:2026) (2302:2302:2302))
        (PORT datac (2986:2986:2986) (3418:3418:3418))
        (PORT datad (2840:2840:2840) (3250:3250:3250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (2853:2853:2853) (3272:3272:3272))
        (PORT datac (1171:1171:1171) (1322:1322:1322))
        (PORT datad (2863:2863:2863) (3274:3274:3274))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2877:2877:2877) (3300:3300:3300))
        (PORT datab (2025:2025:2025) (2300:2300:2300))
        (PORT datac (922:922:922) (1054:1054:1054))
        (PORT datad (2839:2839:2839) (3249:3249:3249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3005:3005:3005) (3444:3444:3444))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1177:1177:1177) (1329:1329:1329))
        (PORT datad (2859:2859:2859) (3270:3270:3270))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (402:402:402))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (3237:3237:3237) (3713:3713:3713))
        (PORT datac (1678:1678:1678) (1964:1964:1964))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3038:3038:3038) (3476:3476:3476))
        (PORT datab (814:814:814) (937:937:937))
        (PORT datac (1497:1497:1497) (1694:1694:1694))
        (PORT datad (3022:3022:3022) (3450:3450:3450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (3174:3174:3174) (3636:3636:3636))
        (PORT datac (353:353:353) (420:420:420))
        (PORT datad (3022:3022:3022) (3449:3449:3449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2869:2869:2869) (3284:3284:3284))
        (PORT datab (3180:3180:3180) (3643:3643:3643))
        (PORT datac (1492:1492:1492) (1689:1689:1689))
        (PORT datad (808:808:808) (924:924:924))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (3484:3484:3484))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (360:360:360) (427:427:427))
        (PORT datad (3159:3159:3159) (3614:3614:3614))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3043:3043:3043) (3481:3481:3481))
        (PORT datab (819:819:819) (943:943:943))
        (PORT datac (1494:1494:1494) (1691:1691:1691))
        (PORT datad (3025:3025:3025) (3452:3452:3452))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (712:712:712) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (2210:2210:2210))
        (PORT datab (473:473:473) (553:553:553))
        (PORT datac (3089:3089:3089) (3543:3543:3543))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2870:2870:2870) (3291:3291:3291))
        (PORT datab (854:854:854) (972:972:972))
        (PORT datac (1182:1182:1182) (1389:1389:1389))
        (PORT datad (2855:2855:2855) (3270:3270:3270))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3452:3452:3452))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (499:499:499) (566:566:566))
        (PORT datad (2856:2856:2856) (3266:3266:3266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3009:3009:3009) (3451:3451:3451))
        (PORT datab (851:851:851) (969:969:969))
        (PORT datac (1186:1186:1186) (1393:1393:1393))
        (PORT datad (2850:2850:2850) (3264:3264:3264))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3451:3451:3451))
        (PORT datab (853:853:853) (970:970:970))
        (PORT datac (1184:1184:1184) (1390:1390:1390))
        (PORT datad (2853:2853:2853) (3267:3267:3267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2868:2868:2868) (3291:3291:3291))
        (PORT datac (498:498:498) (565:565:565))
        (PORT datad (2856:2856:2856) (3267:3267:3267))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (436:436:436) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (2210:2210:2210))
        (PORT datab (429:429:429) (498:498:498))
        (PORT datac (3088:3088:3088) (3543:3543:3543))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2918:2918:2918) (3353:3353:3353))
        (PORT datab (812:812:812) (922:922:922))
        (PORT datac (739:739:739) (875:875:875))
        (PORT datad (3037:3037:3037) (3470:3470:3470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2917:2917:2917) (3351:3351:3351))
        (PORT datab (813:813:813) (923:923:923))
        (PORT datac (738:738:738) (874:874:874))
        (PORT datad (3036:3036:3036) (3468:3468:3468))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3160:3160:3160) (3620:3620:3620))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2889:2889:2889) (3320:3320:3320))
        (PORT datad (1130:1130:1130) (1315:1315:1315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (891:891:891))
        (PORT datab (818:818:818) (929:929:929))
        (PORT datac (2884:2884:2884) (3314:3314:3314))
        (PORT datad (2893:2893:2893) (3306:3306:3306))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (338:338:338))
        (PORT datab (1149:1149:1149) (1338:1338:1338))
        (PORT datac (3143:3143:3143) (3593:3593:3593))
        (PORT datad (3032:3032:3032) (3464:3464:3464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (240:240:240))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (2214:2214:2214))
        (PORT datab (446:446:446) (521:521:521))
        (PORT datac (3086:3086:3086) (3540:3540:3540))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (3313:3313:3313))
        (PORT datab (982:982:982) (1119:1119:1119))
        (PORT datac (965:965:965) (1099:1099:1099))
        (PORT datad (2843:2843:2843) (3254:3254:3254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (513:513:513))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2864:2864:2864) (3280:3280:3280))
        (PORT datad (2870:2870:2870) (3285:3285:3285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1121:1121:1121))
        (PORT datab (982:982:982) (1118:1118:1118))
        (PORT datac (2862:2862:2862) (3278:3278:3278))
        (PORT datad (2842:2842:2842) (3252:3252:3252))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1122:1122:1122))
        (PORT datab (982:982:982) (1119:1119:1119))
        (PORT datac (2862:2862:2862) (3278:3278:3278))
        (PORT datad (2842:2842:2842) (3253:3253:3253))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2886:2886:2886) (3312:3312:3312))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (383:383:383) (435:435:435))
        (PORT datad (2844:2844:2844) (3255:3255:3255))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (432:432:432) (499:499:499))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (3088:3088:3088) (3543:3543:3543))
        (PORT datac (1684:1684:1684) (1975:1975:1975))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[1\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1847:1847:1847))
        (PORT datab (1319:1319:1319) (1502:1502:1502))
        (PORT datac (3109:3109:3109) (3551:3551:3551))
        (PORT datad (2996:2996:2996) (3434:3434:3434))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[1\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3156:3156:3156) (3620:3620:3620))
        (PORT datab (1322:1322:1322) (1505:1505:1505))
        (PORT datac (1611:1611:1611) (1820:1820:1820))
        (PORT datad (3003:3003:3003) (3443:3443:3443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1332:1332:1332))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3139:3139:3139) (3596:3596:3596))
        (PORT datad (2886:2886:2886) (3299:3299:3299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1846:1846:1846))
        (PORT datab (1319:1319:1319) (1502:1502:1502))
        (PORT datac (3110:3110:3110) (3551:3551:3551))
        (PORT datad (2997:2997:2997) (3435:3435:3435))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[1\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1333:1333:1333))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (3138:3138:3138) (3596:3596:3596))
        (PORT datad (3003:3003:3003) (3442:3442:3442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[1\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (602:602:602) (693:693:693))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (2205:2205:2205))
        (PORT datab (496:496:496) (583:583:583))
        (PORT datac (3091:3091:3091) (3546:3546:3546))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2165:2165:2165))
        (PORT datab (580:580:580) (667:667:667))
        (PORT datac (3006:3006:3006) (3444:3444:3444))
        (PORT datad (3153:3153:3153) (3611:3611:3611))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[0\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (3492:3492:3492))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (3000:3000:3000) (3438:3438:3438))
        (PORT datad (463:463:463) (543:543:543))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[0\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2164:2164:2164))
        (PORT datab (581:581:581) (668:668:668))
        (PORT datac (3005:3005:3005) (3442:3442:3442))
        (PORT datad (3152:3152:3152) (3610:3610:3610))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[0\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (3491:3491:3491))
        (PORT datab (583:583:583) (670:670:670))
        (PORT datac (3001:3001:3001) (3438:3438:3438))
        (PORT datad (1900:1900:1900) (2139:2139:2139))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[0\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3179:3179:3179) (3644:3644:3644))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (3022:3022:3022) (3461:3461:3461))
        (PORT datad (464:464:464) (544:544:544))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|\$00000\|auto_generated\|result_node\[0\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (606:606:606) (700:700:700))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (2202:2202:2202))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (2936:2936:2936) (3373:3373:3373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
