{"vcs1":{"timestamp_begin":1769578565.100594208, "rt":7.37, "ut":7.10, "st":0.19}}
{"vcselab":{"timestamp_begin":1769578572.520122596, "rt":0.29, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769578572.847943314, "rt":0.22, "ut":0.14, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769578564.844343717}
{"VCS_COMP_START_TIME": 1769578564.844343717}
{"VCS_COMP_END_TIME": 1769578573.134034576}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345484}}
{"vcselab": {"peak_mem": 173712}}
