[2025-09-16 21:02:51] START suite=cs trace=cloud9_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2464168 heartbeat IPC: 4.058 cumulative IPC: 4.058 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4659798 heartbeat IPC: 4.555 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4659798 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4659798 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 15353615 heartbeat IPC: 0.9351 cumulative IPC: 0.9351 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 26155049 heartbeat IPC: 0.9258 cumulative IPC: 0.9304 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 37047368 heartbeat IPC: 0.9181 cumulative IPC: 0.9263 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 48085969 heartbeat IPC: 0.9059 cumulative IPC: 0.9211 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 59118794 heartbeat IPC: 0.9064 cumulative IPC: 0.9181 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 70413573 heartbeat IPC: 0.8854 cumulative IPC: 0.9125 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 81896057 heartbeat IPC: 0.8709 cumulative IPC: 0.9063 (Simulation time: 00 hr 09 min 01 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 93347480 heartbeat IPC: 0.8733 cumulative IPC: 0.902 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 110000009 cycles: 104861397 heartbeat IPC: 0.8685 cumulative IPC: 0.8982 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 111673904 cumulative IPC: 0.8955 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 111673904 cumulative IPC: 0.8955 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8955 instructions: 100000001 cycles: 111673904
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.6457 Average ROB Occupancy at Mispredict: 886.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6407
BRANCH_INDIRECT: 0.0007
BRANCH_CONDITIONAL: 0.00436
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 60922
LQ_STALL: 0
SQ_STALL: 7


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 150.34666
REPLAY_LOAD: 70.32491
NON_REPLAY_LOAD: 50.95608

== Total ==
ADDR_TRANS: 11276
REPLAY_LOAD: 19480
NON_REPLAY_LOAD: 30166

== Counts ==
ADDR_TRANS: 75
REPLAY_LOAD: 277
NON_REPLAY_LOAD: 592

cpu0->cpu0_STLB TOTAL        ACCESS:     156867 HIT:     142920 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     156867 HIT:     142920 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 199 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     387053 HIT:     139641 MISS:     247412 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     258588 HIT:      38391 MISS:     220197 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       1358 HIT:       1046 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      99238 HIT:      99163 MISS:         75 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      27869 HIT:       1041 MISS:      26828 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12274477 HIT:   12272338 MISS:       2139 MSHR_MERGE:        599
cpu0->cpu0_L1I LOAD         ACCESS:   12274477 HIT:   12272338 MISS:       2139 MSHR_MERGE:        599
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 142.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18912399 HIT:   18572817 MISS:     339582 MSHR_MERGE:      53307
cpu0->cpu0_L1D LOAD         ACCESS:   12862446 HIT:   12554322 MISS:     308124 MSHR_MERGE:      51076
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6020655 HIT:    6017180 MISS:       3475 MSHR_MERGE:       2117
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29298 HIT:       1315 MISS:      27983 MSHR_MERGE:        114
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 86.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10406265 HIT:   10405767 MISS:        498 MSHR_MERGE:        245
cpu0->cpu0_ITLB LOAD         ACCESS:   10406265 HIT:   10405767 MISS:        498 MSHR_MERGE:        245
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 317.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18777716 HIT:   18598448 MISS:     179268 MSHR_MERGE:      22654
cpu0->cpu0_DTLB LOAD         ACCESS:   18777716 HIT:   18598448 MISS:     179268 MSHR_MERGE:      22654
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 21.97 cycles
cpu0->LLC TOTAL        ACCESS:     341008 HIT:     153206 MISS:     187802 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     220197 HIT:      51992 MISS:     168205 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        312 HIT:         72 MISS:        240 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      93671 HIT:      93609 MISS:         62 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      26828 HIT:       7533 MISS:      19295 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.82 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        259
  ROW_BUFFER_MISS:     187479
  AVG DBUS CONGESTED CYCLE: 7.856
Channel 0 WQ ROW_BUFFER_HIT:      11405
  ROW_BUFFER_MISS:      67132
  FULL:          0
Channel 0 REFRESHES ISSUED:       9306

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        64701        20032        26085        44317
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           22          114          632         1946
  STLB miss resolved @ L2C                0           36          106          497         1169
  STLB miss resolved @ LLC                0           56          233         1858         6011
  STLB miss resolved @ MEM                0           45          433         6914        17317

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                135            4            0           11           74
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            0            0           10           61
  STLB miss resolved @ L2C                2            1            0            2            8
  STLB miss resolved @ LLC               29            1            0           24           41
  STLB miss resolved @ MEM               83            1            2           39          287
[2025-09-16 21:15:18] END   suite=cs trace=cloud9_phase3_core3 (rc=0)
