INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/shift_operator/shift_operator.srcs/sources_1/new/shift_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/shift_operator/shift_operator.srcs/sim_1/new/test_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_shift
