// Seed: 234405565
module module_0;
  logic [7:0] id_1, id_2, id_3, id_4;
  assign id_2[-1] = id_1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_3 = 32'd57
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  localparam id_3 = 1;
  module_0 modCall_1 ();
  if (1 - -1) logic [7:0][id_3 : {  1 'b0 -  1  /  id_3  ,  id_3  }] id_4, id_5;
  else assign id_2 = 1'h0;
  assign id_5[{1}] = id_3;
  assign id_1 = -1'b0;
  assign id_4 = id_4;
endmodule
