{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544700500674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544700500679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 19:28:20 2018 " "Processing started: Thu Dec 13 19:28:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544700500679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700500679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700500679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544700501477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/rtl8201_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file module/rtl8201_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTL8201_RAM " "Found entity 1: RTL8201_RAM" {  } { { "module/RTL8201_RAM.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/rtl8201_mii_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file module/rtl8201_mii_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTL8201_MII_MAC " "Found entity 1: RTL8201_MII_MAC" {  } { { "module/RTL8201_MII_MAC.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_MII_MAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file module/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_crc32_8bit " "Found entity 1: is_crc32_8bit" {  } { { "module/CRC32.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/CRC32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510264 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "IP IP.v(17) " "Verilog Module Declaration warning at IP.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"IP\"" {  } { { "module/IP.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file module/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "module/IP.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/ip_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file module/ip_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_FIFO " "Found entity 1: IP_FIFO" {  } { { "module/IP_FIFO.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/udp_test.v 1 1 " "Found 1 design units, including 1 entities, in source file module/udp_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDP_test " "Found entity 1: UDP_test" {  } { { "module/UDP_test.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/UDP_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/udp_test_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file module/udp_test_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDP_test_rom " "Found entity 1: UDP_test_rom" {  } { { "module/UDP_test_rom.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/UDP_test_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/udp_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/udp_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDP_test_tb " "Found entity 1: UDP_test_tb" {  } { { "testbench/UDP_test_tb.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/testbench/UDP_test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UDP_test " "Elaborating entity \"UDP_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544700510521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP IP:IP1 " "Elaborating entity \"IP\" for hierarchy \"IP:IP1\"" {  } { { "module/UDP_test.v" "IP1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/UDP_test.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sip IP.v(32) " "Verilog HDL or VHDL warning at IP.v(32): object \"sip\" assigned a value but never read" {  } { { "module/IP.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544700510551 "|UDP_test|IP:IP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dip IP.v(33) " "Verilog HDL or VHDL warning at IP.v(33): object \"dip\" assigned a value but never read" {  } { { "module/IP.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544700510551 "|UDP_test|IP:IP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_FIFO IP:IP1\|IP_FIFO:IP_FIFO1 " "Elaborating entity \"IP_FIFO\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\"" {  } { { "module/IP.v" "IP_FIFO1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\"" {  } { { "module/IP_FIFO.v" "scfifo_component" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP_FIFO.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\"" {  } { { "module/IP_FIFO.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP_FIFO.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component " "Instantiated megafunction \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700510782 ""}  } { { "module/IP_FIFO.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/IP_FIFO.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544700510782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pl31 " "Found entity 1: scfifo_pl31" {  } { { "db/scfifo_pl31.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/scfifo_pl31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pl31 IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated " "Elaborating entity \"scfifo_pl31\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0s31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0s31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0s31 " "Found entity 1: a_dpfifo_0s31" {  } { { "db/a_dpfifo_0s31.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0s31 IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo " "Elaborating entity \"a_dpfifo_0s31\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\"" {  } { { "db/scfifo_pl31.tdf" "dpfifo" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/scfifo_pl31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90c1 " "Found entity 1: altsyncram_90c1" {  } { { "db/altsyncram_90c1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/altsyncram_90c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700510946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700510946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_90c1 IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|altsyncram_90c1:FIFOram " "Elaborating entity \"altsyncram_90c1\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|altsyncram_90c1:FIFOram\"" {  } { { "db/a_dpfifo_0s31.tdf" "FIFOram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700510949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vt8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vt8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vt8 " "Found entity 1: cmpr_vt8" {  } { { "db/cmpr_vt8.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/cmpr_vt8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700511017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700511017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vt8 IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cmpr_vt8:almost_full_comparer " "Elaborating entity \"cmpr_vt8\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cmpr_vt8:almost_full_comparer\"" {  } { { "db/a_dpfifo_0s31.tdf" "almost_full_comparer" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vt8 IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cmpr_vt8:three_comparison " "Elaborating entity \"cmpr_vt8\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cmpr_vt8:three_comparison\"" {  } { { "db/a_dpfifo_0s31.tdf" "three_comparison" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700511097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700511097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cntr_cpb:rd_ptr_msb " "Elaborating entity \"cntr_cpb\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cntr_cpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0s31.tdf" "rd_ptr_msb" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/cntr_pp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700511164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700511164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cntr_pp7:usedw_counter " "Elaborating entity \"cntr_pp7\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cntr_pp7:usedw_counter\"" {  } { { "db/a_dpfifo_0s31.tdf" "usedw_counter" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/cntr_dpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700511232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700511232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cntr_dpb:wr_ptr " "Elaborating entity \"cntr_dpb\" for hierarchy \"IP:IP1\|IP_FIFO:IP_FIFO1\|scfifo:scfifo_component\|scfifo_pl31:auto_generated\|a_dpfifo_0s31:dpfifo\|cntr_dpb:wr_ptr\"" {  } { { "db/a_dpfifo_0s31.tdf" "wr_ptr" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/a_dpfifo_0s31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTL8201_MII_MAC RTL8201_MII_MAC:RTL8201_MII_MAC1 " "Elaborating entity \"RTL8201_MII_MAC\" for hierarchy \"RTL8201_MII_MAC:RTL8201_MII_MAC1\"" {  } { { "module/UDP_test.v" "RTL8201_MII_MAC1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/UDP_test.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTL8201_RAM RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1 " "Elaborating entity \"RTL8201_RAM\" for hierarchy \"RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\"" {  } { { "module/RTL8201_MII_MAC.v" "RTL8201_RAM1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_MII_MAC.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component\"" {  } { { "module/RTL8201_RAM.v" "altsyncram_component" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_RAM.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component\"" {  } { { "module/RTL8201_RAM.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_RAM.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544700511338 ""}  } { { "module/RTL8201_RAM.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_RAM.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544700511338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obk1 " "Found entity 1: altsyncram_obk1" {  } { { "db/altsyncram_obk1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/db/altsyncram_obk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544700511407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700511407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obk1 RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component\|altsyncram_obk1:auto_generated " "Elaborating entity \"altsyncram_obk1\" for hierarchy \"RTL8201_MII_MAC:RTL8201_MII_MAC1\|RTL8201_RAM:RTL8201_RAM1\|altsyncram:altsyncram_component\|altsyncram_obk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_crc32_8bit RTL8201_MII_MAC:RTL8201_MII_MAC1\|is_crc32_8bit:is_crc32_8bit1 " "Elaborating entity \"is_crc32_8bit\" for hierarchy \"RTL8201_MII_MAC:RTL8201_MII_MAC1\|is_crc32_8bit:is_crc32_8bit1\"" {  } { { "module/RTL8201_MII_MAC.v" "is_crc32_8bit1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class13_RTL8201_IP_UDP/module/RTL8201_MII_MAC.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700511425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544700512417 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544700513019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544700513230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544700513230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544700513344 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544700513344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "426 " "Implemented 426 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544700513344 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544700513344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544700513344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544700513363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 19:28:33 2018 " "Processing ended: Thu Dec 13 19:28:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544700513363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544700513363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544700513363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544700513363 ""}
