<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"  
  "http://www.w3.org/TR/html4/loose.dtd">  
<html > 
<head><title>Research in the Computer Engineering Lab</title> 
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"> 
<meta name="generator" content="TeX4ht (http://www.tug.org/tex4ht/)"> 
<meta name="originator" content="TeX4ht (http://www.tug.org/tex4ht/)"> 
<!-- html --> 
<meta name="src" content="overview.tex"> 
<link rel="stylesheet" type="text/css" href="overview.css"> 
</head><body 
>
<div class="maketitle">
                                                                     

                                                                     
                                                                     

                                                                     

<h2 class="titleHead">Research in the Computer Engineering Lab</h2>
<div class="author" ></div><br />
<div class="date" ><span 
class="cmr-12">February 28, 2020</span></div>
</div>
<!--l. 27--><p class="noindent" >The Computer Engineering Lab focuses on how to use field programmable
gate array, VLSI and parallel processor technologies to solve difficult
computing problems. We seek novel architectures, applications and design
techniques for problems which combine signal processing and machine
learning.
<h3 class="sectionHead"><span class="titlemark">1   </span> <a 
 id="x1-10001"></a>Machine Learning</h3>
<!--l. 35--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">1.1   </span> <a 
 id="x1-20001.1"></a>Low Precision Neural Networks</h4>
<!--l. 36--><p class="noindent" >In 2017, in collaboration with Xilinx Research Labs, our FINN paper was one of
the first to demonstrate that binarized neural networks are an excellent match to
FPGA architectures&#x00A0;[<a id="page.3"></a><a 
href="overview.html#X1-UFGBLJV:17" >3</a>]. Implementations exploiting binary weights have
led to the highest performance FPGA implementations of convolutional
neural networks. We further improved the accuracy using Symmetric
Quantization&#x00A0;[<a 
href="overview.html#X1-FFBL:18" >1</a>], reporting state of the art results. We have also developed a
fully parallel implementation of ternary networks which achieved the
highest reported performance on an FPGA for small convolutional neural
networks&#x00A0;[<a 
href="overview.html#X1-TKHBMZL:19" >2</a>].
<!--l. 47--><p class="noindent" >
    <dl class="thebibliography"><dt id="X1-FFBL:18" class="thebibliography">
[1]  </dt><dd 
id="bib-1" class="thebibliography">
    <!--l. 47--><p class="noindent" ><a 
href="overview.html" id="X1-" ></a>Julian  Faraone  et  al.  &#8220;SYQ:  Learning  Symmetric  Quantization
    For  Efficient  Deep  Neural  Networks&#8221;.  In:  <span 
class="cmti-10x-x-109">Proc.  Computer  Vision</span>
    <span 
class="cmti-10x-x-109">and  Pattern  Recognition  (CVPR)</span>.   Utah,   US,   June   2018.   <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:
    <a 
href="https://doi.org/10.1109/CVPR.2018.00452" >10.1109/CVPR.2018.00452</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="syq_cvpr18.pdf" class="url" ><span 
class="cmtt-10x-x-109">syq_cvpr18.pdf</span></a>.
                                                                     

                                                                     
    </dd><dt id="X1-TKHBMZL:19" class="thebibliography">
[2]  </dt><dd 
id="bib-2" class="thebibliography">
    <!--l. 47--><p class="noindent" >Stephen Tridgell et al. &#8220;Unrolling Ternary Neural Networks&#8221;. In: <span 
class="cmti-10x-x-109">ACM</span>
    <span 
class="cmti-10x-x-109">Trans. Reconfigurable Technol. Syst. </span>12.4 (Oct. 2019), 22:1&#8211;22:23. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">i</span><span 
class="small-caps">s</span><span 
class="small-caps">s</span><span 
class="small-caps">n</span></span>:
    1936-7406. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>: <a 
href="https://doi.org/10.1145/3359983" >10.1145/3359983</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="ternary_trets19.pdf" class="url" ><span 
class="cmtt-10x-x-109">ternary_trets19.pdf</span></a>.
    </dd><dt id="X1-UFGBLJV:17" class="thebibliography">
[3]  </dt><dd 
id="bib-3" class="thebibliography">
    <!--l. 47--><p class="noindent" >Yaman  Umuroglu  et  al.  &#8220;FINN:  A  Framework  for  Fast,  Scalable
    Binarized                                                                       Neural
    Network Inference&#8221;. In: <span 
class="cmti-10x-x-109">Proc. ACM/SIGDA International Symposium</span>
    <span 
class="cmti-10x-x-109">on Field-Programmable Gate Arrays (FPGA)</span>. Source code available
    from  <a 
href="https://github.com/Xilinx/BNN-PYNQ" >https://github.com/Xilinx/BNN-PYNQ</a>.  2017,  pp.  65&#8211;74.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:
    <a 
href="https://doi.org/10.1145/3020078.3021744" >10.1145/3020078.3021744</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="bnn_fpga17.pdf" class="url" ><span 
class="cmtt-10x-x-109">bnn_fpga17.pdf</span></a>.</dd></dl>
<!--l. 50--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">1.2   </span> <a 
 id="x1-30001.2"></a>FPGA Architectures for Low Precision Neural Networks</h4>
<!--l. 51--><p class="noindent" >We have also been exploring how FPGA architectures can be modified to better
support the implementation of low-precision neural networks. In 2019,
collaborating with Fudan University, we developed PIR-DSP, a digital signal
processing (DSP) block compatible with the Xilinx DSP38E2 which supports
9, 4 and 2-bit multiply-accumulation (MAC) operations, offering a 6,
12, and 24<span 
class="cmsy-10x-x-109">&#x00D7; </span>improvement in MACs per DSP respectively&#x00A0;[<a id="page.4"></a><a 
href="overview.html#X2-RZWL:19" >1</a>]. We also
developed LUXOR, which are vendor-agnostic (LUXOR) and vendor-specific
(LUXOR+) modifications to the Xilinx and Intel logic elements to allow
the efficient implementation of compressor trees. We demonstrate that
LUXOR can deliver an average reduction of 13-19micro-benchmarks from a
variety of domains. Binarized neural networks benefit the most with an
average reduction of 37-47utilization, which is due to the highly-efficient
mapping of the XnorPopcount operation on our proposed LUXOR+ logic
cells.
<!--l. 68--><p class="noindent" >
    <dl class="thebibliography"><dt id="X2-RZWL:19" class="thebibliography">
[1]  </dt><dd 
id="bib-4" class="thebibliography">
    <!--l. 68--><p class="noindent" ><a 
href="overview.html" id="X2-" ></a>SeyedRamin   Rasoulinezhad   et   al.   &#8220;PIR-DSP:   An   FPGA   DSP
    block  Architecture  for  Multi-Precision  Deep  Neural  Networks&#8221;.  In:
    <span 
class="cmti-10x-x-109">Proc.  IEEE  Symposium  on  Field-Programmable  Custom  Computing</span>
    <span 
class="cmti-10x-x-109">Machines  (FCCM)</span>.  2019,  pp.  1&#8211;8.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:  <a 
href="https://doi.org/10.1109/FCCM.2019.00015" >10.1109/FCCM.2019.00015</a>.
    <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="pirdsp_fccm19.pdf" class="url" ><span 
class="cmtt-10x-x-109">pirdsp_fccm19.pdf</span></a>.</dd></dl>
                                                                     

                                                                     
<!--l. 71--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">1.3   </span> <a 
 id="x1-40001.3"></a>On-Chip Training</h4>
<!--l. 72--><p class="noindent" >We have developed a mixed-precision on-chip training implementation of the
SWALP algorithm on the Xilinx Zynq platform&#x00A0;[<a id="page.5"></a><a 
href="overview.html#X3-FFBVL:19" >1</a>]. Using predominantly 8-bit
integer numbers, block floating-point quantisation and stochastic weight
averaging techniques are applied during training to avoid any degradation in
accuracy. By using floating-point for the small number of high-precision
operations required, we achieve a 0.5% accuracy improvement for the
MNIST and CIFAR10 benchmarks, with results within 0.1% of floating
point.
<!--l. 81--><p class="noindent" >
    <dl class="thebibliography"><dt id="X3-FFBVL:19" class="thebibliography">
[1]  </dt><dd 
id="bib-5" class="thebibliography">
    <!--l. 81--><p class="noindent" ><a 
href="overview.html" id="X3-" ></a>Sean Fox et al. &#8220;Training Deep Neural Networks in Low-Precision with
    High Accuracy using FPGAs&#8221;. In: <span 
class="cmti-10x-x-109">Proc. International Conference on</span>
    <span 
class="cmti-10x-x-109">Field Programmable Technology (FPT)</span>. Best Paper Award Candidate.
    2019, to appear. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="lptrain_fpt19.pdf" class="url" ><span 
class="cmtt-10x-x-109">lptrain_fpt19.pdf</span></a>.</dd></dl>
<!--l. 84--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">1.4   </span> <a 
 id="x1-50001.4"></a>Kernel Methods</h4>
<!--l. 85--><p class="noindent" >We have developed a family of implementations of kernel methods which can
perform simultaneous learning and prediction with different tradeoffs between
capacity, performance, and area. Our microcoded kernel recursive least
squares (KRLS) and kernel normalised least mean squares (KNLMS)
implementations achieves an order of magnitude improvement in throughput over
a microprocessor, and is programmable&#x00A0;[<a 
href="overview.html#X4-Pang:2016:MKR:3002131.2950061" >3</a>]. Our fully pipelined implementation
of KNLMS achieves 161&#x00A0;GFLOPS, this being a 10x speedup over a desktop
processor and a 2.66x speedup over a GPU&#x00A0;[<a 
href="overview.html#X4-Fraser:2017:FIK:3166118.3106744" >2</a>]. We developed the <span 
class="cmti-10x-x-109">braiding</span>
technique which overcomes dependencies by expressing the output as a
combination of the earlier state and other examples in the pipeline. This was
applied to the Naive Online regularised Risk Minimization Algorithm (NORMA),
achieving a latency of less than 100&#x00A0;ns&#x00A0;[<a 
href="overview.html#X4-TMFL:15" >4</a>]. We also developed a delayed update
scheme to achieve 250&#x00A0;Gop/s, a 1.8x improvement on the state of the art
and 12x higher performance than the standard KNLMS algorithm&#x00A0;[<a 
href="overview.html#X4-FL:20" >1</a>]
.
<!--l. 104--><p class="noindent" >
    <dl class="thebibliography"><dt id="X4-FL:20" class="thebibliography">
[1]  </dt><dd 
id="bib-6" class="thebibliography">
    <!--l. 104--><p class="noindent" ><a 
href="overview.html" id="X4-" ></a>Nicholas J. Fraser and Philip H. W. Leong. &#8220;Kernel Normalised Least
    Mean  Squares  with  Delayed  Model  Adaptation&#8221;.  In:  <span 
class="cmti-10x-x-109">ACM  Trans.</span>
    <span 
class="cmti-10x-x-109">Reconfigurable Technol. Syst. </span>(2020), to appear (accepted 17 Dec 2019).
    <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="dknlms_trets20.pdf" class="url" ><span 
class="cmtt-10x-x-109">dknlms_trets20.pdf</span></a>.
                                                                     

                                                                     
    </dd><dt id="X4-Fraser:2017:FIK:3166118.3106744" class="thebibliography">
[2]  </dt><dd 
id="bib-7" class="thebibliography">
    <!--l. 104--><p class="noindent" >Nicholas J. Fraser et al. &#8220;FPGA Implementations of Kernel Normalised
    Least  Mean  Squares  Processors&#8221;.  In:  <span 
class="cmti-10x-x-109">ACM  Trans.  Reconfigurable</span>
    <span 
class="cmti-10x-x-109">Technol.  Syst.  </span>10.4  (Dec.  2017),  26:1&#8211;26:20.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">i</span><span 
class="small-caps">s</span><span 
class="small-caps">s</span><span 
class="small-caps">n</span></span>:  1936-7406.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:
    <a 
href="https://doi.org/10.1145/3106744" >10.1145/3106744</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="knlms_trets17.pdf" class="url" ><span 
class="cmtt-10x-x-109">knlms_trets17.pdf</span></a>.
    </dd><dt id="X4-Pang:2016:MKR:3002131.2950061" class="thebibliography">
[3]  </dt><dd 
id="bib-8" class="thebibliography">
    <!--l. 104--><p class="noindent" >Yeyong Pang et al. &#8220;A Microcoded Kernel Recursive Least Squares
    Processor Using FPGA Technology&#8221;. In: <span 
class="cmti-10x-x-109">ACM Trans. Reconfigurable</span>
    <span 
class="cmti-10x-x-109">Technol.  Syst.  </span>10.1  (Sept.  2016),  5:1&#8211;5:22.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">i</span><span 
class="small-caps">s</span><span 
class="small-caps">s</span><span 
class="small-caps">n</span></span>:  1936-7406.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:
    <a 
href="https://doi.org/10.1145/2950061" >10.1145/2950061</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="kproc_trets16.pdf" class="url" ><span 
class="cmtt-10x-x-109">kproc_trets16.pdf</span></a>.
    </dd><dt id="X4-TMFL:15" class="thebibliography">
[4]  </dt><dd 
id="bib-9" class="thebibliography">
    <!--l. 104--><p class="noindent" >Stephen Tridgell et al. &#8220;Braiding: a Scheme for Resolving Hazards in
    kernel adaptive filters&#8221;. In: <span 
class="cmti-10x-x-109">Proc. International Conference on Field</span>
    <span 
class="cmti-10x-x-109">Programmable Technology (FPT)</span>. Queenstown, 2015, pp. 136&#8211;143. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:
    <a 
href="https://doi.org/10.1109/FPT.2015.7393140" >10.1109/FPT.2015.7393140</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="braiding_fpt15.pdf" class="url" ><span 
class="cmtt-10x-x-109">braiding_fpt15.pdf</span></a>.</dd></dl>
<!--l. 106--><p class="noindent" >
<h3 class="sectionHead"><span class="titlemark">2   </span> <a 
 id="x1-60002"></a>Reconfigurable Computing</h3>
<!--l. 108--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">2.1   </span> <a 
 id="x1-70002.1"></a>FPGA Architectures</h4>
<!--l. 109--><p class="noindent" >We developed analytical models that relate FPGA architectural parameters to
the delay&#x00A0;[<a id="page.6"></a><a 
href="overview.html#X5-HWYCL:09" >2</a>], logic size and depth&#x00A0;[<a 
href="overview.html#X5-DLWLL:11" >1</a>] of an FPGA implementation. We also
proposed <span 
class="cmti-10x-x-109">hybrid FPGAs </span>and a methodology to optimize coarse-grained floating
point units (FPUs) which used common subgraph elimination to determine the
best mix of blocks within an FPU&#x00A0;[<a 
href="overview.html#X5-YSLLW:12" >3</a>].
<!--l. 117--><p class="noindent" >
    <dl class="thebibliography"><dt id="X5-DLWLL:11" class="thebibliography">
[1]  </dt><dd 
id="bib-10" class="thebibliography">
    <!--l. 117--><p class="noindent" ><a 
href="overview.html" id="X5-" ></a>Joydip Das et al. &#8220;An Analytical Model Relating FPGA Architecture
    to Logic Density and Depth&#8221;. In: <span 
class="cmti-10x-x-109">IEEE Transactions on VLSI Systems</span>
    9.12 (2011), pp. 2229&#8211;2242. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="anyl_tvlsi11.pdf" class="url" ><span 
class="cmtt-10x-x-109">anyl_tvlsi11.pdf</span></a>.
    </dd><dt id="X5-HWYCL:09" class="thebibliography">
[2]  </dt><dd 
id="bib-11" class="thebibliography">
    <!--l. 117--><p class="noindent" >Eddie Hung et al. &#8220;A Detailed Delay Path Model for FPGAs&#8221;. In: <span 
class="cmti-10x-x-109">Proc.</span>
    <span 
class="cmti-10x-x-109">International Conference on Field Programmable Technology (FPT)</span>.
    Sydney, 2009, pp. 96&#8211;103. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="delay_fpt09.pdf" class="url" ><span 
class="cmtt-10x-x-109">delay_fpt09.pdf</span></a>.
                                                                     

                                                                     
    </dd><dt id="X5-YSLLW:12" class="thebibliography">
[3]  </dt><dd 
id="bib-12" class="thebibliography">
    <!--l. 117--><p class="noindent" >ChiWai Yu et al. &#8220;Optimizing Floating Point Units in Hybrid FPGAs&#8221;.
    In: <span 
class="cmti-10x-x-109">IEEE Transactions on VLSI Systems </span>20 (7 2012), pp. 1295&#8211;1303.
    <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="ofpu_tvlsi12.pdf" class="url" ><span 
class="cmtt-10x-x-109">ofpu_tvlsi12.pdf</span></a>.</dd></dl>
<!--l. 120--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">2.2   </span> <a 
 id="x1-80002.2"></a>Random Number Generators</h4>
<!--l. 121--><p class="noindent" >We proposed compact true and pseudo random number generators which can be
efficiently implemented on FPGAs&#x00A0;[<a id="page.7"></a><a 
href="overview.html#X6-TLL:03" >2</a>]. Seminal work on Gaussian number
generators on FPGAs were also reviewed and state of the art implementations
based on different techniques proposed&#x00A0;[<a 
href="overview.html#X6-TLLV:07" >1</a>].
<!--l. 127--><p class="noindent" >
    <dl class="thebibliography"><dt id="X6-TLLV:07" class="thebibliography">
[1]  </dt><dd 
id="bib-13" class="thebibliography">
    <!--l. 127--><p class="noindent" ><a 
href="overview.html" id="X6-" ></a>David                B.                Thomas                et                al.
    &#8220;Gaussian random number generators&#8221;. In: <span 
class="cmti-10x-x-109">ACM Computing Surveys</span>
    39.4 (2007), 11:1&#8211;11:38. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="grng_acmcs07.pdf" class="url" ><span 
class="cmtt-10x-x-109">grng_acmcs07.pdf</span></a>.
    </dd><dt id="X6-TLL:03" class="thebibliography">
[2]  </dt><dd 
id="bib-14" class="thebibliography">
    <!--l. 127--><p class="noindent" >K.H. Tsoi, K.H. Leung, and P.H.W. Leong. &#8220;Compact FPGA-based
    True  and  Pseudo  Random  Number  Generators&#8221;.  In:  <span 
class="cmti-10x-x-109">Proc.  IEEE</span>
    <span 
class="cmti-10x-x-109">Symposium  on  Field-Programmable  Custom  Computing  Machines</span>
    <span 
class="cmti-10x-x-109">(FCCM)</span>. California, 2003, pp. 51&#8211;61. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="tprng_fccm03.pdf" class="url" ><span 
class="cmtt-10x-x-109">tprng_fccm03.pdf</span></a>.</dd></dl>
<!--l. 130--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">2.3   </span> <a 
 id="x1-90002.3"></a>System Implementation (Board and VLSI Level)</h4>
<!--l. 131--><p class="noindent" >We recognised that FPGA to processor transfers via the PCI-bus introduced
substantial latency to many applications, and addressed it by proposing
Pilchard, an FPGA card which plugged directly into a memory slot of a
high-performance processor&#x00A0;[<a 
href="overview.html#X7-LLCTKWL:01" >2</a>]. We developed the highest performance
structured ASIC with a 26/5x improvement in area/delay compared to an
FPGA, which is customised using a minimum of 3 masks, i.e. two metals and one
via&#x00A0;[<a 
href="overview.html#X7-HACYCLP:13" >1</a>].
<!--l. 140--><p class="noindent" >
    <dl class="thebibliography"><dt id="X7-HACYCLP:13" class="thebibliography">
[1]  </dt><dd 
id="bib-15" class="thebibliography">
    <!--l. 140--><p class="noindent" ><a 
href="overview.html" id="X7-" ></a>Man-Ho Ho et al. &#8220;Architecture and Design Flow for a Highly Efficient
    Structured  ASIC&#8221;.  In:  <span 
class="cmti-10x-x-109">IEEE  Transactions  on  VLSI  Systems  </span>21.3
    (2013), pp. 424&#8211;433. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="sasic_tvlsi12.pdf" class="url" ><span 
class="cmtt-10x-x-109">sasic_tvlsi12.pdf</span></a>.
                                                                     

                                                                     
    </dd><dt id="X7-LLCTKWL:01" class="thebibliography">
[2]  </dt><dd 
id="bib-16" class="thebibliography">
    <!--l. 140--><p class="noindent" >P.H.W.  Leong  et  al.  &#8220;Pilchard  -  A  Reconfigurable  Computing
    Platform with Memory Slot Interface&#8221;. In: <span 
class="cmti-10x-x-109">Proc. IEEE Symposium on</span>
    <span 
class="cmti-10x-x-109">Field-Programmable Custom Computing Machines (FCCM)</span>. Selected
    as one of the 25 most significant papers from the first 20 years of FCCM.
    California, 2001, pp. 170&#8211;179. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="pilchard_fccm01.pdf" class="url" ><span 
class="cmtt-10x-x-109">pilchard_fccm01.pdf</span></a>.</dd></dl>
<!--l. 143--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">2.4   </span> <a 
 id="x1-100002.4"></a>Financial Engineering</h4>
<!--l. 144--><p class="noindent" >We were the first to demonstrate acceleration of Monte Carlo (MC) techniques
for the pricing of complex derivatives using FPGAs&#x00A0;[<a id="page.8"></a><a 
href="overview.html#X8-ZLHTCLCL:05" >1</a>]. Our pipelined MC core
implemented the Brace, Gatarek and Musiela (BGM) interest rate model
and was 25 times faster than a software implementation on a desktop
processor.
<!--l. 150--><p class="noindent" >
    <dl class="thebibliography"><dt id="X8-ZLHTCLCL:05" class="thebibliography">
[1]  </dt><dd 
id="bib-17" class="thebibliography">
    <!--l. 150--><p class="noindent" ><a 
href="overview.html" id="X8-" ></a>G. L. Zhang et al. &#8220;Reconfigurable Acceleration for Monte Carlo based
    Financial  Simulation&#8221;.  In:  <span 
class="cmti-10x-x-109">Proc.  International  Conference  on  Field</span>
    <span 
class="cmti-10x-x-109">Programmable Technology (FPT)</span>. Singapore, 2005, pp. 215&#8211;222. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>:
    <a 
href="bgm_fpt05.pdf" class="url" ><span 
class="cmtt-10x-x-109">bgm_fpt05.pdf</span></a>.</dd></dl>
<!--l. 153--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">2.5   </span> <a 
 id="x1-110002.5"></a>Cryptography</h4>
<!--l. 154--><p class="noindent" >We reported the most efficient FPGA implementations of an elliptic curve
processor&#x00A0;[<a 
href="overview.html#X9-LL:02" >1</a>], the IDEA algorithm&#x00A0;[<span 
class="cmbx-10x-x-109">LCTL:00</span>], Montgomery multiplication&#x00A0;[<a 
href="overview.html#X9-TCL:02" >2</a>]
and RC4&#x00A0;[<a 
href="overview.html#X9-TLL:02" >3</a>]. We also novel techniques to implement physically uncloneable
functions (PUFs)&#x00A0;[<a 
href="overview.html#X9-YLX:12" >4</a>].
<!--l. 160--><p class="noindent" >
    <dl class="thebibliography"><dt id="X9-LL:02" class="thebibliography">
[1]  </dt><dd 
id="bib-18" class="thebibliography">
    <!--l. 160--><p class="noindent" ><a 
href="overview.html" id="X9-" ></a>P.H.W. Leong and K.H. Leung. &#8220;A Microcoded Elliptic Curve Processor
    using FPGA Technology&#8221;. In: <span 
class="cmti-10x-x-109">IEEE Transactions on VLSI Systems</span>
    10.5 (2002), pp. 550&#8211;559. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="ecc_tvlsi02.pdf" class="url" ><span 
class="cmtt-10x-x-109">ecc_tvlsi02.pdf</span></a>.
    </dd><dt id="X9-TCL:02" class="thebibliography">
[2]  </dt><dd 
id="bib-19" class="thebibliography">
                                                                     

                                                                     
    <!--l. 160--><p class="noindent" >K.H.  Tsoi,  O.Y.H.  Cheung,  and  P.H.W.  Leong.  &#8220;A  Variable-Radix
    Systolic  Montgomery  Multiplier&#8221;.  In:  <span 
class="cmti-10x-x-109">Proc.  IEEE  Symposium  on</span>
    <span 
class="cmti-10x-x-109">Field-Programmable Custom Computing Machines (FCCM)</span>. California,
    2002. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="mm_fccm02.pdf" class="url" ><span 
class="cmtt-10x-x-109">mm_fccm02.pdf</span></a>.
    </dd><dt id="X9-TLL:02" class="thebibliography">
[3]  </dt><dd 
id="bib-20" class="thebibliography">
    <!--l. 160--><p class="noindent" >K.H. Tsoi, K.H. Lee, and P.H.W. Leong. &#8220;A Massively Parallel RC4 Key
    Search  Engine&#8221;.  In:  <span 
class="cmti-10x-x-109">Proc. IEEE Symposium on Field-Programmable</span>
    <span 
class="cmti-10x-x-109">Custom Computing Machines (FCCM)</span>.  California,  2002,  pp.  13&#8211;21.
    <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="rc4_fccm02.pdf" class="url" ><span 
class="cmtt-10x-x-109">rc4_fccm02.pdf</span></a>.
    </dd><dt id="X9-YLX:12" class="thebibliography">
[4]  </dt><dd 
id="bib-21" class="thebibliography">
    <!--l. 160--><p class="noindent" >Haile  Yu,  Philip  H.W.  Leong,  and  Qiang  Xu.  &#8220;An  FPGA  Chip
    Identification Generator Using Configurable Ring Oscillator&#8221;. In: <span 
class="cmti-10x-x-109">IEEE</span>
    <span 
class="cmti-10x-x-109">Transactions  on  VLSI  Systems  </span>20.11  (2012),  pp.  2198&#8211;2207.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>:
    <a 
href="id_tvlsi12.pdf" class="url" ><span 
class="cmtt-10x-x-109">id_tvlsi12.pdf</span></a>.</dd></dl>
<!--l. 162--><p class="noindent" >
<h3 class="sectionHead"><span class="titlemark">3   </span> <a 
 id="x1-120003"></a>Biomedical Engineering</h3>
<!--l. 164--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">3.1   </span> <a 
 id="x1-130003.1"></a>Arrhythmia Classification</h4>
<!--l. 166--><p class="noindent" >We showed that the morphology of intracardiac electrocardiogram signals can be
used to improve classification accuracy in implantable cardiac defibrillators
(ICD)&#x00A0;[<a id="page.9"></a><a 
href="overview.html#X10-LJ:92" >2</a>], and that it could be implemented in low-power analogue VLSI&#x00A0;[<a 
href="overview.html#X10-L:92" >4</a>, <a 
href="overview.html#X10-LJ:95" >1</a>].
This led to a patent&#x00A0;[<a 
href="overview.html#X10-LJ:94" >3</a>] that has been cited by all of the major ICD
manufacturers such as Medtronic, Cardiac Pacemakers and Siemens, St.
Jude Medical, and Pacesetter, and is being used in their commercial
devices.
<!--l. 175--><p class="noindent" >
    <dl class="thebibliography"><dt id="X10-LJ:95" class="thebibliography">
[1]  </dt><dd 
id="bib-22" class="thebibliography">
    <!--l. 175--><p class="noindent" ><a 
href="overview.html" id="X10-" ></a>P. H. W. Leong and M.A. Jabri. &#8220;A Low Power VLSI Arrhythmia
    Classifier&#8221;. In: <span 
class="cmti-10x-x-109">IEEE Transactions on Neural Networks </span>6.6 (Nov. 1995),
    pp. 1435&#8211;1445. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="matic_tnn95.pdf" class="url" ><span 
class="cmtt-10x-x-109">matic_tnn95.pdf</span></a>.
    </dd><dt id="X10-LJ:92" class="thebibliography">
[2]  </dt><dd 
id="bib-23" class="thebibliography">
    <!--l. 175--><p class="noindent" >P.H.W. Leong and M. Jabri. &#8220;MATIC - an intracardiac tachycardia
    classification   system&#8221;.   In:   <span 
class="cmti-10x-x-109">Pacing  and  Clinical  Electrophysiology</span>
    <span 
class="cmti-10x-x-109">(PACE) </span>15 (Sept. 1992), pp. 1317&#8211;1331.
                                                                     

                                                                     
    </dd><dt id="X10-LJ:94" class="thebibliography">
[3]  </dt><dd 
id="bib-24" class="thebibliography">
    <!--l. 175--><p class="noindent" >P.H.W. Leong and M.A. Jabri. <span 
class="cmti-10x-x-109">A method and system for automatically</span>
    <span 
class="cmti-10x-x-109">classifying intracardiac electrograms</span>. US Patent 5,280,792. University
    of Sydney. Jan. 1994.
    </dd><dt id="X10-L:92" class="thebibliography">
[4]  </dt><dd 
id="bib-25" class="thebibliography">
    <!--l. 175--><p class="noindent" >Philip Leong. &#8220;Arrhythmia classification using low power VLSI&#8221;. PhD
    thesis. University of Sydney, 1992. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="phdthesis.pdf" class="url" ><span 
class="cmtt-10x-x-109">phdthesis.pdf</span></a>.</dd></dl>
<!--l. 178--><p class="noindent" >
<h4 class="subsectionHead"><span class="titlemark">3.2   </span> <a 
 id="x1-140003.2"></a>Respiratory Artefact Removal</h4>
<!--l. 179--><p class="noindent" >We have developed feature selection techniques for time series problems, and
applied them to a number of different applications including respiratory artefact
removal&#x00A0;[<a id="page.10"></a><a 
href="overview.html#X11-PTRML:16" >2</a>, <a 
href="overview.html#X11-PLRGJKT:17" >1</a>]. A parameterised generator is used to produce a large set of
candidate features, and a number of complementary metrics used to select a
subset. This technique was found to produce significantly improved results in the
abovementioned application domains.
<!--l. 187--><p class="noindent" >
    <dl class="thebibliography"><dt id="X11-PLRGJKT:17" class="thebibliography">
[1]  </dt><dd 
id="bib-26" class="thebibliography">
    <!--l. 187--><p class="noindent" ><a 
href="overview.html" id="X11-" ></a>Thuy  T.  Pham  et  al.  &#8220;Automated  Quality  Control  of  Forced
    Oscillation   Measurements:   Respiratory   Artifact   Detection   with
    Advanced Feature Extraction&#8221;. In: <span 
class="cmti-10x-x-109">Journal of Applied Physiology </span>123 (4
    May 2017), jap.00726.2016. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>: <a 
href="https://doi.org/10.1152/japplphysiol.00726.2016" >10.1152/japplphysiol.00726.2016</a>. <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>:
    <a 
href="fot_jappl17.pdf" class="url" ><span 
class="cmtt-10x-x-109">fot_jappl17.pdf</span></a>.
    </dd><dt id="X11-PTRML:16" class="thebibliography">
[2]  </dt><dd 
id="bib-27" class="thebibliography">
    <!--l. 187--><p class="noindent" >Thuy  T.  Pham  et  al.  &#8220;Respiratory  Artefact  Removal  in  Forced
    Oscillation   Measurements:   A   Machine   Learning   Approach&#8221;.   In:
    <span 
class="cmti-10x-x-109">IEEE  Transactions  on  Biomedical  Engineering  </span>64.8  (Aug.  2017),
    pp.  1679&#8211;1687.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">i</span><span 
class="small-caps">s</span><span 
class="small-caps">s</span><span 
class="small-caps">n</span></span>:  0018-9294.  <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">d</span><span 
class="small-caps">o</span><span 
class="small-caps">i</span></span>:  <a 
href="https://doi.org/10.1109/TBME.2016.2554599" >10.1109/TBME.2016.2554599</a>.
    <span 
class="cmcsc-10x-x-109"><span 
class="small-caps">u</span><span 
class="small-caps">r</span><span 
class="small-caps">l</span></span>: <a 
href="fot_tbme16.pdf" class="url" ><span 
class="cmtt-10x-x-109">fot_tbme16.pdf</span></a>.</dd></dl>
                                                                     

                                                                     
 
</body></html> 

                                                                     


