<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintexu</ProductFamily>
        <Part>xcku025-ffva1156-2-e</Part>
        <TopModelName>calculate_pseudoimage</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=2 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.140</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2002</Best-caseLatency>
            <Average-caseLatency>2002</Average-caseLatency>
            <Worst-caseLatency>2002</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.020 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.020 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.020 us</Worst-caseRealTimeLatency>
            <Interval-min>2002</Interval-min>
            <Interval-max>2002</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_19_1>
                <Slack>7.30</Slack>
                <TripCount>1000</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>2000</Latency>
                <AbsoluteTimeLatency>20000</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>3</PipelineDepth>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_19_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>PFN.cpp:19</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_19_1>
                    <Name>VITIS_LOOP_19_1</Name>
                    <IssueType>II Violation</IssueType>
                    <ViolationType>Memory Dependency</ViolationType>
                    <IterationDistance>1</IterationDistance>
                    <SourceLocation>PFN.cpp:19</SourceLocation>
                </VITIS_LOOP_19_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>80</FF>
            <LUT>48245</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>720</BRAM_18K>
            <DSP>1152</DSP>
            <FF>290880</FF>
            <LUT>145440</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>calculate_pseudoimage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>calculate_pseudoimage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>calculate_pseudoimage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>calculate_pseudoimage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>calculate_pseudoimage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>calculate_pseudoimage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>pointcloud_address0</name>
            <Object>pointcloud</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pointcloud_ce0</name>
            <Object>pointcloud</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pointcloud_q0</name>
            <Object>pointcloud</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pseudoimage_address0</name>
            <Object>pseudoimage</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pseudoimage_ce0</name>
            <Object>pseudoimage</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pseudoimage_we0</name>
            <Object>pseudoimage</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pseudoimage_d0</name>
            <Object>pseudoimage</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2056</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pseudoimage_q0</name>
            <Object>pseudoimage</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2056</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>calculate_pseudoimage</ModuleName>
            <BindInstances>add_ln23_fu_218_p2 icmp_ln24_fu_243_p2 i_3_fu_171_p2 shl_ln25_fu_295_p2 shl_ln25_1_fu_308_p2 shl_ln25_2_fu_326_p2 shl_ln25_3_fu_339_p2 shl_ln25_4_fu_357_p2 shl_ln25_5_fu_371_p2 add_ln25_fu_377_p2 shl_ln25_6_fu_387_p2 shl_ln25_7_fu_397_p2 add_ln26_fu_403_p2 xor_ln26_fu_409_p2 and_ln26_fu_427_p2 and_ln26_4_fu_433_p2 or_ln26_5_fu_439_p2 xor_ln26_1_fu_473_p2 and_ln26_1_fu_495_p2 and_ln26_5_fu_501_p2 or_ln26_fu_507_p2 xor_ln26_2_fu_541_p2 and_ln26_2_fu_563_p2 and_ln26_6_fu_569_p2 or_ln26_6_fu_575_p2 xor_ln26_3_fu_599_p2 and_ln26_3_fu_605_p2 or_ln26_3_fu_611_p2 icmp_ln19_fu_177_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>calculate_pseudoimage</Name>
            <Loops>
                <VITIS_LOOP_19_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2002</Best-caseLatency>
                    <Average-caseLatency>2002</Average-caseLatency>
                    <Worst-caseLatency>2002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2002</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=2 clock cycles(s))stp (delay=2 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2000</Latency>
                        <AbsoluteTimeLatency>20.000 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_19_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>PFN.cpp:19</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_1>
                            <Name>VITIS_LOOP_19_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>PFN.cpp:19</SourceLocation>
                        </VITIS_LOOP_19_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>80</FF>
                    <AVAIL_FF>290880</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48245</LUT>
                    <AVAIL_LUT>145440</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>720</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1152</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_218_p2" SOURCE="PFN.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_243_p2" SOURCE="PFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_171_p2" SOURCE="PFN.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_fu_295_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_1_fu_308_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_2_fu_326_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_3_fu_339_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_4_fu_357_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_5_fu_371_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_377_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_6_fu_387_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln25_7_fu_397_p2" SOURCE="PFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln25_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_403_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_fu_409_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_fu_427_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_4_fu_433_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_5_fu_439_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln26_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_1_fu_473_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_1_fu_495_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_5_fu_501_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_fu_507_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_2_fu_541_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_2_fu_563_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_6_fu_569_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_6_fu_575_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln26_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_3_fu_599_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_3_fu_605_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_3_fu_611_p2" SOURCE="PFN.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln26_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_177_p2" SOURCE="PFN.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="pointcloud" index="0" direction="in" srcType="point*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="pointcloud_address0" name="pointcloud_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="pointcloud_ce0" name="pointcloud_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="pointcloud_q0" name="pointcloud_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pseudoimage" index="1" direction="inout" srcType="pillar*" srcSize="2056">
            <hwRefs>
                <hwRef type="port" interface="pseudoimage_address0" name="pseudoimage_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="pseudoimage_ce0" name="pseudoimage_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="pseudoimage_we0" name="pseudoimage_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="pseudoimage_d0" name="pseudoimage_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="pseudoimage_q0" name="pseudoimage_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="pointcloud_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="pointcloud_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pointcloud_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pointcloud"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pointcloud_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="pointcloud_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pointcloud_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pointcloud"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pseudoimage_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="pseudoimage_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pseudoimage_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pseudoimage"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pseudoimage_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2056">
            <portMaps>
                <portMap portMapName="pseudoimage_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pseudoimage_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pseudoimage"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pseudoimage_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2056">
            <portMaps>
                <portMap portMapName="pseudoimage_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pseudoimage_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pseudoimage"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="pointcloud_address0">out, 10</column>
                    <column name="pointcloud_q0">in, 32</column>
                    <column name="pseudoimage_address0">out, 14</column>
                    <column name="pseudoimage_d0">out, 2056</column>
                    <column name="pseudoimage_q0">in, 2056</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="pointcloud">in, point*</column>
                    <column name="pseudoimage">inout, pillar*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="pointcloud">pointcloud_address0, port, offset</column>
                    <column name="pointcloud">pointcloud_ce0, port, </column>
                    <column name="pointcloud">pointcloud_q0, port, </column>
                    <column name="pseudoimage">pseudoimage_address0, port, offset</column>
                    <column name="pseudoimage">pseudoimage_ce0, port, </column>
                    <column name="pseudoimage">pseudoimage_we0, port, </column>
                    <column name="pseudoimage">pseudoimage_d0, port, </column>
                    <column name="pseudoimage">pseudoimage_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
    <AutoPragmaReport>
        <AutoPragma type="pipeline" parentFunction="calculate_pseudoimage" options="" pragmaLocId="PFN.cpp:19:0" pragmaLocOpt="calculate_pseudoimage/VITIS_LOOP_19_1" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=calculate_pseudoimage/VITIS_LOOP_19_1 " loopName="VITIS_LOOP_19_1" loopLoc="PFN.cpp:19:22"/>
    </AutoPragmaReport>
</profile>
