/opt/lscc/iCEcube2.2020.12/synpbase/bin/c_hdl  -osyn  /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synwork/cu_top_0_comp.srs  -hdllog  /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synlog/cu_top_0_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I /home/romuald/Projects/Miniish/Firmware/PPU/work/  -I /opt/lscc/iCEcube2.2020.12/synpbase/lib   -v2001  -devicelib  /opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v  -encrypt  -pro  -dmgen  /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_1.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_2.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_3.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_5.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v -lib work /home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_7.v 
rc:0 success:1 runtime:2
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synwork/cu_top_0_comp.srs|io:o|time:1652061191|size:12959|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synlog/cu_top_0_compiler.srr|io:o|time:1652061191|size:6324|exec:0
file:/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v|io:i|time:1623495849|size:220434|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v|io:i|time:1652061191|size:5699|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_1.v|io:i|time:1652061191|size:726|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_2.v|io:i|time:1652061191|size:717|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_3.v|io:i|time:1652061191|size:731|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v|io:i|time:1652061191|size:832|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_5.v|io:i|time:1652061191|size:832|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v|io:i|time:1652061191|size:2278|exec:0
file:/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_7.v|io:i|time:1652061191|size:3197|exec:0
file:/opt/lscc/iCEcube2.2020.12/synpbase/linux_a_64/c_hdl|io:i|time:1623495850|size:5690328|exec:1
file:/opt/lscc/iCEcube2.2020.12/synpbase/bin/c_hdl|io:i|time:1623495849|size:365|exec:1
