
//input ports
add mapped point clk clk
add mapped point rst_n rst_n
add mapped point flick flick

//output ports
add mapped point lamp[15] lamp[15]
add mapped point lamp[14] lamp[14]
add mapped point lamp[13] lamp[13]
add mapped point lamp[12] lamp[12]
add mapped point lamp[11] lamp[11]
add mapped point lamp[10] lamp[10]
add mapped point lamp[9] lamp[9]
add mapped point lamp[8] lamp[8]
add mapped point lamp[7] lamp[7]
add mapped point lamp[6] lamp[6]
add mapped point lamp[5] lamp[5]
add mapped point lamp[4] lamp[4]
add mapped point lamp[3] lamp[3]
add mapped point lamp[2] lamp[2]
add mapped point lamp[1] lamp[1]
add mapped point lamp[0] lamp[0]

//inout ports




//Sequential Pins
add mapped point min_max_key[1]/q min_max_key_reg[1]/Q 
add mapped point lamp[14]/q lamp_reg[14]/Q 
add mapped point min_max_key[0]/q min_max_key_reg[0]/Q 
add mapped point lamp[8]/q lamp_reg[8]/Q 
add mapped point lamp[9]/q lamp_reg[9]/Q 
add mapped point lamp[10]/q lamp_reg[10]/Q 
add mapped point lamp[11]/q lamp_reg[11]/Q 
add mapped point lamp[13]/q lamp_reg[13]/Q 
add mapped point lamp[12]/q lamp_reg[12]/Q 
add mapped point lamp[1]/q lamp_reg[1]/Q 
add mapped point lamp[7]/q lamp_reg[7]/Q 
add mapped point lamp[6]/q lamp_reg[6]/Q 
add mapped point lamp[2]/q lamp_reg[2]/Q 
add mapped point lamp[5]/q lamp_reg[5]/Q 
add mapped point lamp[3]/q lamp_reg[3]/Q 
add mapped point lamp[4]/q lamp_reg[4]/Q 
add mapped point lamp[15]/q lamp_reg[15]/Q 
add mapped point state[1]/q state_reg[1]/Q 
add mapped point lamp[0]/q lamp_reg[0]/Q 
add mapped point state[0]/q state_reg[0]/Q 



//Black Boxes



//Empty Modules as Blackboxes
