verilog_smt
===========

This is a test generation tool for verilog RTL designs. The tests are created by dynamic analysis of RTL code.
