Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d825709a30084c99aaeaab8fd883c3fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot day_13_tb_behav xil_defaultlib.day_13_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 4 into sel_i is out of bounds [C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 13/day_13.sv:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.day_13
Compiling module xil_defaultlib.day_13_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot day_13_tb_behav
