# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.test_top_file
# vsim lib_BENCH.test_top_file 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.test_top_file(test1)#1
# Loading lib_vhd.cordic_top(a)#1
# ** Error: (vsim-7) Failed to open VHDL file "./bench/x_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/sorties_cordic.dat" in r+ mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /test_top_file/LECTURE_Y File: /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd
# Fatal error in Process LECTURE_Y at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd line 113
# 
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
