Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Feb  4 15:41:17 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/clk_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u2/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.325        0.000                      0                  110        0.154        0.000                      0                  110        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mmcm_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mmcm_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.919        0.000                      0                   67        0.154        0.000                      0                   67       19.500        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.325        0.000                      0                   43        0.261        0.000                      0                   43        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/inst/clk_in1
  To Clock:  mmcm_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.919ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.027ns (22.627%)  route 3.512ns (77.373%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.725     2.187    D1/display/vcounter[10]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 34.919    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.027ns (22.710%)  route 3.495ns (77.290%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.709     2.170    D1/display/vcounter[10]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  D1/display/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X1Y29          FDRE                                         r  D1/display/vcounter_reg[6]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.027ns (22.710%)  route 3.495ns (77.290%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.709     2.170    D1/display/vcounter[10]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  D1/display/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X1Y29          FDRE                                         r  D1/display/vcounter_reg[7]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X1Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.027ns (23.339%)  route 3.373ns (76.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.587     2.048    D1/display/vcounter[10]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[1]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.027ns (23.339%)  route 3.373ns (76.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.587     2.048    D1/display/vcounter[10]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.027ns (23.339%)  route 3.373ns (76.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.587     2.048    D1/display/vcounter[10]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.027ns (23.339%)  route 3.373ns (76.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.587     2.048    D1/display/vcounter[10]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[4]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.027ns (23.339%)  route 3.373ns (76.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.587     2.048    D1/display/vcounter[10]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.027ns (23.690%)  route 3.308ns (76.310%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.522     1.983    D1/display/vcounter[10]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[10]/C
                         clock pessimism              0.507    37.631    
                         clock uncertainty           -0.098    37.534    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    37.105    D1/display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.027ns (23.690%)  route 3.308ns (76.310%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.618    -2.352    D1/display/CLK
    SLICE_X2Y25          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478    -1.874 f  D1/display/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.327    -0.546    D1/display/Q[4]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.301    -0.245 r  D1/display/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.162    -0.084    D1/display/vcounter[10]_i_6_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.124     0.040 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.297     1.338    D1/display/eqOp
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.522     1.983    D1/display/vcounter[10]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[8]/C
                         clock pessimism              0.507    37.631    
                         clock uncertainty           -0.098    37.534    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    37.105    D1/display/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 35.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.582    -0.826    u2/CLK
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.685 r  u2/count_reg[5]/Q
                         net (fo=3, routed)           0.073    -0.612    u2/count[5]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.567 r  u2/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.567    u2/count_0[6]
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.850    -1.254    u2/CLK
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[6]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.721    u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.582    -0.826    u2/CLK
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.685 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.110    -0.575    u2/count[3]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.530 r  u2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.530    u2/count_0[5]
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.850    -1.254    u2/CLK
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[5]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092    -0.721    u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.582    -0.826    u2/CLK
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.685 r  u2/count_reg[1]/Q
                         net (fo=7, routed)           0.130    -0.555    u2/count[1]
    SLICE_X1Y24          LUT5 (Prop_lut5_I1_O)        0.048    -0.507 r  u2/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    u2/count_0[3]
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.850    -1.254    u2/CLK
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[3]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.105    -0.708    u2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.582    -0.826    u2/CLK
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.685 r  u2/count_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.554    u2/count[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.045    -0.509 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.509    u2/count[4]_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.850    -1.254    u2/CLK
    SLICE_X1Y24          FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.721    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.625%)  route 0.167ns (47.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X3Y28          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          0.167    -0.514    D1/display/Q[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.469 r  D1/display/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.469    D1/display/blank_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  D1/display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.855    -1.249    D1/display/CLK
    SLICE_X2Y29          FDRE                                         r  D1/display/blank_reg/C
                         clock pessimism              0.441    -0.808    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120    -0.688    D1/display/blank_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (69.967%)  route 0.097ns (30.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.695 r  D1/display/vcounter_reg[9]/Q
                         net (fo=6, routed)           0.097    -0.597    D1/display/x[9]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.099    -0.498 r  D1/display/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.498    D1/display/plusOp__0[10]
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -1.250    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[10]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092    -0.731    D1/display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.523%)  route 0.171ns (47.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.583    -0.825    u2/CLK
    SLICE_X1Y23          FDCE                                         r  u2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  u2/count_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.513    u2/count[0]
    SLICE_X0Y24          LUT3 (Prop_lut3_I2_O)        0.048    -0.465 r  u2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.465    u2/count_0[2]
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.850    -1.254    u2/CLK
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[2]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.107    -0.706    u2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.282%)  route 0.180ns (48.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.822    D1/display/CLK
    SLICE_X1Y29          FDRE                                         r  D1/display/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  D1/display/vcounter_reg[6]/Q
                         net (fo=10, routed)          0.180    -0.501    D1/display/x[6]
    SLICE_X1Y28          LUT5 (Prop_lut5_I2_O)        0.048    -0.453 r  D1/display/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    D1/display/plusOp__0[9]
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -1.250    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/vcounter_reg[9]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.107    -0.702    D1/display/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.124%)  route 0.171ns (47.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.583    -0.825    u2/CLK
    SLICE_X1Y23          FDCE                                         r  u2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.684 r  u2/count_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.513    u2/count[0]
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045    -0.468 r  u2/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    u2/count_0[1]
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.850    -1.254    u2/CLK
    SLICE_X0Y24          FDCE                                         r  u2/count_reg[1]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.091    -0.722    u2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.910%)  route 0.190ns (50.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.490    D1/display/x[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.048    -0.442 r  D1/display/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.442    D1/display/plusOp__0[2]
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.855    -1.249    D1/display/CLK
    SLICE_X3Y29          FDRE                                         r  D1/display/vcounter_reg[2]/C
                         clock pessimism              0.441    -0.808    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.107    -0.701    D1/display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y28      D1/display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y30      D1/display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      D1/display/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y27      D1/display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y27      D1/display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      D1/display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      D1/display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      D1/display/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      D1/display/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28      D1/display/hcounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      D1/display/hcounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      D1/display/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y28      D1/display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y27      D1/display/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.704ns (23.042%)  route 2.351ns (76.958%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 12.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.048     5.664    u0/period_count[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.943    12.331    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[20]/C
                         clock pessimism              0.122    12.454    
                         clock uncertainty           -0.035    12.418    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    11.989    u0/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.909     5.526    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.953    12.341    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism              0.122    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.999    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.909     5.526    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.953    12.341    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[17]/C
                         clock pessimism              0.122    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.999    u0/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.909     5.526    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.953    12.341    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism              0.122    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.999    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 12.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.909     5.526    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.953    12.341    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism              0.122    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.999    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.704ns (25.428%)  route 2.065ns (74.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.761     5.377    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[12]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.704ns (25.428%)  route 2.065ns (74.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.761     5.377    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[13]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.704ns (25.428%)  route 2.065ns (74.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.761     5.377    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[14]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.704ns (25.428%)  route 2.065ns (74.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.150     2.609    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     3.065 f  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.860     3.924    u0/period_count_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.048 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.444     4.492    u0/period_count[0]_i_4_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.616 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.761     5.377    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.846%)  route 2.129ns (75.154%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 12.391 - 10.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.093     2.551    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     3.007 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.864    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.988 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.477     4.465    u0/period_count[0]_i_5_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     4.589 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.796     5.385    u0/period_count[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.003    12.391    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/C
                         clock pessimism              0.122    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    12.049    u0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  6.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.456     0.682    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  u0/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     0.940    u0/period_count_reg[19]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.048 r  u0/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.048    u0/period_count_reg[16]_i_1_n_4
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.524     0.938    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism             -0.256     0.682    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.787    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.476     0.702    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.843 r  u0/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.960    u0/period_count_reg[11]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.068 r  u0/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.068    u0/period_count_reg[8]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.549     0.963    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[11]/C
                         clock pessimism             -0.261     0.702    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     0.807    u0/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.515     0.742    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.883 r  u0/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.000    u0/period_count_reg[7]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.108 r  u0/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.108    u0/period_count_reg[4]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.590     1.004    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[7]/C
                         clock pessimism             -0.263     0.742    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.847    u0/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.465     0.691    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     0.952    u0/period_count_reg[15]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.060 r  u0/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.060    u0/period_count_reg[12]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.533     0.947    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism             -0.256     0.691    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     0.796    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.517     0.743    u0/clk
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.884 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.004    u0/period_count_reg[3]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.112 r  u0/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.112    u0/period_count_reg[0]_i_2_n_4
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.592     1.006    u0/clk
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[3]/C
                         clock pessimism             -0.263     0.743    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     0.848    u0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.456     0.682    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  u0/period_count_reg[16]/Q
                         net (fo=2, routed)           0.116     0.939    u0/period_count_reg[16]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.054 r  u0/period_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.054    u0/period_count_reg[16]_i_1_n_7
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.524     0.938    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism             -0.256     0.682    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.787    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.515     0.742    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.883 r  u0/period_count_reg[4]/Q
                         net (fo=2, routed)           0.116     0.999    u0/period_count_reg[4]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.114 r  u0/period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.114    u0/period_count_reg[4]_i_1_n_7
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.590     1.004    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/C
                         clock pessimism             -0.263     0.742    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.847    u0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.456     0.682    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.121     0.944    u0/period_count_reg[18]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.055 r  u0/period_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.055    u0/period_count_reg[16]_i_1_n_5
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.524     0.938    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism             -0.256     0.682    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.787    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.476     0.702    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.843 r  u0/period_count_reg[10]/Q
                         net (fo=2, routed)           0.121     0.964    u0/period_count_reg[10]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.075 r  u0/period_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.075    u0/period_count_reg[8]_i_1_n_5
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.549     0.963    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism             -0.261     0.702    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     0.807    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.515     0.742    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.883 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.121     1.004    u0/period_count_reg[6]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.115 r  u0/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    u0/period_count_reg[4]_i_1_n_5
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.590     1.004    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
                         clock pessimism             -0.263     0.742    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.847    u0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28  u0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23  u0/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25  u0/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25  u0/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28  u0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28  u0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23  u0/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24  u0/period_count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23  u0/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[10]/C



