// Seed: 86539703
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  supply1 id_5;
  assign id_4 = 1'd0;
  logic id_6;
  assign id_5[(1)] = 1'b0;
endmodule
