{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603775096801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MMC31_Slave_R2 EP4CE40F23I8L " "Selected device EP4CE40F23I8L for design \"MMC31_Slave_R2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603775096821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603775096903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603775096903 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603775097114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603775097141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8L " "Device EP4CE15F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I8L " "Device EP4CE15F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8L " "Device EP4CE40F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8L " "Device EP4CE30F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I8L " "Device EP4CE30F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8L " "Device EP4CE55F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I8L " "Device EP4CE55F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8L " "Device EP4CE75F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I8L " "Device EP4CE75F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8L " "Device EP4CE115F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I8L " "Device EP4CE115F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603775098697 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603775098697 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603775098700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603775098700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603775098700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603775098700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603775098700 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603775098700 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603775098707 ""}
{ "Info" "ISTA_SDC_FOUND" "MMC31_Slave_R2.out.sdc " "Reading SDC File: 'MMC31_Slave_R2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603775099399 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603775099414 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603775099414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603775099414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     CLK_EMIF " "  10.000     CLK_EMIF" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603775099414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  70.000       nEM1WE " "  70.000       nEM1WE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603775099414 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603775099414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_EMIF~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_EMIF~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[21\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[21\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[19\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[19\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[20\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[20\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[11\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[11\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[10\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[10\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[9\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[9\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[8\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[8\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[7\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[7\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[6\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[6\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EMIFx_Interface:inst\|EMXAddr_Lth\[5\] " "Destination node EMIFx_Interface:inst\|EMXAddr_Lth\[5\]" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603775099430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603775099430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603775099430 ""}  } { { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 120 152 328 136 "CLK_EMIF" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603775099430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIOx:inst1\|nWE  " "Automatically promoted node GPIOx:inst1\|nWE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603775099431 ""}  } { { "GPIOx.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/GPIOx.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603775099431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EMIFx_Interface:inst\|PC_EN~0  " "Automatically promoted node EMIFx_Interface:inst\|PC_EN~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603775099431 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603775099431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603775099607 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603775099607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603775099607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603775099608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603775099608 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603775099609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603775099609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603775099609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603775099620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603775099620 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603775099620 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603775099677 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603775099714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603775101128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603775101193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603775101212 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603775101557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603775101557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603775101736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 12 { 0 ""} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603775103068 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603775103068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603775103214 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1603775103214 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603775103214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603775103217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603775103289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603775103295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603775103448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603775103448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603775103764 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603775104311 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED0 3.3-V LVTTL H5 " "Pin LED0 uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED0" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 472 144 320 488 "LED0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[15\] 3.3-V LVTTL T8 " "Pin EMIF1_DATA\[15\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[15\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[14\] 3.3-V LVTTL AB5 " "Pin EMIF1_DATA\[14\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[14\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[13\] 3.3-V LVTTL AA5 " "Pin EMIF1_DATA\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[13\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[12\] 3.3-V LVTTL AB4 " "Pin EMIF1_DATA\[12\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[12\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[11\] 3.3-V LVTTL AA4 " "Pin EMIF1_DATA\[11\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[11\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[10\] 3.3-V LVTTL V7 " "Pin EMIF1_DATA\[10\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[10\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[9\] 3.3-V LVTTL W6 " "Pin EMIF1_DATA\[9\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[9\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[8\] 3.3-V LVTTL AB3 " "Pin EMIF1_DATA\[8\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[8\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[7\] 3.3-V LVTTL AA3 " "Pin EMIF1_DATA\[7\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[7\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[6\] 3.3-V LVTTL Y6 " "Pin EMIF1_DATA\[6\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[6\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[5\] 3.3-V LVTTL Y3 " "Pin EMIF1_DATA\[5\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[5\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[4\] 3.3-V LVTTL Y4 " "Pin EMIF1_DATA\[4\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[4\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[3\] 3.3-V LVTTL U8 " "Pin EMIF1_DATA\[3\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[3\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[2\] 3.3-V LVTTL U7 " "Pin EMIF1_DATA\[2\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[2\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[1\] 3.3-V LVTTL V5 " "Pin EMIF1_DATA\[1\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[1\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[0\] 3.3-V LVTTL V6 " "Pin EMIF1_DATA\[0\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[0\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 144 152 344 160 "EMIF1_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED1 3.3-V LVTTL J5 " "Pin LED1 uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 496 144 320 512 "LED1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED3 3.3-V LVTTL L8 " "Pin LED3 uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED3" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 544 144 320 560 "LED3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED2 3.3-V LVTTL K8 " "Pin LED2 uses I/O standard 3.3-V LVTTL at K8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 520 144 320 536 "LED2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1OE 3.3-V LVTTL E3 " "Pin nEM1OE uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nEM1OE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1OE" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 312 152 320 328 "nEM1OE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1BA1 3.3-V LVTTL T11 " "Pin EM1BA1 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EM1BA1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1BA1" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 192 152 320 208 "EM1BA1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_EMIF 3.3-V LVTTL G1 " "Pin CLK_EMIF uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_EMIF } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_EMIF" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 120 152 328 136 "CLK_EMIF" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS2 3.3-V LVTTL C1 " "Pin nEM1CS2 uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nEM1CS2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS2" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 216 152 320 232 "nEM1CS2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS3 3.3-V LVTTL B2 " "Pin nEM1CS3 uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nEM1CS3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS3" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 240 152 320 256 "nEM1CS3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS4 3.3-V LVTTL B1 " "Pin nEM1CS4 uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nEM1CS4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS4" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 264 152 320 280 "nEM1CS4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[1\] 3.3-V LVTTL U10 " "Pin EMIF1_ADDR\[1\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[1\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1WE 3.3-V LVTTL H7 " "Pin nEM1WE uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nEM1WE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1WE" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 288 152 320 304 "nEM1WE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[11\] 3.3-V LVTTL AB10 " "Pin EMIF1_ADDR\[11\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[11\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[10\] 3.3-V LVTTL AA10 " "Pin EMIF1_ADDR\[10\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[10\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[9\] 3.3-V LVTTL Y10 " "Pin EMIF1_ADDR\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[9\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[8\] 3.3-V LVTTL W10 " "Pin EMIF1_ADDR\[8\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[8\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[7\] 3.3-V LVTTL V11 " "Pin EMIF1_ADDR\[7\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[7\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[6\] 3.3-V LVTTL U11 " "Pin EMIF1_ADDR\[6\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[6\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[5\] 3.3-V LVTTL AB9 " "Pin EMIF1_ADDR\[5\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[5\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[4\] 3.3-V LVTTL AA9 " "Pin EMIF1_ADDR\[4\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[4\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[3\] 3.3-V LVTTL AB8 " "Pin EMIF1_ADDR\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[3\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[2\] 3.3-V LVTTL AA8 " "Pin EMIF1_ADDR\[2\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[2\]" } } } } { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 168 152 328 184 "EMIF1_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603775104737 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1603775104737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/output_files/MMC31_Slave_R2.fit.smsg " "Generated suppressed messages file C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/output_files/MMC31_Slave_R2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603775104806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603775105192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 14:05:05 2020 " "Processing ended: Tue Oct 27 14:05:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603775105192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603775105192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603775105192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603775105192 ""}
