
TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003218  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000112  00800060  00003218  0000328c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         0000276c  00000000  00000000  000033a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001218  00000000  00000000  00005b0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001a0  00000000  00000000  00006d24  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001f2  00000000  00000000  00006ec4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000240b  00000000  00000000  000070b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001386  00000000  00000000  000094c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011d6  00000000  00000000  0000a847  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c0  00000000  00000000  0000ba20  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002f6  00000000  00000000  0000bbe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000096e  00000000  00000000  0000bed6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000c844  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e1       	ldi	r30, 0x18	; 24
      68:	f2 e3       	ldi	r31, 0x32	; 50
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 d3 15 	call	0x2ba6	; 0x2ba6 <main>
      7a:	0c 94 0a 19 	jmp	0x3214	; 0x3214 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 a2 18 	jmp	0x3144	; 0x3144 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	aa e6       	ldi	r26, 0x6A	; 106
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 be 18 	jmp	0x317c	; 0x317c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 ae 18 	jmp	0x315c	; 0x315c <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 ca 18 	jmp	0x3194	; 0x3194 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 ae 18 	jmp	0x315c	; 0x315c <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 ca 18 	jmp	0x3194	; 0x3194 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 a2 18 	jmp	0x3144	; 0x3144 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	8a e6       	ldi	r24, 0x6A	; 106
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 be 18 	jmp	0x317c	; 0x317c <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 aa 18 	jmp	0x3154	; 0x3154 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	6a e6       	ldi	r22, 0x6A	; 106
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 c6 18 	jmp	0x318c	; 0x318c <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 ae 18 	jmp	0x315c	; 0x315c <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 ca 18 	jmp	0x3194	; 0x3194 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 ae 18 	jmp	0x315c	; 0x315c <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 ca 18 	jmp	0x3194	; 0x3194 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 ae 18 	jmp	0x315c	; 0x315c <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 ca 18 	jmp	0x3194	; 0x3194 <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 b2 18 	jmp	0x3164	; 0x3164 <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 ce 18 	jmp	0x319c	; 0x319c <__epilogue_restores__+0x20>

00000942 <__floatunsisf>:
     942:	a8 e0       	ldi	r26, 0x08	; 8
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e7 ea       	ldi	r30, 0xA7	; 167
     948:	f4 e0       	ldi	r31, 0x04	; 4
     94a:	0c 94 aa 18 	jmp	0x3154	; 0x3154 <__prologue_saves__+0x10>
     94e:	7b 01       	movw	r14, r22
     950:	8c 01       	movw	r16, r24
     952:	61 15       	cp	r22, r1
     954:	71 05       	cpc	r23, r1
     956:	81 05       	cpc	r24, r1
     958:	91 05       	cpc	r25, r1
     95a:	19 f4       	brne	.+6      	; 0x962 <__floatunsisf+0x20>
     95c:	82 e0       	ldi	r24, 0x02	; 2
     95e:	89 83       	std	Y+1, r24	; 0x01
     960:	60 c0       	rjmp	.+192    	; 0xa22 <__floatunsisf+0xe0>
     962:	83 e0       	ldi	r24, 0x03	; 3
     964:	89 83       	std	Y+1, r24	; 0x01
     966:	8e e1       	ldi	r24, 0x1E	; 30
     968:	c8 2e       	mov	r12, r24
     96a:	d1 2c       	mov	r13, r1
     96c:	dc 82       	std	Y+4, r13	; 0x04
     96e:	cb 82       	std	Y+3, r12	; 0x03
     970:	ed 82       	std	Y+5, r14	; 0x05
     972:	fe 82       	std	Y+6, r15	; 0x06
     974:	0f 83       	std	Y+7, r16	; 0x07
     976:	18 87       	std	Y+8, r17	; 0x08
     978:	c8 01       	movw	r24, r16
     97a:	b7 01       	movw	r22, r14
     97c:	0e 94 1a 05 	call	0xa34	; 0xa34 <__clzsi2>
     980:	fc 01       	movw	r30, r24
     982:	31 97       	sbiw	r30, 0x01	; 1
     984:	f7 ff       	sbrs	r31, 7
     986:	3b c0       	rjmp	.+118    	; 0x9fe <__floatunsisf+0xbc>
     988:	22 27       	eor	r18, r18
     98a:	33 27       	eor	r19, r19
     98c:	2e 1b       	sub	r18, r30
     98e:	3f 0b       	sbc	r19, r31
     990:	57 01       	movw	r10, r14
     992:	68 01       	movw	r12, r16
     994:	02 2e       	mov	r0, r18
     996:	04 c0       	rjmp	.+8      	; 0x9a0 <__floatunsisf+0x5e>
     998:	d6 94       	lsr	r13
     99a:	c7 94       	ror	r12
     99c:	b7 94       	ror	r11
     99e:	a7 94       	ror	r10
     9a0:	0a 94       	dec	r0
     9a2:	d2 f7       	brpl	.-12     	; 0x998 <__floatunsisf+0x56>
     9a4:	40 e0       	ldi	r20, 0x00	; 0
     9a6:	50 e0       	ldi	r21, 0x00	; 0
     9a8:	60 e0       	ldi	r22, 0x00	; 0
     9aa:	70 e0       	ldi	r23, 0x00	; 0
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	a0 e0       	ldi	r26, 0x00	; 0
     9b2:	b0 e0       	ldi	r27, 0x00	; 0
     9b4:	04 c0       	rjmp	.+8      	; 0x9be <__floatunsisf+0x7c>
     9b6:	88 0f       	add	r24, r24
     9b8:	99 1f       	adc	r25, r25
     9ba:	aa 1f       	adc	r26, r26
     9bc:	bb 1f       	adc	r27, r27
     9be:	2a 95       	dec	r18
     9c0:	d2 f7       	brpl	.-12     	; 0x9b6 <__floatunsisf+0x74>
     9c2:	01 97       	sbiw	r24, 0x01	; 1
     9c4:	a1 09       	sbc	r26, r1
     9c6:	b1 09       	sbc	r27, r1
     9c8:	8e 21       	and	r24, r14
     9ca:	9f 21       	and	r25, r15
     9cc:	a0 23       	and	r26, r16
     9ce:	b1 23       	and	r27, r17
     9d0:	00 97       	sbiw	r24, 0x00	; 0
     9d2:	a1 05       	cpc	r26, r1
     9d4:	b1 05       	cpc	r27, r1
     9d6:	21 f0       	breq	.+8      	; 0x9e0 <__floatunsisf+0x9e>
     9d8:	41 e0       	ldi	r20, 0x01	; 1
     9da:	50 e0       	ldi	r21, 0x00	; 0
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	70 e0       	ldi	r23, 0x00	; 0
     9e0:	4a 29       	or	r20, r10
     9e2:	5b 29       	or	r21, r11
     9e4:	6c 29       	or	r22, r12
     9e6:	7d 29       	or	r23, r13
     9e8:	4d 83       	std	Y+5, r20	; 0x05
     9ea:	5e 83       	std	Y+6, r21	; 0x06
     9ec:	6f 83       	std	Y+7, r22	; 0x07
     9ee:	78 87       	std	Y+8, r23	; 0x08
     9f0:	8e e1       	ldi	r24, 0x1E	; 30
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	8e 1b       	sub	r24, r30
     9f6:	9f 0b       	sbc	r25, r31
     9f8:	9c 83       	std	Y+4, r25	; 0x04
     9fa:	8b 83       	std	Y+3, r24	; 0x03
     9fc:	12 c0       	rjmp	.+36     	; 0xa22 <__floatunsisf+0xe0>
     9fe:	30 97       	sbiw	r30, 0x00	; 0
     a00:	81 f0       	breq	.+32     	; 0xa22 <__floatunsisf+0xe0>
     a02:	0e 2e       	mov	r0, r30
     a04:	04 c0       	rjmp	.+8      	; 0xa0e <__floatunsisf+0xcc>
     a06:	ee 0c       	add	r14, r14
     a08:	ff 1c       	adc	r15, r15
     a0a:	00 1f       	adc	r16, r16
     a0c:	11 1f       	adc	r17, r17
     a0e:	0a 94       	dec	r0
     a10:	d2 f7       	brpl	.-12     	; 0xa06 <__floatunsisf+0xc4>
     a12:	ed 82       	std	Y+5, r14	; 0x05
     a14:	fe 82       	std	Y+6, r15	; 0x06
     a16:	0f 83       	std	Y+7, r16	; 0x07
     a18:	18 87       	std	Y+8, r17	; 0x08
     a1a:	ce 1a       	sub	r12, r30
     a1c:	df 0a       	sbc	r13, r31
     a1e:	dc 82       	std	Y+4, r13	; 0x04
     a20:	cb 82       	std	Y+3, r12	; 0x03
     a22:	1a 82       	std	Y+2, r1	; 0x02
     a24:	ce 01       	movw	r24, r28
     a26:	01 96       	adiw	r24, 0x01	; 1
     a28:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     a2c:	28 96       	adiw	r28, 0x08	; 8
     a2e:	ea e0       	ldi	r30, 0x0A	; 10
     a30:	0c 94 c6 18 	jmp	0x318c	; 0x318c <__epilogue_restores__+0x10>

00000a34 <__clzsi2>:
     a34:	ef 92       	push	r14
     a36:	ff 92       	push	r15
     a38:	0f 93       	push	r16
     a3a:	1f 93       	push	r17
     a3c:	7b 01       	movw	r14, r22
     a3e:	8c 01       	movw	r16, r24
     a40:	80 e0       	ldi	r24, 0x00	; 0
     a42:	e8 16       	cp	r14, r24
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	f8 06       	cpc	r15, r24
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	08 07       	cpc	r16, r24
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	18 07       	cpc	r17, r24
     a50:	88 f4       	brcc	.+34     	; 0xa74 <__clzsi2+0x40>
     a52:	8f ef       	ldi	r24, 0xFF	; 255
     a54:	e8 16       	cp	r14, r24
     a56:	f1 04       	cpc	r15, r1
     a58:	01 05       	cpc	r16, r1
     a5a:	11 05       	cpc	r17, r1
     a5c:	31 f0       	breq	.+12     	; 0xa6a <__clzsi2+0x36>
     a5e:	28 f0       	brcs	.+10     	; 0xa6a <__clzsi2+0x36>
     a60:	88 e0       	ldi	r24, 0x08	; 8
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	a0 e0       	ldi	r26, 0x00	; 0
     a66:	b0 e0       	ldi	r27, 0x00	; 0
     a68:	17 c0       	rjmp	.+46     	; 0xa98 <__clzsi2+0x64>
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	a0 e0       	ldi	r26, 0x00	; 0
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	12 c0       	rjmp	.+36     	; 0xa98 <__clzsi2+0x64>
     a74:	80 e0       	ldi	r24, 0x00	; 0
     a76:	e8 16       	cp	r14, r24
     a78:	80 e0       	ldi	r24, 0x00	; 0
     a7a:	f8 06       	cpc	r15, r24
     a7c:	80 e0       	ldi	r24, 0x00	; 0
     a7e:	08 07       	cpc	r16, r24
     a80:	81 e0       	ldi	r24, 0x01	; 1
     a82:	18 07       	cpc	r17, r24
     a84:	28 f0       	brcs	.+10     	; 0xa90 <__clzsi2+0x5c>
     a86:	88 e1       	ldi	r24, 0x18	; 24
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	04 c0       	rjmp	.+8      	; 0xa98 <__clzsi2+0x64>
     a90:	80 e1       	ldi	r24, 0x10	; 16
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	a0 e0       	ldi	r26, 0x00	; 0
     a96:	b0 e0       	ldi	r27, 0x00	; 0
     a98:	20 e2       	ldi	r18, 0x20	; 32
     a9a:	30 e0       	ldi	r19, 0x00	; 0
     a9c:	40 e0       	ldi	r20, 0x00	; 0
     a9e:	50 e0       	ldi	r21, 0x00	; 0
     aa0:	28 1b       	sub	r18, r24
     aa2:	39 0b       	sbc	r19, r25
     aa4:	4a 0b       	sbc	r20, r26
     aa6:	5b 0b       	sbc	r21, r27
     aa8:	04 c0       	rjmp	.+8      	; 0xab2 <__clzsi2+0x7e>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	8a 95       	dec	r24
     ab4:	d2 f7       	brpl	.-12     	; 0xaaa <__clzsi2+0x76>
     ab6:	f7 01       	movw	r30, r14
     ab8:	ee 58       	subi	r30, 0x8E	; 142
     aba:	ff 4f       	sbci	r31, 0xFF	; 255
     abc:	80 81       	ld	r24, Z
     abe:	28 1b       	sub	r18, r24
     ac0:	31 09       	sbc	r19, r1
     ac2:	41 09       	sbc	r20, r1
     ac4:	51 09       	sbc	r21, r1
     ac6:	c9 01       	movw	r24, r18
     ac8:	1f 91       	pop	r17
     aca:	0f 91       	pop	r16
     acc:	ff 90       	pop	r15
     ace:	ef 90       	pop	r14
     ad0:	08 95       	ret

00000ad2 <__pack_f>:
     ad2:	df 92       	push	r13
     ad4:	ef 92       	push	r14
     ad6:	ff 92       	push	r15
     ad8:	0f 93       	push	r16
     ada:	1f 93       	push	r17
     adc:	fc 01       	movw	r30, r24
     ade:	e4 80       	ldd	r14, Z+4	; 0x04
     ae0:	f5 80       	ldd	r15, Z+5	; 0x05
     ae2:	06 81       	ldd	r16, Z+6	; 0x06
     ae4:	17 81       	ldd	r17, Z+7	; 0x07
     ae6:	d1 80       	ldd	r13, Z+1	; 0x01
     ae8:	80 81       	ld	r24, Z
     aea:	82 30       	cpi	r24, 0x02	; 2
     aec:	48 f4       	brcc	.+18     	; 0xb00 <__pack_f+0x2e>
     aee:	80 e0       	ldi	r24, 0x00	; 0
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	a0 e1       	ldi	r26, 0x10	; 16
     af4:	b0 e0       	ldi	r27, 0x00	; 0
     af6:	e8 2a       	or	r14, r24
     af8:	f9 2a       	or	r15, r25
     afa:	0a 2b       	or	r16, r26
     afc:	1b 2b       	or	r17, r27
     afe:	a5 c0       	rjmp	.+330    	; 0xc4a <__pack_f+0x178>
     b00:	84 30       	cpi	r24, 0x04	; 4
     b02:	09 f4       	brne	.+2      	; 0xb06 <__pack_f+0x34>
     b04:	9f c0       	rjmp	.+318    	; 0xc44 <__pack_f+0x172>
     b06:	82 30       	cpi	r24, 0x02	; 2
     b08:	21 f4       	brne	.+8      	; 0xb12 <__pack_f+0x40>
     b0a:	ee 24       	eor	r14, r14
     b0c:	ff 24       	eor	r15, r15
     b0e:	87 01       	movw	r16, r14
     b10:	05 c0       	rjmp	.+10     	; 0xb1c <__pack_f+0x4a>
     b12:	e1 14       	cp	r14, r1
     b14:	f1 04       	cpc	r15, r1
     b16:	01 05       	cpc	r16, r1
     b18:	11 05       	cpc	r17, r1
     b1a:	19 f4       	brne	.+6      	; 0xb22 <__pack_f+0x50>
     b1c:	e0 e0       	ldi	r30, 0x00	; 0
     b1e:	f0 e0       	ldi	r31, 0x00	; 0
     b20:	96 c0       	rjmp	.+300    	; 0xc4e <__pack_f+0x17c>
     b22:	62 81       	ldd	r22, Z+2	; 0x02
     b24:	73 81       	ldd	r23, Z+3	; 0x03
     b26:	9f ef       	ldi	r25, 0xFF	; 255
     b28:	62 38       	cpi	r22, 0x82	; 130
     b2a:	79 07       	cpc	r23, r25
     b2c:	0c f0       	brlt	.+2      	; 0xb30 <__pack_f+0x5e>
     b2e:	5b c0       	rjmp	.+182    	; 0xbe6 <__pack_f+0x114>
     b30:	22 e8       	ldi	r18, 0x82	; 130
     b32:	3f ef       	ldi	r19, 0xFF	; 255
     b34:	26 1b       	sub	r18, r22
     b36:	37 0b       	sbc	r19, r23
     b38:	2a 31       	cpi	r18, 0x1A	; 26
     b3a:	31 05       	cpc	r19, r1
     b3c:	2c f0       	brlt	.+10     	; 0xb48 <__pack_f+0x76>
     b3e:	20 e0       	ldi	r18, 0x00	; 0
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	40 e0       	ldi	r20, 0x00	; 0
     b44:	50 e0       	ldi	r21, 0x00	; 0
     b46:	2a c0       	rjmp	.+84     	; 0xb9c <__pack_f+0xca>
     b48:	b8 01       	movw	r22, r16
     b4a:	a7 01       	movw	r20, r14
     b4c:	02 2e       	mov	r0, r18
     b4e:	04 c0       	rjmp	.+8      	; 0xb58 <__pack_f+0x86>
     b50:	76 95       	lsr	r23
     b52:	67 95       	ror	r22
     b54:	57 95       	ror	r21
     b56:	47 95       	ror	r20
     b58:	0a 94       	dec	r0
     b5a:	d2 f7       	brpl	.-12     	; 0xb50 <__pack_f+0x7e>
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	04 c0       	rjmp	.+8      	; 0xb6e <__pack_f+0x9c>
     b66:	88 0f       	add	r24, r24
     b68:	99 1f       	adc	r25, r25
     b6a:	aa 1f       	adc	r26, r26
     b6c:	bb 1f       	adc	r27, r27
     b6e:	2a 95       	dec	r18
     b70:	d2 f7       	brpl	.-12     	; 0xb66 <__pack_f+0x94>
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	a1 09       	sbc	r26, r1
     b76:	b1 09       	sbc	r27, r1
     b78:	8e 21       	and	r24, r14
     b7a:	9f 21       	and	r25, r15
     b7c:	a0 23       	and	r26, r16
     b7e:	b1 23       	and	r27, r17
     b80:	00 97       	sbiw	r24, 0x00	; 0
     b82:	a1 05       	cpc	r26, r1
     b84:	b1 05       	cpc	r27, r1
     b86:	21 f0       	breq	.+8      	; 0xb90 <__pack_f+0xbe>
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	a0 e0       	ldi	r26, 0x00	; 0
     b8e:	b0 e0       	ldi	r27, 0x00	; 0
     b90:	9a 01       	movw	r18, r20
     b92:	ab 01       	movw	r20, r22
     b94:	28 2b       	or	r18, r24
     b96:	39 2b       	or	r19, r25
     b98:	4a 2b       	or	r20, r26
     b9a:	5b 2b       	or	r21, r27
     b9c:	da 01       	movw	r26, r20
     b9e:	c9 01       	movw	r24, r18
     ba0:	8f 77       	andi	r24, 0x7F	; 127
     ba2:	90 70       	andi	r25, 0x00	; 0
     ba4:	a0 70       	andi	r26, 0x00	; 0
     ba6:	b0 70       	andi	r27, 0x00	; 0
     ba8:	80 34       	cpi	r24, 0x40	; 64
     baa:	91 05       	cpc	r25, r1
     bac:	a1 05       	cpc	r26, r1
     bae:	b1 05       	cpc	r27, r1
     bb0:	39 f4       	brne	.+14     	; 0xbc0 <__pack_f+0xee>
     bb2:	27 ff       	sbrs	r18, 7
     bb4:	09 c0       	rjmp	.+18     	; 0xbc8 <__pack_f+0xf6>
     bb6:	20 5c       	subi	r18, 0xC0	; 192
     bb8:	3f 4f       	sbci	r19, 0xFF	; 255
     bba:	4f 4f       	sbci	r20, 0xFF	; 255
     bbc:	5f 4f       	sbci	r21, 0xFF	; 255
     bbe:	04 c0       	rjmp	.+8      	; 0xbc8 <__pack_f+0xf6>
     bc0:	21 5c       	subi	r18, 0xC1	; 193
     bc2:	3f 4f       	sbci	r19, 0xFF	; 255
     bc4:	4f 4f       	sbci	r20, 0xFF	; 255
     bc6:	5f 4f       	sbci	r21, 0xFF	; 255
     bc8:	e0 e0       	ldi	r30, 0x00	; 0
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	20 30       	cpi	r18, 0x00	; 0
     bce:	a0 e0       	ldi	r26, 0x00	; 0
     bd0:	3a 07       	cpc	r19, r26
     bd2:	a0 e0       	ldi	r26, 0x00	; 0
     bd4:	4a 07       	cpc	r20, r26
     bd6:	a0 e4       	ldi	r26, 0x40	; 64
     bd8:	5a 07       	cpc	r21, r26
     bda:	10 f0       	brcs	.+4      	; 0xbe0 <__pack_f+0x10e>
     bdc:	e1 e0       	ldi	r30, 0x01	; 1
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	79 01       	movw	r14, r18
     be2:	8a 01       	movw	r16, r20
     be4:	27 c0       	rjmp	.+78     	; 0xc34 <__pack_f+0x162>
     be6:	60 38       	cpi	r22, 0x80	; 128
     be8:	71 05       	cpc	r23, r1
     bea:	64 f5       	brge	.+88     	; 0xc44 <__pack_f+0x172>
     bec:	fb 01       	movw	r30, r22
     bee:	e1 58       	subi	r30, 0x81	; 129
     bf0:	ff 4f       	sbci	r31, 0xFF	; 255
     bf2:	d8 01       	movw	r26, r16
     bf4:	c7 01       	movw	r24, r14
     bf6:	8f 77       	andi	r24, 0x7F	; 127
     bf8:	90 70       	andi	r25, 0x00	; 0
     bfa:	a0 70       	andi	r26, 0x00	; 0
     bfc:	b0 70       	andi	r27, 0x00	; 0
     bfe:	80 34       	cpi	r24, 0x40	; 64
     c00:	91 05       	cpc	r25, r1
     c02:	a1 05       	cpc	r26, r1
     c04:	b1 05       	cpc	r27, r1
     c06:	39 f4       	brne	.+14     	; 0xc16 <__pack_f+0x144>
     c08:	e7 fe       	sbrs	r14, 7
     c0a:	0d c0       	rjmp	.+26     	; 0xc26 <__pack_f+0x154>
     c0c:	80 e4       	ldi	r24, 0x40	; 64
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	a0 e0       	ldi	r26, 0x00	; 0
     c12:	b0 e0       	ldi	r27, 0x00	; 0
     c14:	04 c0       	rjmp	.+8      	; 0xc1e <__pack_f+0x14c>
     c16:	8f e3       	ldi	r24, 0x3F	; 63
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	a0 e0       	ldi	r26, 0x00	; 0
     c1c:	b0 e0       	ldi	r27, 0x00	; 0
     c1e:	e8 0e       	add	r14, r24
     c20:	f9 1e       	adc	r15, r25
     c22:	0a 1f       	adc	r16, r26
     c24:	1b 1f       	adc	r17, r27
     c26:	17 ff       	sbrs	r17, 7
     c28:	05 c0       	rjmp	.+10     	; 0xc34 <__pack_f+0x162>
     c2a:	16 95       	lsr	r17
     c2c:	07 95       	ror	r16
     c2e:	f7 94       	ror	r15
     c30:	e7 94       	ror	r14
     c32:	31 96       	adiw	r30, 0x01	; 1
     c34:	87 e0       	ldi	r24, 0x07	; 7
     c36:	16 95       	lsr	r17
     c38:	07 95       	ror	r16
     c3a:	f7 94       	ror	r15
     c3c:	e7 94       	ror	r14
     c3e:	8a 95       	dec	r24
     c40:	d1 f7       	brne	.-12     	; 0xc36 <__pack_f+0x164>
     c42:	05 c0       	rjmp	.+10     	; 0xc4e <__pack_f+0x17c>
     c44:	ee 24       	eor	r14, r14
     c46:	ff 24       	eor	r15, r15
     c48:	87 01       	movw	r16, r14
     c4a:	ef ef       	ldi	r30, 0xFF	; 255
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	6e 2f       	mov	r22, r30
     c50:	67 95       	ror	r22
     c52:	66 27       	eor	r22, r22
     c54:	67 95       	ror	r22
     c56:	90 2f       	mov	r25, r16
     c58:	9f 77       	andi	r25, 0x7F	; 127
     c5a:	d7 94       	ror	r13
     c5c:	dd 24       	eor	r13, r13
     c5e:	d7 94       	ror	r13
     c60:	8e 2f       	mov	r24, r30
     c62:	86 95       	lsr	r24
     c64:	49 2f       	mov	r20, r25
     c66:	46 2b       	or	r20, r22
     c68:	58 2f       	mov	r21, r24
     c6a:	5d 29       	or	r21, r13
     c6c:	b7 01       	movw	r22, r14
     c6e:	ca 01       	movw	r24, r20
     c70:	1f 91       	pop	r17
     c72:	0f 91       	pop	r16
     c74:	ff 90       	pop	r15
     c76:	ef 90       	pop	r14
     c78:	df 90       	pop	r13
     c7a:	08 95       	ret

00000c7c <__unpack_f>:
     c7c:	fc 01       	movw	r30, r24
     c7e:	db 01       	movw	r26, r22
     c80:	40 81       	ld	r20, Z
     c82:	51 81       	ldd	r21, Z+1	; 0x01
     c84:	22 81       	ldd	r18, Z+2	; 0x02
     c86:	62 2f       	mov	r22, r18
     c88:	6f 77       	andi	r22, 0x7F	; 127
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	22 1f       	adc	r18, r18
     c8e:	22 27       	eor	r18, r18
     c90:	22 1f       	adc	r18, r18
     c92:	93 81       	ldd	r25, Z+3	; 0x03
     c94:	89 2f       	mov	r24, r25
     c96:	88 0f       	add	r24, r24
     c98:	82 2b       	or	r24, r18
     c9a:	28 2f       	mov	r18, r24
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	99 1f       	adc	r25, r25
     ca0:	99 27       	eor	r25, r25
     ca2:	99 1f       	adc	r25, r25
     ca4:	11 96       	adiw	r26, 0x01	; 1
     ca6:	9c 93       	st	X, r25
     ca8:	11 97       	sbiw	r26, 0x01	; 1
     caa:	21 15       	cp	r18, r1
     cac:	31 05       	cpc	r19, r1
     cae:	a9 f5       	brne	.+106    	; 0xd1a <__unpack_f+0x9e>
     cb0:	41 15       	cp	r20, r1
     cb2:	51 05       	cpc	r21, r1
     cb4:	61 05       	cpc	r22, r1
     cb6:	71 05       	cpc	r23, r1
     cb8:	11 f4       	brne	.+4      	; 0xcbe <__unpack_f+0x42>
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	37 c0       	rjmp	.+110    	; 0xd2c <__unpack_f+0xb0>
     cbe:	82 e8       	ldi	r24, 0x82	; 130
     cc0:	9f ef       	ldi	r25, 0xFF	; 255
     cc2:	13 96       	adiw	r26, 0x03	; 3
     cc4:	9c 93       	st	X, r25
     cc6:	8e 93       	st	-X, r24
     cc8:	12 97       	sbiw	r26, 0x02	; 2
     cca:	9a 01       	movw	r18, r20
     ccc:	ab 01       	movw	r20, r22
     cce:	67 e0       	ldi	r22, 0x07	; 7
     cd0:	22 0f       	add	r18, r18
     cd2:	33 1f       	adc	r19, r19
     cd4:	44 1f       	adc	r20, r20
     cd6:	55 1f       	adc	r21, r21
     cd8:	6a 95       	dec	r22
     cda:	d1 f7       	brne	.-12     	; 0xcd0 <__unpack_f+0x54>
     cdc:	83 e0       	ldi	r24, 0x03	; 3
     cde:	8c 93       	st	X, r24
     ce0:	0d c0       	rjmp	.+26     	; 0xcfc <__unpack_f+0x80>
     ce2:	22 0f       	add	r18, r18
     ce4:	33 1f       	adc	r19, r19
     ce6:	44 1f       	adc	r20, r20
     ce8:	55 1f       	adc	r21, r21
     cea:	12 96       	adiw	r26, 0x02	; 2
     cec:	8d 91       	ld	r24, X+
     cee:	9c 91       	ld	r25, X
     cf0:	13 97       	sbiw	r26, 0x03	; 3
     cf2:	01 97       	sbiw	r24, 0x01	; 1
     cf4:	13 96       	adiw	r26, 0x03	; 3
     cf6:	9c 93       	st	X, r25
     cf8:	8e 93       	st	-X, r24
     cfa:	12 97       	sbiw	r26, 0x02	; 2
     cfc:	20 30       	cpi	r18, 0x00	; 0
     cfe:	80 e0       	ldi	r24, 0x00	; 0
     d00:	38 07       	cpc	r19, r24
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	48 07       	cpc	r20, r24
     d06:	80 e4       	ldi	r24, 0x40	; 64
     d08:	58 07       	cpc	r21, r24
     d0a:	58 f3       	brcs	.-42     	; 0xce2 <__unpack_f+0x66>
     d0c:	14 96       	adiw	r26, 0x04	; 4
     d0e:	2d 93       	st	X+, r18
     d10:	3d 93       	st	X+, r19
     d12:	4d 93       	st	X+, r20
     d14:	5c 93       	st	X, r21
     d16:	17 97       	sbiw	r26, 0x07	; 7
     d18:	08 95       	ret
     d1a:	2f 3f       	cpi	r18, 0xFF	; 255
     d1c:	31 05       	cpc	r19, r1
     d1e:	79 f4       	brne	.+30     	; 0xd3e <__unpack_f+0xc2>
     d20:	41 15       	cp	r20, r1
     d22:	51 05       	cpc	r21, r1
     d24:	61 05       	cpc	r22, r1
     d26:	71 05       	cpc	r23, r1
     d28:	19 f4       	brne	.+6      	; 0xd30 <__unpack_f+0xb4>
     d2a:	84 e0       	ldi	r24, 0x04	; 4
     d2c:	8c 93       	st	X, r24
     d2e:	08 95       	ret
     d30:	64 ff       	sbrs	r22, 4
     d32:	03 c0       	rjmp	.+6      	; 0xd3a <__unpack_f+0xbe>
     d34:	81 e0       	ldi	r24, 0x01	; 1
     d36:	8c 93       	st	X, r24
     d38:	12 c0       	rjmp	.+36     	; 0xd5e <__unpack_f+0xe2>
     d3a:	1c 92       	st	X, r1
     d3c:	10 c0       	rjmp	.+32     	; 0xd5e <__unpack_f+0xe2>
     d3e:	2f 57       	subi	r18, 0x7F	; 127
     d40:	30 40       	sbci	r19, 0x00	; 0
     d42:	13 96       	adiw	r26, 0x03	; 3
     d44:	3c 93       	st	X, r19
     d46:	2e 93       	st	-X, r18
     d48:	12 97       	sbiw	r26, 0x02	; 2
     d4a:	83 e0       	ldi	r24, 0x03	; 3
     d4c:	8c 93       	st	X, r24
     d4e:	87 e0       	ldi	r24, 0x07	; 7
     d50:	44 0f       	add	r20, r20
     d52:	55 1f       	adc	r21, r21
     d54:	66 1f       	adc	r22, r22
     d56:	77 1f       	adc	r23, r23
     d58:	8a 95       	dec	r24
     d5a:	d1 f7       	brne	.-12     	; 0xd50 <__unpack_f+0xd4>
     d5c:	70 64       	ori	r23, 0x40	; 64
     d5e:	14 96       	adiw	r26, 0x04	; 4
     d60:	4d 93       	st	X+, r20
     d62:	5d 93       	st	X+, r21
     d64:	6d 93       	st	X+, r22
     d66:	7c 93       	st	X, r23
     d68:	17 97       	sbiw	r26, 0x07	; 7
     d6a:	08 95       	ret

00000d6c <__fpcmp_parts_f>:
     d6c:	1f 93       	push	r17
     d6e:	dc 01       	movw	r26, r24
     d70:	fb 01       	movw	r30, r22
     d72:	9c 91       	ld	r25, X
     d74:	92 30       	cpi	r25, 0x02	; 2
     d76:	08 f4       	brcc	.+2      	; 0xd7a <__fpcmp_parts_f+0xe>
     d78:	47 c0       	rjmp	.+142    	; 0xe08 <__fpcmp_parts_f+0x9c>
     d7a:	80 81       	ld	r24, Z
     d7c:	82 30       	cpi	r24, 0x02	; 2
     d7e:	08 f4       	brcc	.+2      	; 0xd82 <__fpcmp_parts_f+0x16>
     d80:	43 c0       	rjmp	.+134    	; 0xe08 <__fpcmp_parts_f+0x9c>
     d82:	94 30       	cpi	r25, 0x04	; 4
     d84:	51 f4       	brne	.+20     	; 0xd9a <__fpcmp_parts_f+0x2e>
     d86:	11 96       	adiw	r26, 0x01	; 1
     d88:	1c 91       	ld	r17, X
     d8a:	84 30       	cpi	r24, 0x04	; 4
     d8c:	99 f5       	brne	.+102    	; 0xdf4 <__fpcmp_parts_f+0x88>
     d8e:	81 81       	ldd	r24, Z+1	; 0x01
     d90:	68 2f       	mov	r22, r24
     d92:	70 e0       	ldi	r23, 0x00	; 0
     d94:	61 1b       	sub	r22, r17
     d96:	71 09       	sbc	r23, r1
     d98:	3f c0       	rjmp	.+126    	; 0xe18 <__fpcmp_parts_f+0xac>
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	21 f0       	breq	.+8      	; 0xda6 <__fpcmp_parts_f+0x3a>
     d9e:	92 30       	cpi	r25, 0x02	; 2
     da0:	31 f4       	brne	.+12     	; 0xdae <__fpcmp_parts_f+0x42>
     da2:	82 30       	cpi	r24, 0x02	; 2
     da4:	b9 f1       	breq	.+110    	; 0xe14 <__fpcmp_parts_f+0xa8>
     da6:	81 81       	ldd	r24, Z+1	; 0x01
     da8:	88 23       	and	r24, r24
     daa:	89 f1       	breq	.+98     	; 0xe0e <__fpcmp_parts_f+0xa2>
     dac:	2d c0       	rjmp	.+90     	; 0xe08 <__fpcmp_parts_f+0x9c>
     dae:	11 96       	adiw	r26, 0x01	; 1
     db0:	1c 91       	ld	r17, X
     db2:	11 97       	sbiw	r26, 0x01	; 1
     db4:	82 30       	cpi	r24, 0x02	; 2
     db6:	f1 f0       	breq	.+60     	; 0xdf4 <__fpcmp_parts_f+0x88>
     db8:	81 81       	ldd	r24, Z+1	; 0x01
     dba:	18 17       	cp	r17, r24
     dbc:	d9 f4       	brne	.+54     	; 0xdf4 <__fpcmp_parts_f+0x88>
     dbe:	12 96       	adiw	r26, 0x02	; 2
     dc0:	2d 91       	ld	r18, X+
     dc2:	3c 91       	ld	r19, X
     dc4:	13 97       	sbiw	r26, 0x03	; 3
     dc6:	82 81       	ldd	r24, Z+2	; 0x02
     dc8:	93 81       	ldd	r25, Z+3	; 0x03
     dca:	82 17       	cp	r24, r18
     dcc:	93 07       	cpc	r25, r19
     dce:	94 f0       	brlt	.+36     	; 0xdf4 <__fpcmp_parts_f+0x88>
     dd0:	28 17       	cp	r18, r24
     dd2:	39 07       	cpc	r19, r25
     dd4:	bc f0       	brlt	.+46     	; 0xe04 <__fpcmp_parts_f+0x98>
     dd6:	14 96       	adiw	r26, 0x04	; 4
     dd8:	8d 91       	ld	r24, X+
     dda:	9d 91       	ld	r25, X+
     ddc:	0d 90       	ld	r0, X+
     dde:	bc 91       	ld	r27, X
     de0:	a0 2d       	mov	r26, r0
     de2:	24 81       	ldd	r18, Z+4	; 0x04
     de4:	35 81       	ldd	r19, Z+5	; 0x05
     de6:	46 81       	ldd	r20, Z+6	; 0x06
     de8:	57 81       	ldd	r21, Z+7	; 0x07
     dea:	28 17       	cp	r18, r24
     dec:	39 07       	cpc	r19, r25
     dee:	4a 07       	cpc	r20, r26
     df0:	5b 07       	cpc	r21, r27
     df2:	18 f4       	brcc	.+6      	; 0xdfa <__fpcmp_parts_f+0x8e>
     df4:	11 23       	and	r17, r17
     df6:	41 f0       	breq	.+16     	; 0xe08 <__fpcmp_parts_f+0x9c>
     df8:	0a c0       	rjmp	.+20     	; 0xe0e <__fpcmp_parts_f+0xa2>
     dfa:	82 17       	cp	r24, r18
     dfc:	93 07       	cpc	r25, r19
     dfe:	a4 07       	cpc	r26, r20
     e00:	b5 07       	cpc	r27, r21
     e02:	40 f4       	brcc	.+16     	; 0xe14 <__fpcmp_parts_f+0xa8>
     e04:	11 23       	and	r17, r17
     e06:	19 f0       	breq	.+6      	; 0xe0e <__fpcmp_parts_f+0xa2>
     e08:	61 e0       	ldi	r22, 0x01	; 1
     e0a:	70 e0       	ldi	r23, 0x00	; 0
     e0c:	05 c0       	rjmp	.+10     	; 0xe18 <__fpcmp_parts_f+0xac>
     e0e:	6f ef       	ldi	r22, 0xFF	; 255
     e10:	7f ef       	ldi	r23, 0xFF	; 255
     e12:	02 c0       	rjmp	.+4      	; 0xe18 <__fpcmp_parts_f+0xac>
     e14:	60 e0       	ldi	r22, 0x00	; 0
     e16:	70 e0       	ldi	r23, 0x00	; 0
     e18:	cb 01       	movw	r24, r22
     e1a:	1f 91       	pop	r17
     e1c:	08 95       	ret

00000e1e <configureL293B>:
#include"L293B.h"
#include"gpio.h"
#include "std_types.h"

void configureL293B()
{
     e1e:	df 93       	push	r29
     e20:	cf 93       	push	r28
     e22:	cd b7       	in	r28, 0x3d	; 61
     e24:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPortDirection(L293B_PORT_ID,PORT_OUTPUT);
     e26:	82 e0       	ldi	r24, 0x02	; 2
     e28:	6f ef       	ldi	r22, 0xFF	; 255
     e2a:	0e 94 b9 0a 	call	0x1572	; 0x1572 <GPIO_setupPortDirection>
	GPIO_setupPinDirection(L293B_PORT_ID,L293B_CHIP_ENABLE_1,PIN_OUTPUT);
     e2e:	82 e0       	ldi	r24, 0x02	; 2
     e30:	60 e0       	ldi	r22, 0x00	; 0
     e32:	41 e0       	ldi	r20, 0x01	; 1
     e34:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(L293B_PORT_ID,L293B_CHIP_ENABLE_2,PIN_OUTPUT);
     e38:	82 e0       	ldi	r24, 0x02	; 2
     e3a:	61 e0       	ldi	r22, 0x01	; 1
     e3c:	41 e0       	ldi	r20, 0x01	; 1
     e3e:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(L293B_PORT_ID,L293B_INPUT_1_PIN_ID,PIN_OUTPUT);
     e42:	82 e0       	ldi	r24, 0x02	; 2
     e44:	62 e0       	ldi	r22, 0x02	; 2
     e46:	41 e0       	ldi	r20, 0x01	; 1
     e48:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(L293B_PORT_ID,L293B_INPUT_2_PIN_ID,PIN_OUTPUT);
     e4c:	82 e0       	ldi	r24, 0x02	; 2
     e4e:	63 e0       	ldi	r22, 0x03	; 3
     e50:	41 e0       	ldi	r20, 0x01	; 1
     e52:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(L293B_PORT_ID,L293B_INPUT_3_PIN_ID,PIN_OUTPUT);
     e56:	82 e0       	ldi	r24, 0x02	; 2
     e58:	64 e0       	ldi	r22, 0x04	; 4
     e5a:	41 e0       	ldi	r20, 0x01	; 1
     e5c:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(L293B_PORT_ID,L293B_INPUT_4_PIN_ID,PIN_OUTPUT);
     e60:	82 e0       	ldi	r24, 0x02	; 2
     e62:	65 e0       	ldi	r22, 0x05	; 5
     e64:	41 e0       	ldi	r20, 0x01	; 1
     e66:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_writePin(L293B_PORT_ID,L293B_CHIP_ENABLE_1,LOGIC_HIGH);
     e6a:	82 e0       	ldi	r24, 0x02	; 2
     e6c:	60 e0       	ldi	r22, 0x00	; 0
     e6e:	41 e0       	ldi	r20, 0x01	; 1
     e70:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(L293B_PORT_ID,L293B_CHIP_ENABLE_2,LOGIC_HIGH);
     e74:	82 e0       	ldi	r24, 0x02	; 2
     e76:	61 e0       	ldi	r22, 0x01	; 1
     e78:	41 e0       	ldi	r20, 0x01	; 1
     e7a:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(L293B_PORT_ID,L293B_INPUT_1_PIN_ID,LOGIC_HIGH);
     e7e:	82 e0       	ldi	r24, 0x02	; 2
     e80:	62 e0       	ldi	r22, 0x02	; 2
     e82:	41 e0       	ldi	r20, 0x01	; 1
     e84:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(L293B_PORT_ID,L293B_INPUT_2_PIN_ID,LOGIC_HIGH);
     e88:	82 e0       	ldi	r24, 0x02	; 2
     e8a:	63 e0       	ldi	r22, 0x03	; 3
     e8c:	41 e0       	ldi	r20, 0x01	; 1
     e8e:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(L293B_PORT_ID,L293B_INPUT_3_PIN_ID,LOGIC_HIGH);
     e92:	82 e0       	ldi	r24, 0x02	; 2
     e94:	64 e0       	ldi	r22, 0x04	; 4
     e96:	41 e0       	ldi	r20, 0x01	; 1
     e98:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(L293B_PORT_ID,L293B_INPUT_4_PIN_ID,LOGIC_HIGH);
     e9c:	82 e0       	ldi	r24, 0x02	; 2
     e9e:	65 e0       	ldi	r22, 0x05	; 5
     ea0:	41 e0       	ldi	r20, 0x01	; 1
     ea2:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>

}
     ea6:	cf 91       	pop	r28
     ea8:	df 91       	pop	r29
     eaa:	08 95       	ret

00000eac <ADC_init>:
 *******************************************************************************/
#include<avr/io.h>
#include "common_macros.h"
#include "lcd.h"
#include "adc.h"
void ADC_init(const ADC_ConfigType * config_Ptr){
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	00 d0       	rcall	.+0      	; 0xeb2 <ADC_init+0x6>
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
     eb6:	9a 83       	std	Y+2, r25	; 0x02
     eb8:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX&0x3F)|((config_Ptr->reference_mode)<<6); // Working with AVCC
     eba:	a7 e2       	ldi	r26, 0x27	; 39
     ebc:	b0 e0       	ldi	r27, 0x00	; 0
     ebe:	e7 e2       	ldi	r30, 0x27	; 39
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	28 2f       	mov	r18, r24
     ec6:	2f 73       	andi	r18, 0x3F	; 63
     ec8:	e9 81       	ldd	r30, Y+1	; 0x01
     eca:	fa 81       	ldd	r31, Y+2	; 0x02
     ecc:	80 81       	ld	r24, Z
     ece:	88 2f       	mov	r24, r24
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	00 24       	eor	r0, r0
     ed4:	96 95       	lsr	r25
     ed6:	87 95       	ror	r24
     ed8:	07 94       	ror	r0
     eda:	96 95       	lsr	r25
     edc:	87 95       	ror	r24
     ede:	07 94       	ror	r0
     ee0:	98 2f       	mov	r25, r24
     ee2:	80 2d       	mov	r24, r0
     ee4:	82 2b       	or	r24, r18
     ee6:	8c 93       	st	X, r24
	ADMUX &= 0xE0; // Clearing the first five bits in ADMUX
     ee8:	a7 e2       	ldi	r26, 0x27	; 39
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	e7 e2       	ldi	r30, 0x27	; 39
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	80 7e       	andi	r24, 0xE0	; 224
     ef4:	8c 93       	st	X, r24
	ADCSRA = (ADCSRA & 0xF8)|(config_Ptr->prescaler & 0x07); //CLOCK 128
     ef6:	a6 e2       	ldi	r26, 0x26	; 38
     ef8:	b0 e0       	ldi	r27, 0x00	; 0
     efa:	e6 e2       	ldi	r30, 0x26	; 38
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	98 2f       	mov	r25, r24
     f02:	98 7f       	andi	r25, 0xF8	; 248
     f04:	e9 81       	ldd	r30, Y+1	; 0x01
     f06:	fa 81       	ldd	r31, Y+2	; 0x02
     f08:	81 81       	ldd	r24, Z+1	; 0x01
     f0a:	87 70       	andi	r24, 0x07	; 7
     f0c:	89 2b       	or	r24, r25
     f0e:	8c 93       	st	X, r24
	CLEAR_BIT(ADCSRA,ADC_INTERRUPT_ENABLE_BIT); //Disable interrupt
     f10:	a6 e2       	ldi	r26, 0x26	; 38
     f12:	b0 e0       	ldi	r27, 0x00	; 0
     f14:	e6 e2       	ldi	r30, 0x26	; 38
     f16:	f0 e0       	ldi	r31, 0x00	; 0
     f18:	80 81       	ld	r24, Z
     f1a:	87 7f       	andi	r24, 0xF7	; 247
     f1c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADC_MODULE_ENABLE_BIT); //Enable ADC
     f1e:	a6 e2       	ldi	r26, 0x26	; 38
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e6 e2       	ldi	r30, 0x26	; 38
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	80 68       	ori	r24, 0x80	; 128
     f2a:	8c 93       	st	X, r24
}
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
     f30:	cf 91       	pop	r28
     f32:	df 91       	pop	r29
     f34:	08 95       	ret

00000f36 <ADC_readChannel>:
uint16 ADC_readChannel(uint8 channel_number){
     f36:	df 93       	push	r29
     f38:	cf 93       	push	r28
     f3a:	0f 92       	push	r0
     f3c:	cd b7       	in	r28, 0x3d	; 61
     f3e:	de b7       	in	r29, 0x3e	; 62
     f40:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX&0xE0)|(channel_number&0x07); //Choose pin
     f42:	a7 e2       	ldi	r26, 0x27	; 39
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	e7 e2       	ldi	r30, 0x27	; 39
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	98 2f       	mov	r25, r24
     f4e:	90 7e       	andi	r25, 0xE0	; 224
     f50:	89 81       	ldd	r24, Y+1	; 0x01
     f52:	87 70       	andi	r24, 0x07	; 7
     f54:	89 2b       	or	r24, r25
     f56:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,START_CONVERSION_ENABLE_BIT); //Start conversion
     f58:	a6 e2       	ldi	r26, 0x26	; 38
     f5a:	b0 e0       	ldi	r27, 0x00	; 0
     f5c:	e6 e2       	ldi	r30, 0x26	; 38
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	80 81       	ld	r24, Z
     f62:	80 64       	ori	r24, 0x40	; 64
     f64:	8c 93       	st	X, r24
	while(BIT_IS_CLEAR(ADCSRA,ADC_INTERRUPT_FLAG_BIT)); // Polling check flag
     f66:	e6 e2       	ldi	r30, 0x26	; 38
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	88 2f       	mov	r24, r24
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	80 71       	andi	r24, 0x10	; 16
     f72:	90 70       	andi	r25, 0x00	; 0
     f74:	00 97       	sbiw	r24, 0x00	; 0
     f76:	b9 f3       	breq	.-18     	; 0xf66 <ADC_readChannel+0x30>
	SET_BIT(ADCSRA,ADC_INTERRUPT_FLAG_BIT); // Clear flag
     f78:	a6 e2       	ldi	r26, 0x26	; 38
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e6 e2       	ldi	r30, 0x26	; 38
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	80 61       	ori	r24, 0x10	; 16
     f84:	8c 93       	st	X, r24
	return ADC;
     f86:	e4 e2       	ldi	r30, 0x24	; 36
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	91 81       	ldd	r25, Z+1	; 0x01
}
     f8e:	0f 90       	pop	r0
     f90:	cf 91       	pop	r28
     f92:	df 91       	pop	r29
     f94:	08 95       	ret

00000f96 <flex_sensor_start>:
#include "adc.h"
#include "common_macros.h"
#include "flex_sensor.h"
#include <util/delay.h>
void flex_sensor_start(uint8 pin_no,flex_parameters  * config_Ptr,float64 constResistance)
{
     f96:	df 93       	push	r29
     f98:	cf 93       	push	r28
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	63 97       	sbiw	r28, 0x13	; 19
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	f8 94       	cli
     fa4:	de bf       	out	0x3e, r29	; 62
     fa6:	0f be       	out	0x3f, r0	; 63
     fa8:	cd bf       	out	0x3d, r28	; 61
     faa:	8d 87       	std	Y+13, r24	; 0x0d
     fac:	7f 87       	std	Y+15, r23	; 0x0f
     fae:	6e 87       	std	Y+14, r22	; 0x0e
     fb0:	28 8b       	std	Y+16, r18	; 0x10
     fb2:	39 8b       	std	Y+17, r19	; 0x11
     fb4:	4a 8b       	std	Y+18, r20	; 0x12
     fb6:	5b 8b       	std	Y+19, r21	; 0x13
	float32 flexADC = ADC_readChannel(pin_no);
     fb8:	8d 85       	ldd	r24, Y+13	; 0x0d
     fba:	0e 94 9b 07 	call	0xf36	; 0xf36 <ADC_readChannel>
     fbe:	cc 01       	movw	r24, r24
     fc0:	a0 e0       	ldi	r26, 0x00	; 0
     fc2:	b0 e0       	ldi	r27, 0x00	; 0
     fc4:	bc 01       	movw	r22, r24
     fc6:	cd 01       	movw	r24, r26
     fc8:	0e 94 a1 04 	call	0x942	; 0x942 <__floatunsisf>
     fcc:	dc 01       	movw	r26, r24
     fce:	cb 01       	movw	r24, r22
     fd0:	89 87       	std	Y+9, r24	; 0x09
     fd2:	9a 87       	std	Y+10, r25	; 0x0a
     fd4:	ab 87       	std	Y+11, r26	; 0x0b
     fd6:	bc 87       	std	Y+12, r27	; 0x0c
	float32 flexV =(flexADC/(1023/5));
     fd8:	69 85       	ldd	r22, Y+9	; 0x09
     fda:	7a 85       	ldd	r23, Y+10	; 0x0a
     fdc:	8b 85       	ldd	r24, Y+11	; 0x0b
     fde:	9c 85       	ldd	r25, Y+12	; 0x0c
     fe0:	20 e0       	ldi	r18, 0x00	; 0
     fe2:	30 e0       	ldi	r19, 0x00	; 0
     fe4:	4c e4       	ldi	r20, 0x4C	; 76
     fe6:	53 e4       	ldi	r21, 0x43	; 67
     fe8:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
     fec:	dc 01       	movw	r26, r24
     fee:	cb 01       	movw	r24, r22
     ff0:	8d 83       	std	Y+5, r24	; 0x05
     ff2:	9e 83       	std	Y+6, r25	; 0x06
     ff4:	af 83       	std	Y+7, r26	; 0x07
     ff6:	b8 87       	std	Y+8, r27	; 0x08
	float32 flexR = constResistance / (5 /flexV - 1.0);
     ff8:	60 e0       	ldi	r22, 0x00	; 0
     ffa:	70 e0       	ldi	r23, 0x00	; 0
     ffc:	80 ea       	ldi	r24, 0xA0	; 160
     ffe:	90 e4       	ldi	r25, 0x40	; 64
    1000:	2d 81       	ldd	r18, Y+5	; 0x05
    1002:	3e 81       	ldd	r19, Y+6	; 0x06
    1004:	4f 81       	ldd	r20, Y+7	; 0x07
    1006:	58 85       	ldd	r21, Y+8	; 0x08
    1008:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    100c:	dc 01       	movw	r26, r24
    100e:	cb 01       	movw	r24, r22
    1010:	bc 01       	movw	r22, r24
    1012:	cd 01       	movw	r24, r26
    1014:	20 e0       	ldi	r18, 0x00	; 0
    1016:	30 e0       	ldi	r19, 0x00	; 0
    1018:	40 e8       	ldi	r20, 0x80	; 128
    101a:	5f e3       	ldi	r21, 0x3F	; 63
    101c:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
    1020:	dc 01       	movw	r26, r24
    1022:	cb 01       	movw	r24, r22
    1024:	9c 01       	movw	r18, r24
    1026:	ad 01       	movw	r20, r26
    1028:	68 89       	ldd	r22, Y+16	; 0x10
    102a:	79 89       	ldd	r23, Y+17	; 0x11
    102c:	8a 89       	ldd	r24, Y+18	; 0x12
    102e:	9b 89       	ldd	r25, Y+19	; 0x13
    1030:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1034:	dc 01       	movw	r26, r24
    1036:	cb 01       	movw	r24, r22
    1038:	89 83       	std	Y+1, r24	; 0x01
    103a:	9a 83       	std	Y+2, r25	; 0x02
    103c:	ab 83       	std	Y+3, r26	; 0x03
    103e:	bc 83       	std	Y+4, r27	; 0x04
//	}
//	else
//	{
//		config_Ptr->movDirect=FORWARD;
//	}
	config_Ptr->movDirect=flexADC;
    1040:	69 85       	ldd	r22, Y+9	; 0x09
    1042:	7a 85       	ldd	r23, Y+10	; 0x0a
    1044:	8b 85       	ldd	r24, Y+11	; 0x0b
    1046:	9c 85       	ldd	r25, Y+12	; 0x0c
    1048:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    104c:	dc 01       	movw	r26, r24
    104e:	cb 01       	movw	r24, r22
    1050:	ee 85       	ldd	r30, Y+14	; 0x0e
    1052:	ff 85       	ldd	r31, Y+15	; 0x0f
    1054:	80 87       	std	Z+8, r24	; 0x08
	config_Ptr->out_voltage=flexV;
    1056:	ee 85       	ldd	r30, Y+14	; 0x0e
    1058:	ff 85       	ldd	r31, Y+15	; 0x0f
    105a:	8d 81       	ldd	r24, Y+5	; 0x05
    105c:	9e 81       	ldd	r25, Y+6	; 0x06
    105e:	af 81       	ldd	r26, Y+7	; 0x07
    1060:	b8 85       	ldd	r27, Y+8	; 0x08
    1062:	84 83       	std	Z+4, r24	; 0x04
    1064:	95 83       	std	Z+5, r25	; 0x05
    1066:	a6 83       	std	Z+6, r26	; 0x06
    1068:	b7 83       	std	Z+7, r27	; 0x07
	config_Ptr->res=flexR;
    106a:	ee 85       	ldd	r30, Y+14	; 0x0e
    106c:	ff 85       	ldd	r31, Y+15	; 0x0f
    106e:	89 81       	ldd	r24, Y+1	; 0x01
    1070:	9a 81       	ldd	r25, Y+2	; 0x02
    1072:	ab 81       	ldd	r26, Y+3	; 0x03
    1074:	bc 81       	ldd	r27, Y+4	; 0x04
    1076:	80 83       	st	Z, r24
    1078:	91 83       	std	Z+1, r25	; 0x01
    107a:	a2 83       	std	Z+2, r26	; 0x02
    107c:	b3 83       	std	Z+3, r27	; 0x03
}
    107e:	63 96       	adiw	r28, 0x13	; 19
    1080:	0f b6       	in	r0, 0x3f	; 63
    1082:	f8 94       	cli
    1084:	de bf       	out	0x3e, r29	; 62
    1086:	0f be       	out	0x3f, r0	; 63
    1088:	cd bf       	out	0x3d, r28	; 61
    108a:	cf 91       	pop	r28
    108c:	df 91       	pop	r29
    108e:	08 95       	ret

00001090 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1090:	df 93       	push	r29
    1092:	cf 93       	push	r28
    1094:	00 d0       	rcall	.+0      	; 0x1096 <GPIO_setupPinDirection+0x6>
    1096:	00 d0       	rcall	.+0      	; 0x1098 <GPIO_setupPinDirection+0x8>
    1098:	0f 92       	push	r0
    109a:	cd b7       	in	r28, 0x3d	; 61
    109c:	de b7       	in	r29, 0x3e	; 62
    109e:	89 83       	std	Y+1, r24	; 0x01
    10a0:	6a 83       	std	Y+2, r22	; 0x02
    10a2:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    10a4:	8a 81       	ldd	r24, Y+2	; 0x02
    10a6:	88 30       	cpi	r24, 0x08	; 8
    10a8:	08 f0       	brcs	.+2      	; 0x10ac <GPIO_setupPinDirection+0x1c>
    10aa:	d5 c0       	rjmp	.+426    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
    10ac:	89 81       	ldd	r24, Y+1	; 0x01
    10ae:	84 30       	cpi	r24, 0x04	; 4
    10b0:	08 f0       	brcs	.+2      	; 0x10b4 <GPIO_setupPinDirection+0x24>
    10b2:	d1 c0       	rjmp	.+418    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	3d 83       	std	Y+5, r19	; 0x05
    10bc:	2c 83       	std	Y+4, r18	; 0x04
    10be:	8c 81       	ldd	r24, Y+4	; 0x04
    10c0:	9d 81       	ldd	r25, Y+5	; 0x05
    10c2:	81 30       	cpi	r24, 0x01	; 1
    10c4:	91 05       	cpc	r25, r1
    10c6:	09 f4       	brne	.+2      	; 0x10ca <GPIO_setupPinDirection+0x3a>
    10c8:	43 c0       	rjmp	.+134    	; 0x1150 <GPIO_setupPinDirection+0xc0>
    10ca:	2c 81       	ldd	r18, Y+4	; 0x04
    10cc:	3d 81       	ldd	r19, Y+5	; 0x05
    10ce:	22 30       	cpi	r18, 0x02	; 2
    10d0:	31 05       	cpc	r19, r1
    10d2:	2c f4       	brge	.+10     	; 0x10de <GPIO_setupPinDirection+0x4e>
    10d4:	8c 81       	ldd	r24, Y+4	; 0x04
    10d6:	9d 81       	ldd	r25, Y+5	; 0x05
    10d8:	00 97       	sbiw	r24, 0x00	; 0
    10da:	71 f0       	breq	.+28     	; 0x10f8 <GPIO_setupPinDirection+0x68>
    10dc:	bc c0       	rjmp	.+376    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
    10de:	2c 81       	ldd	r18, Y+4	; 0x04
    10e0:	3d 81       	ldd	r19, Y+5	; 0x05
    10e2:	22 30       	cpi	r18, 0x02	; 2
    10e4:	31 05       	cpc	r19, r1
    10e6:	09 f4       	brne	.+2      	; 0x10ea <GPIO_setupPinDirection+0x5a>
    10e8:	5f c0       	rjmp	.+190    	; 0x11a8 <GPIO_setupPinDirection+0x118>
    10ea:	8c 81       	ldd	r24, Y+4	; 0x04
    10ec:	9d 81       	ldd	r25, Y+5	; 0x05
    10ee:	83 30       	cpi	r24, 0x03	; 3
    10f0:	91 05       	cpc	r25, r1
    10f2:	09 f4       	brne	.+2      	; 0x10f6 <GPIO_setupPinDirection+0x66>
    10f4:	85 c0       	rjmp	.+266    	; 0x1200 <GPIO_setupPinDirection+0x170>
    10f6:	af c0       	rjmp	.+350    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    10f8:	8b 81       	ldd	r24, Y+3	; 0x03
    10fa:	81 30       	cpi	r24, 0x01	; 1
    10fc:	a1 f4       	brne	.+40     	; 0x1126 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    10fe:	aa e3       	ldi	r26, 0x3A	; 58
    1100:	b0 e0       	ldi	r27, 0x00	; 0
    1102:	ea e3       	ldi	r30, 0x3A	; 58
    1104:	f0 e0       	ldi	r31, 0x00	; 0
    1106:	80 81       	ld	r24, Z
    1108:	48 2f       	mov	r20, r24
    110a:	8a 81       	ldd	r24, Y+2	; 0x02
    110c:	28 2f       	mov	r18, r24
    110e:	30 e0       	ldi	r19, 0x00	; 0
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	02 2e       	mov	r0, r18
    1116:	02 c0       	rjmp	.+4      	; 0x111c <GPIO_setupPinDirection+0x8c>
    1118:	88 0f       	add	r24, r24
    111a:	99 1f       	adc	r25, r25
    111c:	0a 94       	dec	r0
    111e:	e2 f7       	brpl	.-8      	; 0x1118 <GPIO_setupPinDirection+0x88>
    1120:	84 2b       	or	r24, r20
    1122:	8c 93       	st	X, r24
    1124:	98 c0       	rjmp	.+304    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1126:	aa e3       	ldi	r26, 0x3A	; 58
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	ea e3       	ldi	r30, 0x3A	; 58
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	48 2f       	mov	r20, r24
    1132:	8a 81       	ldd	r24, Y+2	; 0x02
    1134:	28 2f       	mov	r18, r24
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	81 e0       	ldi	r24, 0x01	; 1
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	02 2e       	mov	r0, r18
    113e:	02 c0       	rjmp	.+4      	; 0x1144 <GPIO_setupPinDirection+0xb4>
    1140:	88 0f       	add	r24, r24
    1142:	99 1f       	adc	r25, r25
    1144:	0a 94       	dec	r0
    1146:	e2 f7       	brpl	.-8      	; 0x1140 <GPIO_setupPinDirection+0xb0>
    1148:	80 95       	com	r24
    114a:	84 23       	and	r24, r20
    114c:	8c 93       	st	X, r24
    114e:	83 c0       	rjmp	.+262    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1150:	8b 81       	ldd	r24, Y+3	; 0x03
    1152:	81 30       	cpi	r24, 0x01	; 1
    1154:	a1 f4       	brne	.+40     	; 0x117e <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1156:	a7 e3       	ldi	r26, 0x37	; 55
    1158:	b0 e0       	ldi	r27, 0x00	; 0
    115a:	e7 e3       	ldi	r30, 0x37	; 55
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	80 81       	ld	r24, Z
    1160:	48 2f       	mov	r20, r24
    1162:	8a 81       	ldd	r24, Y+2	; 0x02
    1164:	28 2f       	mov	r18, r24
    1166:	30 e0       	ldi	r19, 0x00	; 0
    1168:	81 e0       	ldi	r24, 0x01	; 1
    116a:	90 e0       	ldi	r25, 0x00	; 0
    116c:	02 2e       	mov	r0, r18
    116e:	02 c0       	rjmp	.+4      	; 0x1174 <GPIO_setupPinDirection+0xe4>
    1170:	88 0f       	add	r24, r24
    1172:	99 1f       	adc	r25, r25
    1174:	0a 94       	dec	r0
    1176:	e2 f7       	brpl	.-8      	; 0x1170 <GPIO_setupPinDirection+0xe0>
    1178:	84 2b       	or	r24, r20
    117a:	8c 93       	st	X, r24
    117c:	6c c0       	rjmp	.+216    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    117e:	a7 e3       	ldi	r26, 0x37	; 55
    1180:	b0 e0       	ldi	r27, 0x00	; 0
    1182:	e7 e3       	ldi	r30, 0x37	; 55
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	80 81       	ld	r24, Z
    1188:	48 2f       	mov	r20, r24
    118a:	8a 81       	ldd	r24, Y+2	; 0x02
    118c:	28 2f       	mov	r18, r24
    118e:	30 e0       	ldi	r19, 0x00	; 0
    1190:	81 e0       	ldi	r24, 0x01	; 1
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	02 2e       	mov	r0, r18
    1196:	02 c0       	rjmp	.+4      	; 0x119c <GPIO_setupPinDirection+0x10c>
    1198:	88 0f       	add	r24, r24
    119a:	99 1f       	adc	r25, r25
    119c:	0a 94       	dec	r0
    119e:	e2 f7       	brpl	.-8      	; 0x1198 <GPIO_setupPinDirection+0x108>
    11a0:	80 95       	com	r24
    11a2:	84 23       	and	r24, r20
    11a4:	8c 93       	st	X, r24
    11a6:	57 c0       	rjmp	.+174    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    11a8:	8b 81       	ldd	r24, Y+3	; 0x03
    11aa:	81 30       	cpi	r24, 0x01	; 1
    11ac:	a1 f4       	brne	.+40     	; 0x11d6 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    11ae:	a4 e3       	ldi	r26, 0x34	; 52
    11b0:	b0 e0       	ldi	r27, 0x00	; 0
    11b2:	e4 e3       	ldi	r30, 0x34	; 52
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	48 2f       	mov	r20, r24
    11ba:	8a 81       	ldd	r24, Y+2	; 0x02
    11bc:	28 2f       	mov	r18, r24
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	81 e0       	ldi	r24, 0x01	; 1
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	02 2e       	mov	r0, r18
    11c6:	02 c0       	rjmp	.+4      	; 0x11cc <GPIO_setupPinDirection+0x13c>
    11c8:	88 0f       	add	r24, r24
    11ca:	99 1f       	adc	r25, r25
    11cc:	0a 94       	dec	r0
    11ce:	e2 f7       	brpl	.-8      	; 0x11c8 <GPIO_setupPinDirection+0x138>
    11d0:	84 2b       	or	r24, r20
    11d2:	8c 93       	st	X, r24
    11d4:	40 c0       	rjmp	.+128    	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    11d6:	a4 e3       	ldi	r26, 0x34	; 52
    11d8:	b0 e0       	ldi	r27, 0x00	; 0
    11da:	e4 e3       	ldi	r30, 0x34	; 52
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	80 81       	ld	r24, Z
    11e0:	48 2f       	mov	r20, r24
    11e2:	8a 81       	ldd	r24, Y+2	; 0x02
    11e4:	28 2f       	mov	r18, r24
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	02 2e       	mov	r0, r18
    11ee:	02 c0       	rjmp	.+4      	; 0x11f4 <GPIO_setupPinDirection+0x164>
    11f0:	88 0f       	add	r24, r24
    11f2:	99 1f       	adc	r25, r25
    11f4:	0a 94       	dec	r0
    11f6:	e2 f7       	brpl	.-8      	; 0x11f0 <GPIO_setupPinDirection+0x160>
    11f8:	80 95       	com	r24
    11fa:	84 23       	and	r24, r20
    11fc:	8c 93       	st	X, r24
    11fe:	2b c0       	rjmp	.+86     	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1200:	8b 81       	ldd	r24, Y+3	; 0x03
    1202:	81 30       	cpi	r24, 0x01	; 1
    1204:	a1 f4       	brne	.+40     	; 0x122e <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1206:	a1 e3       	ldi	r26, 0x31	; 49
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	e1 e3       	ldi	r30, 0x31	; 49
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	80 81       	ld	r24, Z
    1210:	48 2f       	mov	r20, r24
    1212:	8a 81       	ldd	r24, Y+2	; 0x02
    1214:	28 2f       	mov	r18, r24
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	02 2e       	mov	r0, r18
    121e:	02 c0       	rjmp	.+4      	; 0x1224 <GPIO_setupPinDirection+0x194>
    1220:	88 0f       	add	r24, r24
    1222:	99 1f       	adc	r25, r25
    1224:	0a 94       	dec	r0
    1226:	e2 f7       	brpl	.-8      	; 0x1220 <GPIO_setupPinDirection+0x190>
    1228:	84 2b       	or	r24, r20
    122a:	8c 93       	st	X, r24
    122c:	14 c0       	rjmp	.+40     	; 0x1256 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    122e:	a1 e3       	ldi	r26, 0x31	; 49
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	e1 e3       	ldi	r30, 0x31	; 49
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	48 2f       	mov	r20, r24
    123a:	8a 81       	ldd	r24, Y+2	; 0x02
    123c:	28 2f       	mov	r18, r24
    123e:	30 e0       	ldi	r19, 0x00	; 0
    1240:	81 e0       	ldi	r24, 0x01	; 1
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	02 2e       	mov	r0, r18
    1246:	02 c0       	rjmp	.+4      	; 0x124c <GPIO_setupPinDirection+0x1bc>
    1248:	88 0f       	add	r24, r24
    124a:	99 1f       	adc	r25, r25
    124c:	0a 94       	dec	r0
    124e:	e2 f7       	brpl	.-8      	; 0x1248 <GPIO_setupPinDirection+0x1b8>
    1250:	80 95       	com	r24
    1252:	84 23       	and	r24, r20
    1254:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1256:	0f 90       	pop	r0
    1258:	0f 90       	pop	r0
    125a:	0f 90       	pop	r0
    125c:	0f 90       	pop	r0
    125e:	0f 90       	pop	r0
    1260:	cf 91       	pop	r28
    1262:	df 91       	pop	r29
    1264:	08 95       	ret

00001266 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1266:	df 93       	push	r29
    1268:	cf 93       	push	r28
    126a:	00 d0       	rcall	.+0      	; 0x126c <GPIO_writePin+0x6>
    126c:	00 d0       	rcall	.+0      	; 0x126e <GPIO_writePin+0x8>
    126e:	0f 92       	push	r0
    1270:	cd b7       	in	r28, 0x3d	; 61
    1272:	de b7       	in	r29, 0x3e	; 62
    1274:	89 83       	std	Y+1, r24	; 0x01
    1276:	6a 83       	std	Y+2, r22	; 0x02
    1278:	4b 83       	std	Y+3, r20	; 0x03
	if((port_num>=NUM_OF_PORTS) ||(pin_num>=NUM_OF_PINS_PER_PORT)){
    127a:	89 81       	ldd	r24, Y+1	; 0x01
    127c:	84 30       	cpi	r24, 0x04	; 4
    127e:	08 f0       	brcs	.+2      	; 0x1282 <GPIO_writePin+0x1c>
    1280:	d5 c0       	rjmp	.+426    	; 0x142c <GPIO_writePin+0x1c6>
    1282:	8a 81       	ldd	r24, Y+2	; 0x02
    1284:	88 30       	cpi	r24, 0x08	; 8
    1286:	08 f0       	brcs	.+2      	; 0x128a <GPIO_writePin+0x24>
    1288:	d1 c0       	rjmp	.+418    	; 0x142c <GPIO_writePin+0x1c6>

	}
	else{
		switch(port_num){
    128a:	89 81       	ldd	r24, Y+1	; 0x01
    128c:	28 2f       	mov	r18, r24
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	3d 83       	std	Y+5, r19	; 0x05
    1292:	2c 83       	std	Y+4, r18	; 0x04
    1294:	8c 81       	ldd	r24, Y+4	; 0x04
    1296:	9d 81       	ldd	r25, Y+5	; 0x05
    1298:	81 30       	cpi	r24, 0x01	; 1
    129a:	91 05       	cpc	r25, r1
    129c:	09 f4       	brne	.+2      	; 0x12a0 <GPIO_writePin+0x3a>
    129e:	43 c0       	rjmp	.+134    	; 0x1326 <GPIO_writePin+0xc0>
    12a0:	2c 81       	ldd	r18, Y+4	; 0x04
    12a2:	3d 81       	ldd	r19, Y+5	; 0x05
    12a4:	22 30       	cpi	r18, 0x02	; 2
    12a6:	31 05       	cpc	r19, r1
    12a8:	2c f4       	brge	.+10     	; 0x12b4 <GPIO_writePin+0x4e>
    12aa:	8c 81       	ldd	r24, Y+4	; 0x04
    12ac:	9d 81       	ldd	r25, Y+5	; 0x05
    12ae:	00 97       	sbiw	r24, 0x00	; 0
    12b0:	71 f0       	breq	.+28     	; 0x12ce <GPIO_writePin+0x68>
    12b2:	bc c0       	rjmp	.+376    	; 0x142c <GPIO_writePin+0x1c6>
    12b4:	2c 81       	ldd	r18, Y+4	; 0x04
    12b6:	3d 81       	ldd	r19, Y+5	; 0x05
    12b8:	22 30       	cpi	r18, 0x02	; 2
    12ba:	31 05       	cpc	r19, r1
    12bc:	09 f4       	brne	.+2      	; 0x12c0 <GPIO_writePin+0x5a>
    12be:	5f c0       	rjmp	.+190    	; 0x137e <GPIO_writePin+0x118>
    12c0:	8c 81       	ldd	r24, Y+4	; 0x04
    12c2:	9d 81       	ldd	r25, Y+5	; 0x05
    12c4:	83 30       	cpi	r24, 0x03	; 3
    12c6:	91 05       	cpc	r25, r1
    12c8:	09 f4       	brne	.+2      	; 0x12cc <GPIO_writePin+0x66>
    12ca:	85 c0       	rjmp	.+266    	; 0x13d6 <GPIO_writePin+0x170>
    12cc:	af c0       	rjmp	.+350    	; 0x142c <GPIO_writePin+0x1c6>
		case 0:

			if(value==LOGIC_HIGH){
    12ce:	8b 81       	ldd	r24, Y+3	; 0x03
    12d0:	81 30       	cpi	r24, 0x01	; 1
    12d2:	a1 f4       	brne	.+40     	; 0x12fc <GPIO_writePin+0x96>
				SET_BIT(PORTA,pin_num);
    12d4:	ab e3       	ldi	r26, 0x3B	; 59
    12d6:	b0 e0       	ldi	r27, 0x00	; 0
    12d8:	eb e3       	ldi	r30, 0x3B	; 59
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	48 2f       	mov	r20, r24
    12e0:	8a 81       	ldd	r24, Y+2	; 0x02
    12e2:	28 2f       	mov	r18, r24
    12e4:	30 e0       	ldi	r19, 0x00	; 0
    12e6:	81 e0       	ldi	r24, 0x01	; 1
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	02 2e       	mov	r0, r18
    12ec:	02 c0       	rjmp	.+4      	; 0x12f2 <GPIO_writePin+0x8c>
    12ee:	88 0f       	add	r24, r24
    12f0:	99 1f       	adc	r25, r25
    12f2:	0a 94       	dec	r0
    12f4:	e2 f7       	brpl	.-8      	; 0x12ee <GPIO_writePin+0x88>
    12f6:	84 2b       	or	r24, r20
    12f8:	8c 93       	st	X, r24
    12fa:	98 c0       	rjmp	.+304    	; 0x142c <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTA,pin_num);
    12fc:	ab e3       	ldi	r26, 0x3B	; 59
    12fe:	b0 e0       	ldi	r27, 0x00	; 0
    1300:	eb e3       	ldi	r30, 0x3B	; 59
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	48 2f       	mov	r20, r24
    1308:	8a 81       	ldd	r24, Y+2	; 0x02
    130a:	28 2f       	mov	r18, r24
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	81 e0       	ldi	r24, 0x01	; 1
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	02 2e       	mov	r0, r18
    1314:	02 c0       	rjmp	.+4      	; 0x131a <GPIO_writePin+0xb4>
    1316:	88 0f       	add	r24, r24
    1318:	99 1f       	adc	r25, r25
    131a:	0a 94       	dec	r0
    131c:	e2 f7       	brpl	.-8      	; 0x1316 <GPIO_writePin+0xb0>
    131e:	80 95       	com	r24
    1320:	84 23       	and	r24, r20
    1322:	8c 93       	st	X, r24
    1324:	83 c0       	rjmp	.+262    	; 0x142c <GPIO_writePin+0x1c6>
			}
			break;

		case 1:
			if(value==LOGIC_HIGH){
    1326:	8b 81       	ldd	r24, Y+3	; 0x03
    1328:	81 30       	cpi	r24, 0x01	; 1
    132a:	a1 f4       	brne	.+40     	; 0x1354 <GPIO_writePin+0xee>
				SET_BIT(PORTB,pin_num);
    132c:	a8 e3       	ldi	r26, 0x38	; 56
    132e:	b0 e0       	ldi	r27, 0x00	; 0
    1330:	e8 e3       	ldi	r30, 0x38	; 56
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	48 2f       	mov	r20, r24
    1338:	8a 81       	ldd	r24, Y+2	; 0x02
    133a:	28 2f       	mov	r18, r24
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	02 2e       	mov	r0, r18
    1344:	02 c0       	rjmp	.+4      	; 0x134a <GPIO_writePin+0xe4>
    1346:	88 0f       	add	r24, r24
    1348:	99 1f       	adc	r25, r25
    134a:	0a 94       	dec	r0
    134c:	e2 f7       	brpl	.-8      	; 0x1346 <GPIO_writePin+0xe0>
    134e:	84 2b       	or	r24, r20
    1350:	8c 93       	st	X, r24
    1352:	6c c0       	rjmp	.+216    	; 0x142c <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTB,pin_num);
    1354:	a8 e3       	ldi	r26, 0x38	; 56
    1356:	b0 e0       	ldi	r27, 0x00	; 0
    1358:	e8 e3       	ldi	r30, 0x38	; 56
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	80 81       	ld	r24, Z
    135e:	48 2f       	mov	r20, r24
    1360:	8a 81       	ldd	r24, Y+2	; 0x02
    1362:	28 2f       	mov	r18, r24
    1364:	30 e0       	ldi	r19, 0x00	; 0
    1366:	81 e0       	ldi	r24, 0x01	; 1
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	02 2e       	mov	r0, r18
    136c:	02 c0       	rjmp	.+4      	; 0x1372 <GPIO_writePin+0x10c>
    136e:	88 0f       	add	r24, r24
    1370:	99 1f       	adc	r25, r25
    1372:	0a 94       	dec	r0
    1374:	e2 f7       	brpl	.-8      	; 0x136e <GPIO_writePin+0x108>
    1376:	80 95       	com	r24
    1378:	84 23       	and	r24, r20
    137a:	8c 93       	st	X, r24
    137c:	57 c0       	rjmp	.+174    	; 0x142c <GPIO_writePin+0x1c6>
			}
			break;

		case 2:
			if(value==LOGIC_HIGH){
    137e:	8b 81       	ldd	r24, Y+3	; 0x03
    1380:	81 30       	cpi	r24, 0x01	; 1
    1382:	a1 f4       	brne	.+40     	; 0x13ac <GPIO_writePin+0x146>
				SET_BIT(PORTC,pin_num);
    1384:	a5 e3       	ldi	r26, 0x35	; 53
    1386:	b0 e0       	ldi	r27, 0x00	; 0
    1388:	e5 e3       	ldi	r30, 0x35	; 53
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	80 81       	ld	r24, Z
    138e:	48 2f       	mov	r20, r24
    1390:	8a 81       	ldd	r24, Y+2	; 0x02
    1392:	28 2f       	mov	r18, r24
    1394:	30 e0       	ldi	r19, 0x00	; 0
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	02 2e       	mov	r0, r18
    139c:	02 c0       	rjmp	.+4      	; 0x13a2 <GPIO_writePin+0x13c>
    139e:	88 0f       	add	r24, r24
    13a0:	99 1f       	adc	r25, r25
    13a2:	0a 94       	dec	r0
    13a4:	e2 f7       	brpl	.-8      	; 0x139e <GPIO_writePin+0x138>
    13a6:	84 2b       	or	r24, r20
    13a8:	8c 93       	st	X, r24
    13aa:	40 c0       	rjmp	.+128    	; 0x142c <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTC,pin_num);
    13ac:	a5 e3       	ldi	r26, 0x35	; 53
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	e5 e3       	ldi	r30, 0x35	; 53
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	48 2f       	mov	r20, r24
    13b8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ba:	28 2f       	mov	r18, r24
    13bc:	30 e0       	ldi	r19, 0x00	; 0
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	02 2e       	mov	r0, r18
    13c4:	02 c0       	rjmp	.+4      	; 0x13ca <GPIO_writePin+0x164>
    13c6:	88 0f       	add	r24, r24
    13c8:	99 1f       	adc	r25, r25
    13ca:	0a 94       	dec	r0
    13cc:	e2 f7       	brpl	.-8      	; 0x13c6 <GPIO_writePin+0x160>
    13ce:	80 95       	com	r24
    13d0:	84 23       	and	r24, r20
    13d2:	8c 93       	st	X, r24
    13d4:	2b c0       	rjmp	.+86     	; 0x142c <GPIO_writePin+0x1c6>
			}
			break;

		case 3:
			if(value==LOGIC_HIGH){
    13d6:	8b 81       	ldd	r24, Y+3	; 0x03
    13d8:	81 30       	cpi	r24, 0x01	; 1
    13da:	a1 f4       	brne	.+40     	; 0x1404 <GPIO_writePin+0x19e>
				SET_BIT(PORTD,pin_num);
    13dc:	a2 e3       	ldi	r26, 0x32	; 50
    13de:	b0 e0       	ldi	r27, 0x00	; 0
    13e0:	e2 e3       	ldi	r30, 0x32	; 50
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	80 81       	ld	r24, Z
    13e6:	48 2f       	mov	r20, r24
    13e8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ea:	28 2f       	mov	r18, r24
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	81 e0       	ldi	r24, 0x01	; 1
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	02 2e       	mov	r0, r18
    13f4:	02 c0       	rjmp	.+4      	; 0x13fa <GPIO_writePin+0x194>
    13f6:	88 0f       	add	r24, r24
    13f8:	99 1f       	adc	r25, r25
    13fa:	0a 94       	dec	r0
    13fc:	e2 f7       	brpl	.-8      	; 0x13f6 <GPIO_writePin+0x190>
    13fe:	84 2b       	or	r24, r20
    1400:	8c 93       	st	X, r24
    1402:	14 c0       	rjmp	.+40     	; 0x142c <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTD,pin_num);
    1404:	a2 e3       	ldi	r26, 0x32	; 50
    1406:	b0 e0       	ldi	r27, 0x00	; 0
    1408:	e2 e3       	ldi	r30, 0x32	; 50
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	80 81       	ld	r24, Z
    140e:	48 2f       	mov	r20, r24
    1410:	8a 81       	ldd	r24, Y+2	; 0x02
    1412:	28 2f       	mov	r18, r24
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	81 e0       	ldi	r24, 0x01	; 1
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	02 2e       	mov	r0, r18
    141c:	02 c0       	rjmp	.+4      	; 0x1422 <GPIO_writePin+0x1bc>
    141e:	88 0f       	add	r24, r24
    1420:	99 1f       	adc	r25, r25
    1422:	0a 94       	dec	r0
    1424:	e2 f7       	brpl	.-8      	; 0x141e <GPIO_writePin+0x1b8>
    1426:	80 95       	com	r24
    1428:	84 23       	and	r24, r20
    142a:	8c 93       	st	X, r24
			}
			break;
		}
	}

}
    142c:	0f 90       	pop	r0
    142e:	0f 90       	pop	r0
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	0f 90       	pop	r0
    1436:	cf 91       	pop	r28
    1438:	df 91       	pop	r29
    143a:	08 95       	ret

0000143c <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    143c:	df 93       	push	r29
    143e:	cf 93       	push	r28
    1440:	00 d0       	rcall	.+0      	; 0x1442 <GPIO_readPin+0x6>
    1442:	00 d0       	rcall	.+0      	; 0x1444 <GPIO_readPin+0x8>
    1444:	0f 92       	push	r0
    1446:	cd b7       	in	r28, 0x3d	; 61
    1448:	de b7       	in	r29, 0x3e	; 62
    144a:	8a 83       	std	Y+2, r24	; 0x02
    144c:	6b 83       	std	Y+3, r22	; 0x03
	uint8 temp=0;
    144e:	19 82       	std	Y+1, r1	; 0x01
	if((port_num>=NUM_OF_PORTS) ||(pin_num>=NUM_OF_PINS_PER_PORT)){
    1450:	8a 81       	ldd	r24, Y+2	; 0x02
    1452:	84 30       	cpi	r24, 0x04	; 4
    1454:	08 f0       	brcs	.+2      	; 0x1458 <GPIO_readPin+0x1c>
    1456:	84 c0       	rjmp	.+264    	; 0x1560 <GPIO_readPin+0x124>
    1458:	8b 81       	ldd	r24, Y+3	; 0x03
    145a:	88 30       	cpi	r24, 0x08	; 8
    145c:	08 f0       	brcs	.+2      	; 0x1460 <GPIO_readPin+0x24>
    145e:	80 c0       	rjmp	.+256    	; 0x1560 <GPIO_readPin+0x124>

	}
	else{
		switch(port_num){
    1460:	8a 81       	ldd	r24, Y+2	; 0x02
    1462:	28 2f       	mov	r18, r24
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	3d 83       	std	Y+5, r19	; 0x05
    1468:	2c 83       	std	Y+4, r18	; 0x04
    146a:	4c 81       	ldd	r20, Y+4	; 0x04
    146c:	5d 81       	ldd	r21, Y+5	; 0x05
    146e:	41 30       	cpi	r20, 0x01	; 1
    1470:	51 05       	cpc	r21, r1
    1472:	79 f1       	breq	.+94     	; 0x14d2 <GPIO_readPin+0x96>
    1474:	8c 81       	ldd	r24, Y+4	; 0x04
    1476:	9d 81       	ldd	r25, Y+5	; 0x05
    1478:	82 30       	cpi	r24, 0x02	; 2
    147a:	91 05       	cpc	r25, r1
    147c:	34 f4       	brge	.+12     	; 0x148a <GPIO_readPin+0x4e>
    147e:	2c 81       	ldd	r18, Y+4	; 0x04
    1480:	3d 81       	ldd	r19, Y+5	; 0x05
    1482:	21 15       	cp	r18, r1
    1484:	31 05       	cpc	r19, r1
    1486:	69 f0       	breq	.+26     	; 0x14a2 <GPIO_readPin+0x66>
    1488:	6b c0       	rjmp	.+214    	; 0x1560 <GPIO_readPin+0x124>
    148a:	4c 81       	ldd	r20, Y+4	; 0x04
    148c:	5d 81       	ldd	r21, Y+5	; 0x05
    148e:	42 30       	cpi	r20, 0x02	; 2
    1490:	51 05       	cpc	r21, r1
    1492:	b9 f1       	breq	.+110    	; 0x1502 <GPIO_readPin+0xc6>
    1494:	8c 81       	ldd	r24, Y+4	; 0x04
    1496:	9d 81       	ldd	r25, Y+5	; 0x05
    1498:	83 30       	cpi	r24, 0x03	; 3
    149a:	91 05       	cpc	r25, r1
    149c:	09 f4       	brne	.+2      	; 0x14a0 <GPIO_readPin+0x64>
    149e:	49 c0       	rjmp	.+146    	; 0x1532 <GPIO_readPin+0xf6>
    14a0:	5f c0       	rjmp	.+190    	; 0x1560 <GPIO_readPin+0x124>
		case 0:
			if(BIT_IS_SET(PINA,pin_num)){
    14a2:	e9 e3       	ldi	r30, 0x39	; 57
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	28 2f       	mov	r18, r24
    14aa:	30 e0       	ldi	r19, 0x00	; 0
    14ac:	8b 81       	ldd	r24, Y+3	; 0x03
    14ae:	88 2f       	mov	r24, r24
    14b0:	90 e0       	ldi	r25, 0x00	; 0
    14b2:	a9 01       	movw	r20, r18
    14b4:	02 c0       	rjmp	.+4      	; 0x14ba <GPIO_readPin+0x7e>
    14b6:	55 95       	asr	r21
    14b8:	47 95       	ror	r20
    14ba:	8a 95       	dec	r24
    14bc:	e2 f7       	brpl	.-8      	; 0x14b6 <GPIO_readPin+0x7a>
    14be:	ca 01       	movw	r24, r20
    14c0:	81 70       	andi	r24, 0x01	; 1
    14c2:	90 70       	andi	r25, 0x00	; 0
    14c4:	88 23       	and	r24, r24
    14c6:	19 f0       	breq	.+6      	; 0x14ce <GPIO_readPin+0x92>
				temp = LOGIC_HIGH;
    14c8:	81 e0       	ldi	r24, 0x01	; 1
    14ca:	89 83       	std	Y+1, r24	; 0x01
    14cc:	49 c0       	rjmp	.+146    	; 0x1560 <GPIO_readPin+0x124>
			}
			else{
				temp = LOGIC_LOW;
    14ce:	19 82       	std	Y+1, r1	; 0x01
    14d0:	47 c0       	rjmp	.+142    	; 0x1560 <GPIO_readPin+0x124>
			}
			break;

		case 1:
			if(BIT_IS_SET(PINB,pin_num)){
    14d2:	e6 e3       	ldi	r30, 0x36	; 54
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	28 2f       	mov	r18, r24
    14da:	30 e0       	ldi	r19, 0x00	; 0
    14dc:	8b 81       	ldd	r24, Y+3	; 0x03
    14de:	88 2f       	mov	r24, r24
    14e0:	90 e0       	ldi	r25, 0x00	; 0
    14e2:	a9 01       	movw	r20, r18
    14e4:	02 c0       	rjmp	.+4      	; 0x14ea <GPIO_readPin+0xae>
    14e6:	55 95       	asr	r21
    14e8:	47 95       	ror	r20
    14ea:	8a 95       	dec	r24
    14ec:	e2 f7       	brpl	.-8      	; 0x14e6 <GPIO_readPin+0xaa>
    14ee:	ca 01       	movw	r24, r20
    14f0:	81 70       	andi	r24, 0x01	; 1
    14f2:	90 70       	andi	r25, 0x00	; 0
    14f4:	88 23       	and	r24, r24
    14f6:	19 f0       	breq	.+6      	; 0x14fe <GPIO_readPin+0xc2>
				temp = LOGIC_HIGH;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	89 83       	std	Y+1, r24	; 0x01
    14fc:	31 c0       	rjmp	.+98     	; 0x1560 <GPIO_readPin+0x124>
			}
			else{
				temp = LOGIC_LOW;
    14fe:	19 82       	std	Y+1, r1	; 0x01
    1500:	2f c0       	rjmp	.+94     	; 0x1560 <GPIO_readPin+0x124>
			}

			break;

		case 2:
			if(BIT_IS_SET(PINC,pin_num)){
    1502:	e3 e3       	ldi	r30, 0x33	; 51
    1504:	f0 e0       	ldi	r31, 0x00	; 0
    1506:	80 81       	ld	r24, Z
    1508:	28 2f       	mov	r18, r24
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	8b 81       	ldd	r24, Y+3	; 0x03
    150e:	88 2f       	mov	r24, r24
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	a9 01       	movw	r20, r18
    1514:	02 c0       	rjmp	.+4      	; 0x151a <GPIO_readPin+0xde>
    1516:	55 95       	asr	r21
    1518:	47 95       	ror	r20
    151a:	8a 95       	dec	r24
    151c:	e2 f7       	brpl	.-8      	; 0x1516 <GPIO_readPin+0xda>
    151e:	ca 01       	movw	r24, r20
    1520:	81 70       	andi	r24, 0x01	; 1
    1522:	90 70       	andi	r25, 0x00	; 0
    1524:	88 23       	and	r24, r24
    1526:	19 f0       	breq	.+6      	; 0x152e <GPIO_readPin+0xf2>
				temp = LOGIC_HIGH;
    1528:	81 e0       	ldi	r24, 0x01	; 1
    152a:	89 83       	std	Y+1, r24	; 0x01
    152c:	19 c0       	rjmp	.+50     	; 0x1560 <GPIO_readPin+0x124>
			}
			else{
				temp = LOGIC_LOW;
    152e:	19 82       	std	Y+1, r1	; 0x01
    1530:	17 c0       	rjmp	.+46     	; 0x1560 <GPIO_readPin+0x124>
			}
			break;

		case 3:
			if(BIT_IS_SET(PIND,pin_num)){
    1532:	e0 e3       	ldi	r30, 0x30	; 48
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	80 81       	ld	r24, Z
    1538:	28 2f       	mov	r18, r24
    153a:	30 e0       	ldi	r19, 0x00	; 0
    153c:	8b 81       	ldd	r24, Y+3	; 0x03
    153e:	88 2f       	mov	r24, r24
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	a9 01       	movw	r20, r18
    1544:	02 c0       	rjmp	.+4      	; 0x154a <GPIO_readPin+0x10e>
    1546:	55 95       	asr	r21
    1548:	47 95       	ror	r20
    154a:	8a 95       	dec	r24
    154c:	e2 f7       	brpl	.-8      	; 0x1546 <GPIO_readPin+0x10a>
    154e:	ca 01       	movw	r24, r20
    1550:	81 70       	andi	r24, 0x01	; 1
    1552:	90 70       	andi	r25, 0x00	; 0
    1554:	88 23       	and	r24, r24
    1556:	19 f0       	breq	.+6      	; 0x155e <GPIO_readPin+0x122>
				temp = LOGIC_HIGH;
    1558:	81 e0       	ldi	r24, 0x01	; 1
    155a:	89 83       	std	Y+1, r24	; 0x01
    155c:	01 c0       	rjmp	.+2      	; 0x1560 <GPIO_readPin+0x124>
			}
			else{
				temp = LOGIC_LOW;
    155e:	19 82       	std	Y+1, r1	; 0x01
			}

			break;
		}
	}
	return temp;
    1560:	89 81       	ldd	r24, Y+1	; 0x01

}
    1562:	0f 90       	pop	r0
    1564:	0f 90       	pop	r0
    1566:	0f 90       	pop	r0
    1568:	0f 90       	pop	r0
    156a:	0f 90       	pop	r0
    156c:	cf 91       	pop	r28
    156e:	df 91       	pop	r29
    1570:	08 95       	ret

00001572 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1572:	df 93       	push	r29
    1574:	cf 93       	push	r28
    1576:	00 d0       	rcall	.+0      	; 0x1578 <GPIO_setupPortDirection+0x6>
    1578:	00 d0       	rcall	.+0      	; 0x157a <GPIO_setupPortDirection+0x8>
    157a:	cd b7       	in	r28, 0x3d	; 61
    157c:	de b7       	in	r29, 0x3e	; 62
    157e:	89 83       	std	Y+1, r24	; 0x01
    1580:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1582:	89 81       	ldd	r24, Y+1	; 0x01
    1584:	84 30       	cpi	r24, 0x04	; 4
    1586:	90 f5       	brcc	.+100    	; 0x15ec <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1588:	89 81       	ldd	r24, Y+1	; 0x01
    158a:	28 2f       	mov	r18, r24
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	3c 83       	std	Y+4, r19	; 0x04
    1590:	2b 83       	std	Y+3, r18	; 0x03
    1592:	8b 81       	ldd	r24, Y+3	; 0x03
    1594:	9c 81       	ldd	r25, Y+4	; 0x04
    1596:	81 30       	cpi	r24, 0x01	; 1
    1598:	91 05       	cpc	r25, r1
    159a:	d1 f0       	breq	.+52     	; 0x15d0 <GPIO_setupPortDirection+0x5e>
    159c:	2b 81       	ldd	r18, Y+3	; 0x03
    159e:	3c 81       	ldd	r19, Y+4	; 0x04
    15a0:	22 30       	cpi	r18, 0x02	; 2
    15a2:	31 05       	cpc	r19, r1
    15a4:	2c f4       	brge	.+10     	; 0x15b0 <GPIO_setupPortDirection+0x3e>
    15a6:	8b 81       	ldd	r24, Y+3	; 0x03
    15a8:	9c 81       	ldd	r25, Y+4	; 0x04
    15aa:	00 97       	sbiw	r24, 0x00	; 0
    15ac:	61 f0       	breq	.+24     	; 0x15c6 <GPIO_setupPortDirection+0x54>
    15ae:	1e c0       	rjmp	.+60     	; 0x15ec <GPIO_setupPortDirection+0x7a>
    15b0:	2b 81       	ldd	r18, Y+3	; 0x03
    15b2:	3c 81       	ldd	r19, Y+4	; 0x04
    15b4:	22 30       	cpi	r18, 0x02	; 2
    15b6:	31 05       	cpc	r19, r1
    15b8:	81 f0       	breq	.+32     	; 0x15da <GPIO_setupPortDirection+0x68>
    15ba:	8b 81       	ldd	r24, Y+3	; 0x03
    15bc:	9c 81       	ldd	r25, Y+4	; 0x04
    15be:	83 30       	cpi	r24, 0x03	; 3
    15c0:	91 05       	cpc	r25, r1
    15c2:	81 f0       	breq	.+32     	; 0x15e4 <GPIO_setupPortDirection+0x72>
    15c4:	13 c0       	rjmp	.+38     	; 0x15ec <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    15c6:	ea e3       	ldi	r30, 0x3A	; 58
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	8a 81       	ldd	r24, Y+2	; 0x02
    15cc:	80 83       	st	Z, r24
    15ce:	0e c0       	rjmp	.+28     	; 0x15ec <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    15d0:	e7 e3       	ldi	r30, 0x37	; 55
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	8a 81       	ldd	r24, Y+2	; 0x02
    15d6:	80 83       	st	Z, r24
    15d8:	09 c0       	rjmp	.+18     	; 0x15ec <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    15da:	e4 e3       	ldi	r30, 0x34	; 52
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	8a 81       	ldd	r24, Y+2	; 0x02
    15e0:	80 83       	st	Z, r24
    15e2:	04 c0       	rjmp	.+8      	; 0x15ec <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    15e4:	e1 e3       	ldi	r30, 0x31	; 49
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ea:	80 83       	st	Z, r24
			break;
		}
	}
}
    15ec:	0f 90       	pop	r0
    15ee:	0f 90       	pop	r0
    15f0:	0f 90       	pop	r0
    15f2:	0f 90       	pop	r0
    15f4:	cf 91       	pop	r28
    15f6:	df 91       	pop	r29
    15f8:	08 95       	ret

000015fa <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    15fa:	df 93       	push	r29
    15fc:	cf 93       	push	r28
    15fe:	00 d0       	rcall	.+0      	; 0x1600 <GPIO_writePort+0x6>
    1600:	00 d0       	rcall	.+0      	; 0x1602 <GPIO_writePort+0x8>
    1602:	cd b7       	in	r28, 0x3d	; 61
    1604:	de b7       	in	r29, 0x3e	; 62
    1606:	89 83       	std	Y+1, r24	; 0x01
    1608:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num >= NUM_OF_PORTS)
    160a:	89 81       	ldd	r24, Y+1	; 0x01
    160c:	84 30       	cpi	r24, 0x04	; 4
    160e:	90 f5       	brcc	.+100    	; 0x1674 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1610:	89 81       	ldd	r24, Y+1	; 0x01
    1612:	28 2f       	mov	r18, r24
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	3c 83       	std	Y+4, r19	; 0x04
    1618:	2b 83       	std	Y+3, r18	; 0x03
    161a:	8b 81       	ldd	r24, Y+3	; 0x03
    161c:	9c 81       	ldd	r25, Y+4	; 0x04
    161e:	81 30       	cpi	r24, 0x01	; 1
    1620:	91 05       	cpc	r25, r1
    1622:	d1 f0       	breq	.+52     	; 0x1658 <GPIO_writePort+0x5e>
    1624:	2b 81       	ldd	r18, Y+3	; 0x03
    1626:	3c 81       	ldd	r19, Y+4	; 0x04
    1628:	22 30       	cpi	r18, 0x02	; 2
    162a:	31 05       	cpc	r19, r1
    162c:	2c f4       	brge	.+10     	; 0x1638 <GPIO_writePort+0x3e>
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
    1630:	9c 81       	ldd	r25, Y+4	; 0x04
    1632:	00 97       	sbiw	r24, 0x00	; 0
    1634:	61 f0       	breq	.+24     	; 0x164e <GPIO_writePort+0x54>
    1636:	1e c0       	rjmp	.+60     	; 0x1674 <GPIO_writePort+0x7a>
    1638:	2b 81       	ldd	r18, Y+3	; 0x03
    163a:	3c 81       	ldd	r19, Y+4	; 0x04
    163c:	22 30       	cpi	r18, 0x02	; 2
    163e:	31 05       	cpc	r19, r1
    1640:	81 f0       	breq	.+32     	; 0x1662 <GPIO_writePort+0x68>
    1642:	8b 81       	ldd	r24, Y+3	; 0x03
    1644:	9c 81       	ldd	r25, Y+4	; 0x04
    1646:	83 30       	cpi	r24, 0x03	; 3
    1648:	91 05       	cpc	r25, r1
    164a:	81 f0       	breq	.+32     	; 0x166c <GPIO_writePort+0x72>
    164c:	13 c0       	rjmp	.+38     	; 0x1674 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    164e:	eb e3       	ldi	r30, 0x3B	; 59
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	80 83       	st	Z, r24
    1656:	0e c0       	rjmp	.+28     	; 0x1674 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1658:	e8 e3       	ldi	r30, 0x38	; 56
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	8a 81       	ldd	r24, Y+2	; 0x02
    165e:	80 83       	st	Z, r24
    1660:	09 c0       	rjmp	.+18     	; 0x1674 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1662:	e5 e3       	ldi	r30, 0x35	; 53
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	80 83       	st	Z, r24
    166a:	04 c0       	rjmp	.+8      	; 0x1674 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    166c:	e2 e3       	ldi	r30, 0x32	; 50
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	8a 81       	ldd	r24, Y+2	; 0x02
    1672:	80 83       	st	Z, r24
			break;
		}

	}
}
    1674:	0f 90       	pop	r0
    1676:	0f 90       	pop	r0
    1678:	0f 90       	pop	r0
    167a:	0f 90       	pop	r0
    167c:	cf 91       	pop	r28
    167e:	df 91       	pop	r29
    1680:	08 95       	ret

00001682 <GPIO_readPort>:
	 * Description :
	 * Read and return the value of the required port.
	 * If the input port number is not correct, The function will return ZERO value.
	 */
	uint8 GPIO_readPort(uint8 port_num)
	{
    1682:	df 93       	push	r29
    1684:	cf 93       	push	r28
    1686:	00 d0       	rcall	.+0      	; 0x1688 <GPIO_readPort+0x6>
    1688:	00 d0       	rcall	.+0      	; 0x168a <GPIO_readPort+0x8>
    168a:	cd b7       	in	r28, 0x3d	; 61
    168c:	de b7       	in	r29, 0x3e	; 62
    168e:	8a 83       	std	Y+2, r24	; 0x02
		uint8 temp=0;
    1690:	19 82       	std	Y+1, r1	; 0x01

		if(port_num >= NUM_OF_PORTS)
    1692:	8a 81       	ldd	r24, Y+2	; 0x02
    1694:	84 30       	cpi	r24, 0x04	; 4
    1696:	90 f5       	brcc	.+100    	; 0x16fc <GPIO_readPort+0x7a>
			/* Do Nothing */
		}
		else
		{
			/* Setup the port direction as required */
			switch(port_num)
    1698:	8a 81       	ldd	r24, Y+2	; 0x02
    169a:	28 2f       	mov	r18, r24
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	3c 83       	std	Y+4, r19	; 0x04
    16a0:	2b 83       	std	Y+3, r18	; 0x03
    16a2:	8b 81       	ldd	r24, Y+3	; 0x03
    16a4:	9c 81       	ldd	r25, Y+4	; 0x04
    16a6:	81 30       	cpi	r24, 0x01	; 1
    16a8:	91 05       	cpc	r25, r1
    16aa:	d1 f0       	breq	.+52     	; 0x16e0 <GPIO_readPort+0x5e>
    16ac:	2b 81       	ldd	r18, Y+3	; 0x03
    16ae:	3c 81       	ldd	r19, Y+4	; 0x04
    16b0:	22 30       	cpi	r18, 0x02	; 2
    16b2:	31 05       	cpc	r19, r1
    16b4:	2c f4       	brge	.+10     	; 0x16c0 <GPIO_readPort+0x3e>
    16b6:	8b 81       	ldd	r24, Y+3	; 0x03
    16b8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ba:	00 97       	sbiw	r24, 0x00	; 0
    16bc:	61 f0       	breq	.+24     	; 0x16d6 <GPIO_readPort+0x54>
    16be:	1e c0       	rjmp	.+60     	; 0x16fc <GPIO_readPort+0x7a>
    16c0:	2b 81       	ldd	r18, Y+3	; 0x03
    16c2:	3c 81       	ldd	r19, Y+4	; 0x04
    16c4:	22 30       	cpi	r18, 0x02	; 2
    16c6:	31 05       	cpc	r19, r1
    16c8:	81 f0       	breq	.+32     	; 0x16ea <GPIO_readPort+0x68>
    16ca:	8b 81       	ldd	r24, Y+3	; 0x03
    16cc:	9c 81       	ldd	r25, Y+4	; 0x04
    16ce:	83 30       	cpi	r24, 0x03	; 3
    16d0:	91 05       	cpc	r25, r1
    16d2:	81 f0       	breq	.+32     	; 0x16f4 <GPIO_readPort+0x72>
    16d4:	13 c0       	rjmp	.+38     	; 0x16fc <GPIO_readPort+0x7a>
			{
			case 0:
				temp=PINA;
    16d6:	e9 e3       	ldi	r30, 0x39	; 57
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	89 83       	std	Y+1, r24	; 0x01
    16de:	0e c0       	rjmp	.+28     	; 0x16fc <GPIO_readPort+0x7a>

				break;
			case PORTB_ID:
				temp=PINB;
    16e0:	e6 e3       	ldi	r30, 0x36	; 54
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	89 83       	std	Y+1, r24	; 0x01
    16e8:	09 c0       	rjmp	.+18     	; 0x16fc <GPIO_readPort+0x7a>
				break;
			case PORTC_ID:
				temp=PINC;
    16ea:	e3 e3       	ldi	r30, 0x33	; 51
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	89 83       	std	Y+1, r24	; 0x01
    16f2:	04 c0       	rjmp	.+8      	; 0x16fc <GPIO_readPort+0x7a>
				break;
			case PORTD_ID:
				temp=PIND;
    16f4:	e0 e3       	ldi	r30, 0x30	; 48
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	89 83       	std	Y+1, r24	; 0x01
				break;
			}
		}
		return temp;
    16fc:	89 81       	ldd	r24, Y+1	; 0x01
	}
    16fe:	0f 90       	pop	r0
    1700:	0f 90       	pop	r0
    1702:	0f 90       	pop	r0
    1704:	0f 90       	pop	r0
    1706:	cf 91       	pop	r28
    1708:	df 91       	pop	r29
    170a:	08 95       	ret

0000170c <LCD_init>:
 * Description :
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 8-bits.
 */
void LCD_init(void){
    170c:	df 93       	push	r29
    170e:	cf 93       	push	r28
    1710:	cd b7       	in	r28, 0x3d	; 61
    1712:	de b7       	in	r29, 0x3e	; 62
    1714:	2e 97       	sbiw	r28, 0x0e	; 14
    1716:	0f b6       	in	r0, 0x3f	; 63
    1718:	f8 94       	cli
    171a:	de bf       	out	0x3e, r29	; 62
    171c:	0f be       	out	0x3f, r0	; 63
    171e:	cd bf       	out	0x3d, r28	; 61
	/* Configure the direction for RS and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
    1720:	80 e0       	ldi	r24, 0x00	; 0
    1722:	61 e0       	ldi	r22, 0x01	; 1
    1724:	41 e0       	ldi	r20, 0x01	; 1
    1726:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_ENABLE_PORT_ID,LCD_ENABLE_PIN_ID,PIN_OUTPUT);
    172a:	80 e0       	ldi	r24, 0x00	; 0
    172c:	62 e0       	ldi	r22, 0x02	; 2
    172e:	41 e0       	ldi	r20, 0x01	; 1
    1730:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
    1734:	80 e0       	ldi	r24, 0x00	; 0
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	a0 ea       	ldi	r26, 0xA0	; 160
    173a:	b1 e4       	ldi	r27, 0x41	; 65
    173c:	8b 87       	std	Y+11, r24	; 0x0b
    173e:	9c 87       	std	Y+12, r25	; 0x0c
    1740:	ad 87       	std	Y+13, r26	; 0x0d
    1742:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1744:	6b 85       	ldd	r22, Y+11	; 0x0b
    1746:	7c 85       	ldd	r23, Y+12	; 0x0c
    1748:	8d 85       	ldd	r24, Y+13	; 0x0d
    174a:	9e 85       	ldd	r25, Y+14	; 0x0e
    174c:	20 e0       	ldi	r18, 0x00	; 0
    174e:	30 e0       	ldi	r19, 0x00	; 0
    1750:	4a e7       	ldi	r20, 0x7A	; 122
    1752:	55 e4       	ldi	r21, 0x45	; 69
    1754:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1758:	dc 01       	movw	r26, r24
    175a:	cb 01       	movw	r24, r22
    175c:	8f 83       	std	Y+7, r24	; 0x07
    175e:	98 87       	std	Y+8, r25	; 0x08
    1760:	a9 87       	std	Y+9, r26	; 0x09
    1762:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1764:	6f 81       	ldd	r22, Y+7	; 0x07
    1766:	78 85       	ldd	r23, Y+8	; 0x08
    1768:	89 85       	ldd	r24, Y+9	; 0x09
    176a:	9a 85       	ldd	r25, Y+10	; 0x0a
    176c:	20 e0       	ldi	r18, 0x00	; 0
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	40 e8       	ldi	r20, 0x80	; 128
    1772:	5f e3       	ldi	r21, 0x3F	; 63
    1774:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1778:	88 23       	and	r24, r24
    177a:	2c f4       	brge	.+10     	; 0x1786 <LCD_init+0x7a>
		__ticks = 1;
    177c:	81 e0       	ldi	r24, 0x01	; 1
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	9e 83       	std	Y+6, r25	; 0x06
    1782:	8d 83       	std	Y+5, r24	; 0x05
    1784:	3f c0       	rjmp	.+126    	; 0x1804 <LCD_init+0xf8>
	else if (__tmp > 65535)
    1786:	6f 81       	ldd	r22, Y+7	; 0x07
    1788:	78 85       	ldd	r23, Y+8	; 0x08
    178a:	89 85       	ldd	r24, Y+9	; 0x09
    178c:	9a 85       	ldd	r25, Y+10	; 0x0a
    178e:	20 e0       	ldi	r18, 0x00	; 0
    1790:	3f ef       	ldi	r19, 0xFF	; 255
    1792:	4f e7       	ldi	r20, 0x7F	; 127
    1794:	57 e4       	ldi	r21, 0x47	; 71
    1796:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    179a:	18 16       	cp	r1, r24
    179c:	4c f5       	brge	.+82     	; 0x17f0 <LCD_init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    179e:	6b 85       	ldd	r22, Y+11	; 0x0b
    17a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    17a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    17a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    17a6:	20 e0       	ldi	r18, 0x00	; 0
    17a8:	30 e0       	ldi	r19, 0x00	; 0
    17aa:	40 e2       	ldi	r20, 0x20	; 32
    17ac:	51 e4       	ldi	r21, 0x41	; 65
    17ae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17b2:	dc 01       	movw	r26, r24
    17b4:	cb 01       	movw	r24, r22
    17b6:	bc 01       	movw	r22, r24
    17b8:	cd 01       	movw	r24, r26
    17ba:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17be:	dc 01       	movw	r26, r24
    17c0:	cb 01       	movw	r24, r22
    17c2:	9e 83       	std	Y+6, r25	; 0x06
    17c4:	8d 83       	std	Y+5, r24	; 0x05
    17c6:	0f c0       	rjmp	.+30     	; 0x17e6 <LCD_init+0xda>
    17c8:	80 e9       	ldi	r24, 0x90	; 144
    17ca:	91 e0       	ldi	r25, 0x01	; 1
    17cc:	9c 83       	std	Y+4, r25	; 0x04
    17ce:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17d0:	8b 81       	ldd	r24, Y+3	; 0x03
    17d2:	9c 81       	ldd	r25, Y+4	; 0x04
    17d4:	01 97       	sbiw	r24, 0x01	; 1
    17d6:	f1 f7       	brne	.-4      	; 0x17d4 <LCD_init+0xc8>
    17d8:	9c 83       	std	Y+4, r25	; 0x04
    17da:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17dc:	8d 81       	ldd	r24, Y+5	; 0x05
    17de:	9e 81       	ldd	r25, Y+6	; 0x06
    17e0:	01 97       	sbiw	r24, 0x01	; 1
    17e2:	9e 83       	std	Y+6, r25	; 0x06
    17e4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17e6:	8d 81       	ldd	r24, Y+5	; 0x05
    17e8:	9e 81       	ldd	r25, Y+6	; 0x06
    17ea:	00 97       	sbiw	r24, 0x00	; 0
    17ec:	69 f7       	brne	.-38     	; 0x17c8 <LCD_init+0xbc>
    17ee:	14 c0       	rjmp	.+40     	; 0x1818 <LCD_init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17f0:	6f 81       	ldd	r22, Y+7	; 0x07
    17f2:	78 85       	ldd	r23, Y+8	; 0x08
    17f4:	89 85       	ldd	r24, Y+9	; 0x09
    17f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    17f8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17fc:	dc 01       	movw	r26, r24
    17fe:	cb 01       	movw	r24, r22
    1800:	9e 83       	std	Y+6, r25	; 0x06
    1802:	8d 83       	std	Y+5, r24	; 0x05
    1804:	8d 81       	ldd	r24, Y+5	; 0x05
    1806:	9e 81       	ldd	r25, Y+6	; 0x06
    1808:	9a 83       	std	Y+2, r25	; 0x02
    180a:	89 83       	std	Y+1, r24	; 0x01
    180c:	89 81       	ldd	r24, Y+1	; 0x01
    180e:	9a 81       	ldd	r25, Y+2	; 0x02
    1810:	01 97       	sbiw	r24, 0x01	; 1
    1812:	f1 f7       	brne	.-4      	; 0x1810 <LCD_init+0x104>
    1814:	9a 83       	std	Y+2, r25	; 0x02
    1816:	89 83       	std	Y+1, r24	; 0x01
	/* use 2-lines LCD + 8-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINE_EIGHT_BIT_MODE);

#elif(LCD_MODE==4)
	/* Configure the data pins as output pins */
	GPIO_setupPinDirection(LCD_DATA_PATH_REG,LCD_DB7_ID,PIN_OUTPUT);
    1818:	80 e0       	ldi	r24, 0x00	; 0
    181a:	66 e0       	ldi	r22, 0x06	; 6
    181c:	41 e0       	ldi	r20, 0x01	; 1
    181e:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_DATA_PATH_REG,LCD_DB6_ID,PIN_OUTPUT);
    1822:	80 e0       	ldi	r24, 0x00	; 0
    1824:	65 e0       	ldi	r22, 0x05	; 5
    1826:	41 e0       	ldi	r20, 0x01	; 1
    1828:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_DATA_PATH_REG,LCD_DB5_ID,PIN_OUTPUT);
    182c:	80 e0       	ldi	r24, 0x00	; 0
    182e:	64 e0       	ldi	r22, 0x04	; 4
    1830:	41 e0       	ldi	r20, 0x01	; 1
    1832:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_DATA_PATH_REG,LCD_DB4_ID,PIN_OUTPUT);
    1836:	80 e0       	ldi	r24, 0x00	; 0
    1838:	63 e0       	ldi	r22, 0x03	; 3
    183a:	41 e0       	ldi	r20, 0x01	; 1
    183c:	0e 94 48 08 	call	0x1090	; 0x1090 <GPIO_setupPinDirection>
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE_INIT1);
    1840:	83 e3       	ldi	r24, 0x33	; 51
    1842:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE_INIT2 );
    1846:	82 e3       	ldi	r24, 0x32	; 50
    1848:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
	/* use 2-lines LCD + 4-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT_MODE);
    184c:	88 e2       	ldi	r24, 0x28	; 40
    184e:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
#endif

	 /* cursor off */
	LCD_sendCommand( LCD_CURSOR_OFF );
    1852:	8c e0       	ldi	r24, 0x0C	; 12
    1854:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
	/* clear LCD at the beginning */
	LCD_sendCommand(LCD_CLEAR_DISPLAY );
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
}
    185e:	2e 96       	adiw	r28, 0x0e	; 14
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	f8 94       	cli
    1864:	de bf       	out	0x3e, r29	; 62
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	cd bf       	out	0x3d, r28	; 61
    186a:	cf 91       	pop	r28
    186c:	df 91       	pop	r29
    186e:	08 95       	ret

00001870 <LCD_sendCommand>:

/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(unsigned char command){
    1870:	0f 93       	push	r16
    1872:	1f 93       	push	r17
    1874:	df 93       	push	r29
    1876:	cf 93       	push	r28
    1878:	cd b7       	in	r28, 0x3d	; 61
    187a:	de b7       	in	r29, 0x3e	; 62
    187c:	c3 56       	subi	r28, 0x63	; 99
    187e:	d0 40       	sbci	r29, 0x00	; 0
    1880:	0f b6       	in	r0, 0x3f	; 63
    1882:	f8 94       	cli
    1884:	de bf       	out	0x3e, r29	; 62
    1886:	0f be       	out	0x3f, r0	; 63
    1888:	cd bf       	out	0x3d, r28	; 61
    188a:	fe 01       	movw	r30, r28
    188c:	ed 59       	subi	r30, 0x9D	; 157
    188e:	ff 4f       	sbci	r31, 0xFF	; 255
    1890:	80 83       	st	Z, r24
	 /* Instruction Mode RS=0 */
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW);
    1892:	80 e0       	ldi	r24, 0x00	; 0
    1894:	61 e0       	ldi	r22, 0x01	; 1
    1896:	40 e0       	ldi	r20, 0x00	; 0
    1898:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    189c:	fe 01       	movw	r30, r28
    189e:	e1 5a       	subi	r30, 0xA1	; 161
    18a0:	ff 4f       	sbci	r31, 0xFF	; 255
    18a2:	80 e0       	ldi	r24, 0x00	; 0
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	a0 e8       	ldi	r26, 0x80	; 128
    18a8:	bf e3       	ldi	r27, 0x3F	; 63
    18aa:	80 83       	st	Z, r24
    18ac:	91 83       	std	Z+1, r25	; 0x01
    18ae:	a2 83       	std	Z+2, r26	; 0x02
    18b0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18b2:	8e 01       	movw	r16, r28
    18b4:	05 5a       	subi	r16, 0xA5	; 165
    18b6:	1f 4f       	sbci	r17, 0xFF	; 255
    18b8:	fe 01       	movw	r30, r28
    18ba:	e1 5a       	subi	r30, 0xA1	; 161
    18bc:	ff 4f       	sbci	r31, 0xFF	; 255
    18be:	60 81       	ld	r22, Z
    18c0:	71 81       	ldd	r23, Z+1	; 0x01
    18c2:	82 81       	ldd	r24, Z+2	; 0x02
    18c4:	93 81       	ldd	r25, Z+3	; 0x03
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	4a e7       	ldi	r20, 0x7A	; 122
    18cc:	55 e4       	ldi	r21, 0x45	; 69
    18ce:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18d2:	dc 01       	movw	r26, r24
    18d4:	cb 01       	movw	r24, r22
    18d6:	f8 01       	movw	r30, r16
    18d8:	80 83       	st	Z, r24
    18da:	91 83       	std	Z+1, r25	; 0x01
    18dc:	a2 83       	std	Z+2, r26	; 0x02
    18de:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    18e0:	fe 01       	movw	r30, r28
    18e2:	e5 5a       	subi	r30, 0xA5	; 165
    18e4:	ff 4f       	sbci	r31, 0xFF	; 255
    18e6:	60 81       	ld	r22, Z
    18e8:	71 81       	ldd	r23, Z+1	; 0x01
    18ea:	82 81       	ldd	r24, Z+2	; 0x02
    18ec:	93 81       	ldd	r25, Z+3	; 0x03
    18ee:	20 e0       	ldi	r18, 0x00	; 0
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	40 e8       	ldi	r20, 0x80	; 128
    18f4:	5f e3       	ldi	r21, 0x3F	; 63
    18f6:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    18fa:	88 23       	and	r24, r24
    18fc:	44 f4       	brge	.+16     	; 0x190e <LCD_sendCommand+0x9e>
		__ticks = 1;
    18fe:	fe 01       	movw	r30, r28
    1900:	e7 5a       	subi	r30, 0xA7	; 167
    1902:	ff 4f       	sbci	r31, 0xFF	; 255
    1904:	81 e0       	ldi	r24, 0x01	; 1
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	91 83       	std	Z+1, r25	; 0x01
    190a:	80 83       	st	Z, r24
    190c:	64 c0       	rjmp	.+200    	; 0x19d6 <LCD_sendCommand+0x166>
	else if (__tmp > 65535)
    190e:	fe 01       	movw	r30, r28
    1910:	e5 5a       	subi	r30, 0xA5	; 165
    1912:	ff 4f       	sbci	r31, 0xFF	; 255
    1914:	60 81       	ld	r22, Z
    1916:	71 81       	ldd	r23, Z+1	; 0x01
    1918:	82 81       	ldd	r24, Z+2	; 0x02
    191a:	93 81       	ldd	r25, Z+3	; 0x03
    191c:	20 e0       	ldi	r18, 0x00	; 0
    191e:	3f ef       	ldi	r19, 0xFF	; 255
    1920:	4f e7       	ldi	r20, 0x7F	; 127
    1922:	57 e4       	ldi	r21, 0x47	; 71
    1924:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1928:	18 16       	cp	r1, r24
    192a:	0c f0       	brlt	.+2      	; 0x192e <LCD_sendCommand+0xbe>
    192c:	43 c0       	rjmp	.+134    	; 0x19b4 <LCD_sendCommand+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    192e:	fe 01       	movw	r30, r28
    1930:	e1 5a       	subi	r30, 0xA1	; 161
    1932:	ff 4f       	sbci	r31, 0xFF	; 255
    1934:	60 81       	ld	r22, Z
    1936:	71 81       	ldd	r23, Z+1	; 0x01
    1938:	82 81       	ldd	r24, Z+2	; 0x02
    193a:	93 81       	ldd	r25, Z+3	; 0x03
    193c:	20 e0       	ldi	r18, 0x00	; 0
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	40 e2       	ldi	r20, 0x20	; 32
    1942:	51 e4       	ldi	r21, 0x41	; 65
    1944:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	8e 01       	movw	r16, r28
    194e:	07 5a       	subi	r16, 0xA7	; 167
    1950:	1f 4f       	sbci	r17, 0xFF	; 255
    1952:	bc 01       	movw	r22, r24
    1954:	cd 01       	movw	r24, r26
    1956:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	f8 01       	movw	r30, r16
    1960:	91 83       	std	Z+1, r25	; 0x01
    1962:	80 83       	st	Z, r24
    1964:	1f c0       	rjmp	.+62     	; 0x19a4 <LCD_sendCommand+0x134>
    1966:	fe 01       	movw	r30, r28
    1968:	e9 5a       	subi	r30, 0xA9	; 169
    196a:	ff 4f       	sbci	r31, 0xFF	; 255
    196c:	80 e9       	ldi	r24, 0x90	; 144
    196e:	91 e0       	ldi	r25, 0x01	; 1
    1970:	91 83       	std	Z+1, r25	; 0x01
    1972:	80 83       	st	Z, r24
    1974:	fe 01       	movw	r30, r28
    1976:	e9 5a       	subi	r30, 0xA9	; 169
    1978:	ff 4f       	sbci	r31, 0xFF	; 255
    197a:	80 81       	ld	r24, Z
    197c:	91 81       	ldd	r25, Z+1	; 0x01
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <LCD_sendCommand+0x10e>
    1982:	fe 01       	movw	r30, r28
    1984:	e9 5a       	subi	r30, 0xA9	; 169
    1986:	ff 4f       	sbci	r31, 0xFF	; 255
    1988:	91 83       	std	Z+1, r25	; 0x01
    198a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    198c:	de 01       	movw	r26, r28
    198e:	a7 5a       	subi	r26, 0xA7	; 167
    1990:	bf 4f       	sbci	r27, 0xFF	; 255
    1992:	fe 01       	movw	r30, r28
    1994:	e7 5a       	subi	r30, 0xA7	; 167
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	80 81       	ld	r24, Z
    199a:	91 81       	ldd	r25, Z+1	; 0x01
    199c:	01 97       	sbiw	r24, 0x01	; 1
    199e:	11 96       	adiw	r26, 0x01	; 1
    19a0:	9c 93       	st	X, r25
    19a2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19a4:	fe 01       	movw	r30, r28
    19a6:	e7 5a       	subi	r30, 0xA7	; 167
    19a8:	ff 4f       	sbci	r31, 0xFF	; 255
    19aa:	80 81       	ld	r24, Z
    19ac:	91 81       	ldd	r25, Z+1	; 0x01
    19ae:	00 97       	sbiw	r24, 0x00	; 0
    19b0:	d1 f6       	brne	.-76     	; 0x1966 <LCD_sendCommand+0xf6>
    19b2:	27 c0       	rjmp	.+78     	; 0x1a02 <LCD_sendCommand+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19b4:	8e 01       	movw	r16, r28
    19b6:	07 5a       	subi	r16, 0xA7	; 167
    19b8:	1f 4f       	sbci	r17, 0xFF	; 255
    19ba:	fe 01       	movw	r30, r28
    19bc:	e5 5a       	subi	r30, 0xA5	; 165
    19be:	ff 4f       	sbci	r31, 0xFF	; 255
    19c0:	60 81       	ld	r22, Z
    19c2:	71 81       	ldd	r23, Z+1	; 0x01
    19c4:	82 81       	ldd	r24, Z+2	; 0x02
    19c6:	93 81       	ldd	r25, Z+3	; 0x03
    19c8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19cc:	dc 01       	movw	r26, r24
    19ce:	cb 01       	movw	r24, r22
    19d0:	f8 01       	movw	r30, r16
    19d2:	91 83       	std	Z+1, r25	; 0x01
    19d4:	80 83       	st	Z, r24
    19d6:	de 01       	movw	r26, r28
    19d8:	ab 5a       	subi	r26, 0xAB	; 171
    19da:	bf 4f       	sbci	r27, 0xFF	; 255
    19dc:	fe 01       	movw	r30, r28
    19de:	e7 5a       	subi	r30, 0xA7	; 167
    19e0:	ff 4f       	sbci	r31, 0xFF	; 255
    19e2:	80 81       	ld	r24, Z
    19e4:	91 81       	ldd	r25, Z+1	; 0x01
    19e6:	8d 93       	st	X+, r24
    19e8:	9c 93       	st	X, r25
    19ea:	fe 01       	movw	r30, r28
    19ec:	eb 5a       	subi	r30, 0xAB	; 171
    19ee:	ff 4f       	sbci	r31, 0xFF	; 255
    19f0:	80 81       	ld	r24, Z
    19f2:	91 81       	ldd	r25, Z+1	; 0x01
    19f4:	01 97       	sbiw	r24, 0x01	; 1
    19f6:	f1 f7       	brne	.-4      	; 0x19f4 <LCD_sendCommand+0x184>
    19f8:	fe 01       	movw	r30, r28
    19fa:	eb 5a       	subi	r30, 0xAB	; 171
    19fc:	ff 4f       	sbci	r31, 0xFF	; 255
    19fe:	91 83       	std	Z+1, r25	; 0x01
    1a00:	80 83       	st	Z, r24
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1a02:	80 e0       	ldi	r24, 0x00	; 0
    1a04:	62 e0       	ldi	r22, 0x02	; 2
    1a06:	41 e0       	ldi	r20, 0x01	; 1
    1a08:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    1a0c:	fe 01       	movw	r30, r28
    1a0e:	ef 5a       	subi	r30, 0xAF	; 175
    1a10:	ff 4f       	sbci	r31, 0xFF	; 255
    1a12:	80 e0       	ldi	r24, 0x00	; 0
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	a0 e8       	ldi	r26, 0x80	; 128
    1a18:	bf e3       	ldi	r27, 0x3F	; 63
    1a1a:	80 83       	st	Z, r24
    1a1c:	91 83       	std	Z+1, r25	; 0x01
    1a1e:	a2 83       	std	Z+2, r26	; 0x02
    1a20:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a22:	8e 01       	movw	r16, r28
    1a24:	03 5b       	subi	r16, 0xB3	; 179
    1a26:	1f 4f       	sbci	r17, 0xFF	; 255
    1a28:	fe 01       	movw	r30, r28
    1a2a:	ef 5a       	subi	r30, 0xAF	; 175
    1a2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a2e:	60 81       	ld	r22, Z
    1a30:	71 81       	ldd	r23, Z+1	; 0x01
    1a32:	82 81       	ldd	r24, Z+2	; 0x02
    1a34:	93 81       	ldd	r25, Z+3	; 0x03
    1a36:	20 e0       	ldi	r18, 0x00	; 0
    1a38:	30 e0       	ldi	r19, 0x00	; 0
    1a3a:	4a e7       	ldi	r20, 0x7A	; 122
    1a3c:	55 e4       	ldi	r21, 0x45	; 69
    1a3e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a42:	dc 01       	movw	r26, r24
    1a44:	cb 01       	movw	r24, r22
    1a46:	f8 01       	movw	r30, r16
    1a48:	80 83       	st	Z, r24
    1a4a:	91 83       	std	Z+1, r25	; 0x01
    1a4c:	a2 83       	std	Z+2, r26	; 0x02
    1a4e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a50:	fe 01       	movw	r30, r28
    1a52:	e3 5b       	subi	r30, 0xB3	; 179
    1a54:	ff 4f       	sbci	r31, 0xFF	; 255
    1a56:	60 81       	ld	r22, Z
    1a58:	71 81       	ldd	r23, Z+1	; 0x01
    1a5a:	82 81       	ldd	r24, Z+2	; 0x02
    1a5c:	93 81       	ldd	r25, Z+3	; 0x03
    1a5e:	20 e0       	ldi	r18, 0x00	; 0
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	40 e8       	ldi	r20, 0x80	; 128
    1a64:	5f e3       	ldi	r21, 0x3F	; 63
    1a66:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1a6a:	88 23       	and	r24, r24
    1a6c:	44 f4       	brge	.+16     	; 0x1a7e <LCD_sendCommand+0x20e>
		__ticks = 1;
    1a6e:	fe 01       	movw	r30, r28
    1a70:	e5 5b       	subi	r30, 0xB5	; 181
    1a72:	ff 4f       	sbci	r31, 0xFF	; 255
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	91 83       	std	Z+1, r25	; 0x01
    1a7a:	80 83       	st	Z, r24
    1a7c:	64 c0       	rjmp	.+200    	; 0x1b46 <LCD_sendCommand+0x2d6>
	else if (__tmp > 65535)
    1a7e:	fe 01       	movw	r30, r28
    1a80:	e3 5b       	subi	r30, 0xB3	; 179
    1a82:	ff 4f       	sbci	r31, 0xFF	; 255
    1a84:	60 81       	ld	r22, Z
    1a86:	71 81       	ldd	r23, Z+1	; 0x01
    1a88:	82 81       	ldd	r24, Z+2	; 0x02
    1a8a:	93 81       	ldd	r25, Z+3	; 0x03
    1a8c:	20 e0       	ldi	r18, 0x00	; 0
    1a8e:	3f ef       	ldi	r19, 0xFF	; 255
    1a90:	4f e7       	ldi	r20, 0x7F	; 127
    1a92:	57 e4       	ldi	r21, 0x47	; 71
    1a94:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1a98:	18 16       	cp	r1, r24
    1a9a:	0c f0       	brlt	.+2      	; 0x1a9e <LCD_sendCommand+0x22e>
    1a9c:	43 c0       	rjmp	.+134    	; 0x1b24 <LCD_sendCommand+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a9e:	fe 01       	movw	r30, r28
    1aa0:	ef 5a       	subi	r30, 0xAF	; 175
    1aa2:	ff 4f       	sbci	r31, 0xFF	; 255
    1aa4:	60 81       	ld	r22, Z
    1aa6:	71 81       	ldd	r23, Z+1	; 0x01
    1aa8:	82 81       	ldd	r24, Z+2	; 0x02
    1aaa:	93 81       	ldd	r25, Z+3	; 0x03
    1aac:	20 e0       	ldi	r18, 0x00	; 0
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	40 e2       	ldi	r20, 0x20	; 32
    1ab2:	51 e4       	ldi	r21, 0x41	; 65
    1ab4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ab8:	dc 01       	movw	r26, r24
    1aba:	cb 01       	movw	r24, r22
    1abc:	8e 01       	movw	r16, r28
    1abe:	05 5b       	subi	r16, 0xB5	; 181
    1ac0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ac2:	bc 01       	movw	r22, r24
    1ac4:	cd 01       	movw	r24, r26
    1ac6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1aca:	dc 01       	movw	r26, r24
    1acc:	cb 01       	movw	r24, r22
    1ace:	f8 01       	movw	r30, r16
    1ad0:	91 83       	std	Z+1, r25	; 0x01
    1ad2:	80 83       	st	Z, r24
    1ad4:	1f c0       	rjmp	.+62     	; 0x1b14 <LCD_sendCommand+0x2a4>
    1ad6:	fe 01       	movw	r30, r28
    1ad8:	e7 5b       	subi	r30, 0xB7	; 183
    1ada:	ff 4f       	sbci	r31, 0xFF	; 255
    1adc:	80 e9       	ldi	r24, 0x90	; 144
    1ade:	91 e0       	ldi	r25, 0x01	; 1
    1ae0:	91 83       	std	Z+1, r25	; 0x01
    1ae2:	80 83       	st	Z, r24
    1ae4:	fe 01       	movw	r30, r28
    1ae6:	e7 5b       	subi	r30, 0xB7	; 183
    1ae8:	ff 4f       	sbci	r31, 0xFF	; 255
    1aea:	80 81       	ld	r24, Z
    1aec:	91 81       	ldd	r25, Z+1	; 0x01
    1aee:	01 97       	sbiw	r24, 0x01	; 1
    1af0:	f1 f7       	brne	.-4      	; 0x1aee <LCD_sendCommand+0x27e>
    1af2:	fe 01       	movw	r30, r28
    1af4:	e7 5b       	subi	r30, 0xB7	; 183
    1af6:	ff 4f       	sbci	r31, 0xFF	; 255
    1af8:	91 83       	std	Z+1, r25	; 0x01
    1afa:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1afc:	de 01       	movw	r26, r28
    1afe:	a5 5b       	subi	r26, 0xB5	; 181
    1b00:	bf 4f       	sbci	r27, 0xFF	; 255
    1b02:	fe 01       	movw	r30, r28
    1b04:	e5 5b       	subi	r30, 0xB5	; 181
    1b06:	ff 4f       	sbci	r31, 0xFF	; 255
    1b08:	80 81       	ld	r24, Z
    1b0a:	91 81       	ldd	r25, Z+1	; 0x01
    1b0c:	01 97       	sbiw	r24, 0x01	; 1
    1b0e:	11 96       	adiw	r26, 0x01	; 1
    1b10:	9c 93       	st	X, r25
    1b12:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b14:	fe 01       	movw	r30, r28
    1b16:	e5 5b       	subi	r30, 0xB5	; 181
    1b18:	ff 4f       	sbci	r31, 0xFF	; 255
    1b1a:	80 81       	ld	r24, Z
    1b1c:	91 81       	ldd	r25, Z+1	; 0x01
    1b1e:	00 97       	sbiw	r24, 0x00	; 0
    1b20:	d1 f6       	brne	.-76     	; 0x1ad6 <LCD_sendCommand+0x266>
    1b22:	27 c0       	rjmp	.+78     	; 0x1b72 <LCD_sendCommand+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b24:	8e 01       	movw	r16, r28
    1b26:	05 5b       	subi	r16, 0xB5	; 181
    1b28:	1f 4f       	sbci	r17, 0xFF	; 255
    1b2a:	fe 01       	movw	r30, r28
    1b2c:	e3 5b       	subi	r30, 0xB3	; 179
    1b2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b30:	60 81       	ld	r22, Z
    1b32:	71 81       	ldd	r23, Z+1	; 0x01
    1b34:	82 81       	ldd	r24, Z+2	; 0x02
    1b36:	93 81       	ldd	r25, Z+3	; 0x03
    1b38:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b3c:	dc 01       	movw	r26, r24
    1b3e:	cb 01       	movw	r24, r22
    1b40:	f8 01       	movw	r30, r16
    1b42:	91 83       	std	Z+1, r25	; 0x01
    1b44:	80 83       	st	Z, r24
    1b46:	de 01       	movw	r26, r28
    1b48:	a9 5b       	subi	r26, 0xB9	; 185
    1b4a:	bf 4f       	sbci	r27, 0xFF	; 255
    1b4c:	fe 01       	movw	r30, r28
    1b4e:	e5 5b       	subi	r30, 0xB5	; 181
    1b50:	ff 4f       	sbci	r31, 0xFF	; 255
    1b52:	80 81       	ld	r24, Z
    1b54:	91 81       	ldd	r25, Z+1	; 0x01
    1b56:	8d 93       	st	X+, r24
    1b58:	9c 93       	st	X, r25
    1b5a:	fe 01       	movw	r30, r28
    1b5c:	e9 5b       	subi	r30, 0xB9	; 185
    1b5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b60:	80 81       	ld	r24, Z
    1b62:	91 81       	ldd	r25, Z+1	; 0x01
    1b64:	01 97       	sbiw	r24, 0x01	; 1
    1b66:	f1 f7       	brne	.-4      	; 0x1b64 <LCD_sendCommand+0x2f4>
    1b68:	fe 01       	movw	r30, r28
    1b6a:	e9 5b       	subi	r30, 0xB9	; 185
    1b6c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b6e:	91 83       	std	Z+1, r25	; 0x01
    1b70:	80 83       	st	Z, r24
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_LOW) /* Disable LCD E=0 */;
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_MODE==4)
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB4_ID,GET_BIT(command,4));
    1b72:	fe 01       	movw	r30, r28
    1b74:	ed 59       	subi	r30, 0x9D	; 157
    1b76:	ff 4f       	sbci	r31, 0xFF	; 255
    1b78:	80 81       	ld	r24, Z
    1b7a:	88 2f       	mov	r24, r24
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	80 71       	andi	r24, 0x10	; 16
    1b80:	90 70       	andi	r25, 0x00	; 0
    1b82:	95 95       	asr	r25
    1b84:	87 95       	ror	r24
    1b86:	95 95       	asr	r25
    1b88:	87 95       	ror	r24
    1b8a:	95 95       	asr	r25
    1b8c:	87 95       	ror	r24
    1b8e:	95 95       	asr	r25
    1b90:	87 95       	ror	r24
    1b92:	98 2f       	mov	r25, r24
    1b94:	80 e0       	ldi	r24, 0x00	; 0
    1b96:	63 e0       	ldi	r22, 0x03	; 3
    1b98:	49 2f       	mov	r20, r25
    1b9a:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB5_ID,GET_BIT(command,5));
    1b9e:	fe 01       	movw	r30, r28
    1ba0:	ed 59       	subi	r30, 0x9D	; 157
    1ba2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ba4:	80 81       	ld	r24, Z
    1ba6:	88 2f       	mov	r24, r24
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	80 72       	andi	r24, 0x20	; 32
    1bac:	90 70       	andi	r25, 0x00	; 0
    1bae:	95 95       	asr	r25
    1bb0:	87 95       	ror	r24
    1bb2:	95 95       	asr	r25
    1bb4:	87 95       	ror	r24
    1bb6:	95 95       	asr	r25
    1bb8:	87 95       	ror	r24
    1bba:	95 95       	asr	r25
    1bbc:	87 95       	ror	r24
    1bbe:	95 95       	asr	r25
    1bc0:	87 95       	ror	r24
    1bc2:	98 2f       	mov	r25, r24
    1bc4:	80 e0       	ldi	r24, 0x00	; 0
    1bc6:	64 e0       	ldi	r22, 0x04	; 4
    1bc8:	49 2f       	mov	r20, r25
    1bca:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB6_ID,GET_BIT(command,6));
    1bce:	fe 01       	movw	r30, r28
    1bd0:	ed 59       	subi	r30, 0x9D	; 157
    1bd2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bd4:	80 81       	ld	r24, Z
    1bd6:	88 2f       	mov	r24, r24
    1bd8:	90 e0       	ldi	r25, 0x00	; 0
    1bda:	80 74       	andi	r24, 0x40	; 64
    1bdc:	90 70       	andi	r25, 0x00	; 0
    1bde:	08 2e       	mov	r0, r24
    1be0:	89 2f       	mov	r24, r25
    1be2:	00 0c       	add	r0, r0
    1be4:	88 1f       	adc	r24, r24
    1be6:	99 0b       	sbc	r25, r25
    1be8:	00 0c       	add	r0, r0
    1bea:	88 1f       	adc	r24, r24
    1bec:	99 1f       	adc	r25, r25
    1bee:	98 2f       	mov	r25, r24
    1bf0:	80 e0       	ldi	r24, 0x00	; 0
    1bf2:	65 e0       	ldi	r22, 0x05	; 5
    1bf4:	49 2f       	mov	r20, r25
    1bf6:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB7_ID,GET_BIT(command,7));
    1bfa:	fe 01       	movw	r30, r28
    1bfc:	ed 59       	subi	r30, 0x9D	; 157
    1bfe:	ff 4f       	sbci	r31, 0xFF	; 255
    1c00:	80 81       	ld	r24, Z
    1c02:	98 2f       	mov	r25, r24
    1c04:	99 1f       	adc	r25, r25
    1c06:	99 27       	eor	r25, r25
    1c08:	99 1f       	adc	r25, r25
    1c0a:	80 e0       	ldi	r24, 0x00	; 0
    1c0c:	66 e0       	ldi	r22, 0x06	; 6
    1c0e:	49 2f       	mov	r20, r25
    1c10:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    1c14:	fe 01       	movw	r30, r28
    1c16:	ed 5b       	subi	r30, 0xBD	; 189
    1c18:	ff 4f       	sbci	r31, 0xFF	; 255
    1c1a:	80 e0       	ldi	r24, 0x00	; 0
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	a0 e8       	ldi	r26, 0x80	; 128
    1c20:	bf e3       	ldi	r27, 0x3F	; 63
    1c22:	80 83       	st	Z, r24
    1c24:	91 83       	std	Z+1, r25	; 0x01
    1c26:	a2 83       	std	Z+2, r26	; 0x02
    1c28:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c2a:	8e 01       	movw	r16, r28
    1c2c:	01 5c       	subi	r16, 0xC1	; 193
    1c2e:	1f 4f       	sbci	r17, 0xFF	; 255
    1c30:	fe 01       	movw	r30, r28
    1c32:	ed 5b       	subi	r30, 0xBD	; 189
    1c34:	ff 4f       	sbci	r31, 0xFF	; 255
    1c36:	60 81       	ld	r22, Z
    1c38:	71 81       	ldd	r23, Z+1	; 0x01
    1c3a:	82 81       	ldd	r24, Z+2	; 0x02
    1c3c:	93 81       	ldd	r25, Z+3	; 0x03
    1c3e:	20 e0       	ldi	r18, 0x00	; 0
    1c40:	30 e0       	ldi	r19, 0x00	; 0
    1c42:	4a e7       	ldi	r20, 0x7A	; 122
    1c44:	55 e4       	ldi	r21, 0x45	; 69
    1c46:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c4a:	dc 01       	movw	r26, r24
    1c4c:	cb 01       	movw	r24, r22
    1c4e:	f8 01       	movw	r30, r16
    1c50:	80 83       	st	Z, r24
    1c52:	91 83       	std	Z+1, r25	; 0x01
    1c54:	a2 83       	std	Z+2, r26	; 0x02
    1c56:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1c58:	fe 01       	movw	r30, r28
    1c5a:	ff 96       	adiw	r30, 0x3f	; 63
    1c5c:	60 81       	ld	r22, Z
    1c5e:	71 81       	ldd	r23, Z+1	; 0x01
    1c60:	82 81       	ldd	r24, Z+2	; 0x02
    1c62:	93 81       	ldd	r25, Z+3	; 0x03
    1c64:	20 e0       	ldi	r18, 0x00	; 0
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	40 e8       	ldi	r20, 0x80	; 128
    1c6a:	5f e3       	ldi	r21, 0x3F	; 63
    1c6c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1c70:	88 23       	and	r24, r24
    1c72:	2c f4       	brge	.+10     	; 0x1c7e <LCD_sendCommand+0x40e>
		__ticks = 1;
    1c74:	81 e0       	ldi	r24, 0x01	; 1
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	9e af       	std	Y+62, r25	; 0x3e
    1c7a:	8d af       	std	Y+61, r24	; 0x3d
    1c7c:	46 c0       	rjmp	.+140    	; 0x1d0a <LCD_sendCommand+0x49a>
	else if (__tmp > 65535)
    1c7e:	fe 01       	movw	r30, r28
    1c80:	ff 96       	adiw	r30, 0x3f	; 63
    1c82:	60 81       	ld	r22, Z
    1c84:	71 81       	ldd	r23, Z+1	; 0x01
    1c86:	82 81       	ldd	r24, Z+2	; 0x02
    1c88:	93 81       	ldd	r25, Z+3	; 0x03
    1c8a:	20 e0       	ldi	r18, 0x00	; 0
    1c8c:	3f ef       	ldi	r19, 0xFF	; 255
    1c8e:	4f e7       	ldi	r20, 0x7F	; 127
    1c90:	57 e4       	ldi	r21, 0x47	; 71
    1c92:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1c96:	18 16       	cp	r1, r24
    1c98:	64 f5       	brge	.+88     	; 0x1cf2 <LCD_sendCommand+0x482>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c9a:	fe 01       	movw	r30, r28
    1c9c:	ed 5b       	subi	r30, 0xBD	; 189
    1c9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1ca0:	60 81       	ld	r22, Z
    1ca2:	71 81       	ldd	r23, Z+1	; 0x01
    1ca4:	82 81       	ldd	r24, Z+2	; 0x02
    1ca6:	93 81       	ldd	r25, Z+3	; 0x03
    1ca8:	20 e0       	ldi	r18, 0x00	; 0
    1caa:	30 e0       	ldi	r19, 0x00	; 0
    1cac:	40 e2       	ldi	r20, 0x20	; 32
    1cae:	51 e4       	ldi	r21, 0x41	; 65
    1cb0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cb4:	dc 01       	movw	r26, r24
    1cb6:	cb 01       	movw	r24, r22
    1cb8:	bc 01       	movw	r22, r24
    1cba:	cd 01       	movw	r24, r26
    1cbc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cc0:	dc 01       	movw	r26, r24
    1cc2:	cb 01       	movw	r24, r22
    1cc4:	9e af       	std	Y+62, r25	; 0x3e
    1cc6:	8d af       	std	Y+61, r24	; 0x3d
    1cc8:	0f c0       	rjmp	.+30     	; 0x1ce8 <LCD_sendCommand+0x478>
    1cca:	80 e9       	ldi	r24, 0x90	; 144
    1ccc:	91 e0       	ldi	r25, 0x01	; 1
    1cce:	9c af       	std	Y+60, r25	; 0x3c
    1cd0:	8b af       	std	Y+59, r24	; 0x3b
    1cd2:	8b ad       	ldd	r24, Y+59	; 0x3b
    1cd4:	9c ad       	ldd	r25, Y+60	; 0x3c
    1cd6:	01 97       	sbiw	r24, 0x01	; 1
    1cd8:	f1 f7       	brne	.-4      	; 0x1cd6 <LCD_sendCommand+0x466>
    1cda:	9c af       	std	Y+60, r25	; 0x3c
    1cdc:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cde:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ce0:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ce2:	01 97       	sbiw	r24, 0x01	; 1
    1ce4:	9e af       	std	Y+62, r25	; 0x3e
    1ce6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ce8:	8d ad       	ldd	r24, Y+61	; 0x3d
    1cea:	9e ad       	ldd	r25, Y+62	; 0x3e
    1cec:	00 97       	sbiw	r24, 0x00	; 0
    1cee:	69 f7       	brne	.-38     	; 0x1cca <LCD_sendCommand+0x45a>
    1cf0:	16 c0       	rjmp	.+44     	; 0x1d1e <LCD_sendCommand+0x4ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cf2:	fe 01       	movw	r30, r28
    1cf4:	ff 96       	adiw	r30, 0x3f	; 63
    1cf6:	60 81       	ld	r22, Z
    1cf8:	71 81       	ldd	r23, Z+1	; 0x01
    1cfa:	82 81       	ldd	r24, Z+2	; 0x02
    1cfc:	93 81       	ldd	r25, Z+3	; 0x03
    1cfe:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	9e af       	std	Y+62, r25	; 0x3e
    1d08:	8d af       	std	Y+61, r24	; 0x3d
    1d0a:	8d ad       	ldd	r24, Y+61	; 0x3d
    1d0c:	9e ad       	ldd	r25, Y+62	; 0x3e
    1d0e:	9a af       	std	Y+58, r25	; 0x3a
    1d10:	89 af       	std	Y+57, r24	; 0x39
    1d12:	89 ad       	ldd	r24, Y+57	; 0x39
    1d14:	9a ad       	ldd	r25, Y+58	; 0x3a
    1d16:	01 97       	sbiw	r24, 0x01	; 1
    1d18:	f1 f7       	brne	.-4      	; 0x1d16 <LCD_sendCommand+0x4a6>
    1d1a:	9a af       	std	Y+58, r25	; 0x3a
    1d1c:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_LOW);
    1d1e:	80 e0       	ldi	r24, 0x00	; 0
    1d20:	62 e0       	ldi	r22, 0x02	; 2
    1d22:	40 e0       	ldi	r20, 0x00	; 0
    1d24:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    1d28:	80 e0       	ldi	r24, 0x00	; 0
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	a0 e8       	ldi	r26, 0x80	; 128
    1d2e:	bf e3       	ldi	r27, 0x3F	; 63
    1d30:	8d ab       	std	Y+53, r24	; 0x35
    1d32:	9e ab       	std	Y+54, r25	; 0x36
    1d34:	af ab       	std	Y+55, r26	; 0x37
    1d36:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d38:	6d a9       	ldd	r22, Y+53	; 0x35
    1d3a:	7e a9       	ldd	r23, Y+54	; 0x36
    1d3c:	8f a9       	ldd	r24, Y+55	; 0x37
    1d3e:	98 ad       	ldd	r25, Y+56	; 0x38
    1d40:	20 e0       	ldi	r18, 0x00	; 0
    1d42:	30 e0       	ldi	r19, 0x00	; 0
    1d44:	4a e7       	ldi	r20, 0x7A	; 122
    1d46:	55 e4       	ldi	r21, 0x45	; 69
    1d48:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d4c:	dc 01       	movw	r26, r24
    1d4e:	cb 01       	movw	r24, r22
    1d50:	89 ab       	std	Y+49, r24	; 0x31
    1d52:	9a ab       	std	Y+50, r25	; 0x32
    1d54:	ab ab       	std	Y+51, r26	; 0x33
    1d56:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d58:	69 a9       	ldd	r22, Y+49	; 0x31
    1d5a:	7a a9       	ldd	r23, Y+50	; 0x32
    1d5c:	8b a9       	ldd	r24, Y+51	; 0x33
    1d5e:	9c a9       	ldd	r25, Y+52	; 0x34
    1d60:	20 e0       	ldi	r18, 0x00	; 0
    1d62:	30 e0       	ldi	r19, 0x00	; 0
    1d64:	40 e8       	ldi	r20, 0x80	; 128
    1d66:	5f e3       	ldi	r21, 0x3F	; 63
    1d68:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1d6c:	88 23       	and	r24, r24
    1d6e:	2c f4       	brge	.+10     	; 0x1d7a <LCD_sendCommand+0x50a>
		__ticks = 1;
    1d70:	81 e0       	ldi	r24, 0x01	; 1
    1d72:	90 e0       	ldi	r25, 0x00	; 0
    1d74:	98 ab       	std	Y+48, r25	; 0x30
    1d76:	8f a7       	std	Y+47, r24	; 0x2f
    1d78:	3f c0       	rjmp	.+126    	; 0x1df8 <LCD_sendCommand+0x588>
	else if (__tmp > 65535)
    1d7a:	69 a9       	ldd	r22, Y+49	; 0x31
    1d7c:	7a a9       	ldd	r23, Y+50	; 0x32
    1d7e:	8b a9       	ldd	r24, Y+51	; 0x33
    1d80:	9c a9       	ldd	r25, Y+52	; 0x34
    1d82:	20 e0       	ldi	r18, 0x00	; 0
    1d84:	3f ef       	ldi	r19, 0xFF	; 255
    1d86:	4f e7       	ldi	r20, 0x7F	; 127
    1d88:	57 e4       	ldi	r21, 0x47	; 71
    1d8a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1d8e:	18 16       	cp	r1, r24
    1d90:	4c f5       	brge	.+82     	; 0x1de4 <LCD_sendCommand+0x574>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d92:	6d a9       	ldd	r22, Y+53	; 0x35
    1d94:	7e a9       	ldd	r23, Y+54	; 0x36
    1d96:	8f a9       	ldd	r24, Y+55	; 0x37
    1d98:	98 ad       	ldd	r25, Y+56	; 0x38
    1d9a:	20 e0       	ldi	r18, 0x00	; 0
    1d9c:	30 e0       	ldi	r19, 0x00	; 0
    1d9e:	40 e2       	ldi	r20, 0x20	; 32
    1da0:	51 e4       	ldi	r21, 0x41	; 65
    1da2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1da6:	dc 01       	movw	r26, r24
    1da8:	cb 01       	movw	r24, r22
    1daa:	bc 01       	movw	r22, r24
    1dac:	cd 01       	movw	r24, r26
    1dae:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1db2:	dc 01       	movw	r26, r24
    1db4:	cb 01       	movw	r24, r22
    1db6:	98 ab       	std	Y+48, r25	; 0x30
    1db8:	8f a7       	std	Y+47, r24	; 0x2f
    1dba:	0f c0       	rjmp	.+30     	; 0x1dda <LCD_sendCommand+0x56a>
    1dbc:	80 e9       	ldi	r24, 0x90	; 144
    1dbe:	91 e0       	ldi	r25, 0x01	; 1
    1dc0:	9e a7       	std	Y+46, r25	; 0x2e
    1dc2:	8d a7       	std	Y+45, r24	; 0x2d
    1dc4:	8d a5       	ldd	r24, Y+45	; 0x2d
    1dc6:	9e a5       	ldd	r25, Y+46	; 0x2e
    1dc8:	01 97       	sbiw	r24, 0x01	; 1
    1dca:	f1 f7       	brne	.-4      	; 0x1dc8 <LCD_sendCommand+0x558>
    1dcc:	9e a7       	std	Y+46, r25	; 0x2e
    1dce:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dd0:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dd2:	98 a9       	ldd	r25, Y+48	; 0x30
    1dd4:	01 97       	sbiw	r24, 0x01	; 1
    1dd6:	98 ab       	std	Y+48, r25	; 0x30
    1dd8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dda:	8f a5       	ldd	r24, Y+47	; 0x2f
    1ddc:	98 a9       	ldd	r25, Y+48	; 0x30
    1dde:	00 97       	sbiw	r24, 0x00	; 0
    1de0:	69 f7       	brne	.-38     	; 0x1dbc <LCD_sendCommand+0x54c>
    1de2:	14 c0       	rjmp	.+40     	; 0x1e0c <LCD_sendCommand+0x59c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1de4:	69 a9       	ldd	r22, Y+49	; 0x31
    1de6:	7a a9       	ldd	r23, Y+50	; 0x32
    1de8:	8b a9       	ldd	r24, Y+51	; 0x33
    1dea:	9c a9       	ldd	r25, Y+52	; 0x34
    1dec:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1df0:	dc 01       	movw	r26, r24
    1df2:	cb 01       	movw	r24, r22
    1df4:	98 ab       	std	Y+48, r25	; 0x30
    1df6:	8f a7       	std	Y+47, r24	; 0x2f
    1df8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dfa:	98 a9       	ldd	r25, Y+48	; 0x30
    1dfc:	9c a7       	std	Y+44, r25	; 0x2c
    1dfe:	8b a7       	std	Y+43, r24	; 0x2b
    1e00:	8b a5       	ldd	r24, Y+43	; 0x2b
    1e02:	9c a5       	ldd	r25, Y+44	; 0x2c
    1e04:	01 97       	sbiw	r24, 0x01	; 1
    1e06:	f1 f7       	brne	.-4      	; 0x1e04 <LCD_sendCommand+0x594>
    1e08:	9c a7       	std	Y+44, r25	; 0x2c
    1e0a:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_HIGH);
    1e0c:	80 e0       	ldi	r24, 0x00	; 0
    1e0e:	62 e0       	ldi	r22, 0x02	; 2
    1e10:	41 e0       	ldi	r20, 0x01	; 1
    1e12:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    1e16:	80 e0       	ldi	r24, 0x00	; 0
    1e18:	90 e0       	ldi	r25, 0x00	; 0
    1e1a:	a0 e8       	ldi	r26, 0x80	; 128
    1e1c:	bf e3       	ldi	r27, 0x3F	; 63
    1e1e:	8f a3       	std	Y+39, r24	; 0x27
    1e20:	98 a7       	std	Y+40, r25	; 0x28
    1e22:	a9 a7       	std	Y+41, r26	; 0x29
    1e24:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e26:	6f a1       	ldd	r22, Y+39	; 0x27
    1e28:	78 a5       	ldd	r23, Y+40	; 0x28
    1e2a:	89 a5       	ldd	r24, Y+41	; 0x29
    1e2c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e2e:	20 e0       	ldi	r18, 0x00	; 0
    1e30:	30 e0       	ldi	r19, 0x00	; 0
    1e32:	4a e7       	ldi	r20, 0x7A	; 122
    1e34:	55 e4       	ldi	r21, 0x45	; 69
    1e36:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	8b a3       	std	Y+35, r24	; 0x23
    1e40:	9c a3       	std	Y+36, r25	; 0x24
    1e42:	ad a3       	std	Y+37, r26	; 0x25
    1e44:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1e46:	6b a1       	ldd	r22, Y+35	; 0x23
    1e48:	7c a1       	ldd	r23, Y+36	; 0x24
    1e4a:	8d a1       	ldd	r24, Y+37	; 0x25
    1e4c:	9e a1       	ldd	r25, Y+38	; 0x26
    1e4e:	20 e0       	ldi	r18, 0x00	; 0
    1e50:	30 e0       	ldi	r19, 0x00	; 0
    1e52:	40 e8       	ldi	r20, 0x80	; 128
    1e54:	5f e3       	ldi	r21, 0x3F	; 63
    1e56:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1e5a:	88 23       	and	r24, r24
    1e5c:	2c f4       	brge	.+10     	; 0x1e68 <LCD_sendCommand+0x5f8>
		__ticks = 1;
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	9a a3       	std	Y+34, r25	; 0x22
    1e64:	89 a3       	std	Y+33, r24	; 0x21
    1e66:	3f c0       	rjmp	.+126    	; 0x1ee6 <LCD_sendCommand+0x676>
	else if (__tmp > 65535)
    1e68:	6b a1       	ldd	r22, Y+35	; 0x23
    1e6a:	7c a1       	ldd	r23, Y+36	; 0x24
    1e6c:	8d a1       	ldd	r24, Y+37	; 0x25
    1e6e:	9e a1       	ldd	r25, Y+38	; 0x26
    1e70:	20 e0       	ldi	r18, 0x00	; 0
    1e72:	3f ef       	ldi	r19, 0xFF	; 255
    1e74:	4f e7       	ldi	r20, 0x7F	; 127
    1e76:	57 e4       	ldi	r21, 0x47	; 71
    1e78:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1e7c:	18 16       	cp	r1, r24
    1e7e:	4c f5       	brge	.+82     	; 0x1ed2 <LCD_sendCommand+0x662>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e80:	6f a1       	ldd	r22, Y+39	; 0x27
    1e82:	78 a5       	ldd	r23, Y+40	; 0x28
    1e84:	89 a5       	ldd	r24, Y+41	; 0x29
    1e86:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e88:	20 e0       	ldi	r18, 0x00	; 0
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	40 e2       	ldi	r20, 0x20	; 32
    1e8e:	51 e4       	ldi	r21, 0x41	; 65
    1e90:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e94:	dc 01       	movw	r26, r24
    1e96:	cb 01       	movw	r24, r22
    1e98:	bc 01       	movw	r22, r24
    1e9a:	cd 01       	movw	r24, r26
    1e9c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ea0:	dc 01       	movw	r26, r24
    1ea2:	cb 01       	movw	r24, r22
    1ea4:	9a a3       	std	Y+34, r25	; 0x22
    1ea6:	89 a3       	std	Y+33, r24	; 0x21
    1ea8:	0f c0       	rjmp	.+30     	; 0x1ec8 <LCD_sendCommand+0x658>
    1eaa:	80 e9       	ldi	r24, 0x90	; 144
    1eac:	91 e0       	ldi	r25, 0x01	; 1
    1eae:	98 a3       	std	Y+32, r25	; 0x20
    1eb0:	8f 8f       	std	Y+31, r24	; 0x1f
    1eb2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1eb4:	98 a1       	ldd	r25, Y+32	; 0x20
    1eb6:	01 97       	sbiw	r24, 0x01	; 1
    1eb8:	f1 f7       	brne	.-4      	; 0x1eb6 <LCD_sendCommand+0x646>
    1eba:	98 a3       	std	Y+32, r25	; 0x20
    1ebc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ebe:	89 a1       	ldd	r24, Y+33	; 0x21
    1ec0:	9a a1       	ldd	r25, Y+34	; 0x22
    1ec2:	01 97       	sbiw	r24, 0x01	; 1
    1ec4:	9a a3       	std	Y+34, r25	; 0x22
    1ec6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ec8:	89 a1       	ldd	r24, Y+33	; 0x21
    1eca:	9a a1       	ldd	r25, Y+34	; 0x22
    1ecc:	00 97       	sbiw	r24, 0x00	; 0
    1ece:	69 f7       	brne	.-38     	; 0x1eaa <LCD_sendCommand+0x63a>
    1ed0:	14 c0       	rjmp	.+40     	; 0x1efa <LCD_sendCommand+0x68a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ed2:	6b a1       	ldd	r22, Y+35	; 0x23
    1ed4:	7c a1       	ldd	r23, Y+36	; 0x24
    1ed6:	8d a1       	ldd	r24, Y+37	; 0x25
    1ed8:	9e a1       	ldd	r25, Y+38	; 0x26
    1eda:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ede:	dc 01       	movw	r26, r24
    1ee0:	cb 01       	movw	r24, r22
    1ee2:	9a a3       	std	Y+34, r25	; 0x22
    1ee4:	89 a3       	std	Y+33, r24	; 0x21
    1ee6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ee8:	9a a1       	ldd	r25, Y+34	; 0x22
    1eea:	9e 8f       	std	Y+30, r25	; 0x1e
    1eec:	8d 8f       	std	Y+29, r24	; 0x1d
    1eee:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1ef0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1ef2:	01 97       	sbiw	r24, 0x01	; 1
    1ef4:	f1 f7       	brne	.-4      	; 0x1ef2 <LCD_sendCommand+0x682>
    1ef6:	9e 8f       	std	Y+30, r25	; 0x1e
    1ef8:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB4_ID,GET_BIT(command,0));
    1efa:	fe 01       	movw	r30, r28
    1efc:	ed 59       	subi	r30, 0x9D	; 157
    1efe:	ff 4f       	sbci	r31, 0xFF	; 255
    1f00:	80 81       	ld	r24, Z
    1f02:	98 2f       	mov	r25, r24
    1f04:	91 70       	andi	r25, 0x01	; 1
    1f06:	80 e0       	ldi	r24, 0x00	; 0
    1f08:	63 e0       	ldi	r22, 0x03	; 3
    1f0a:	49 2f       	mov	r20, r25
    1f0c:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB5_ID,GET_BIT(command,1));
    1f10:	fe 01       	movw	r30, r28
    1f12:	ed 59       	subi	r30, 0x9D	; 157
    1f14:	ff 4f       	sbci	r31, 0xFF	; 255
    1f16:	80 81       	ld	r24, Z
    1f18:	88 2f       	mov	r24, r24
    1f1a:	90 e0       	ldi	r25, 0x00	; 0
    1f1c:	82 70       	andi	r24, 0x02	; 2
    1f1e:	90 70       	andi	r25, 0x00	; 0
    1f20:	95 95       	asr	r25
    1f22:	87 95       	ror	r24
    1f24:	98 2f       	mov	r25, r24
    1f26:	80 e0       	ldi	r24, 0x00	; 0
    1f28:	64 e0       	ldi	r22, 0x04	; 4
    1f2a:	49 2f       	mov	r20, r25
    1f2c:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB6_ID,GET_BIT(command,2));
    1f30:	fe 01       	movw	r30, r28
    1f32:	ed 59       	subi	r30, 0x9D	; 157
    1f34:	ff 4f       	sbci	r31, 0xFF	; 255
    1f36:	80 81       	ld	r24, Z
    1f38:	88 2f       	mov	r24, r24
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	84 70       	andi	r24, 0x04	; 4
    1f3e:	90 70       	andi	r25, 0x00	; 0
    1f40:	95 95       	asr	r25
    1f42:	87 95       	ror	r24
    1f44:	95 95       	asr	r25
    1f46:	87 95       	ror	r24
    1f48:	98 2f       	mov	r25, r24
    1f4a:	80 e0       	ldi	r24, 0x00	; 0
    1f4c:	65 e0       	ldi	r22, 0x05	; 5
    1f4e:	49 2f       	mov	r20, r25
    1f50:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB7_ID,GET_BIT(command,3));
    1f54:	fe 01       	movw	r30, r28
    1f56:	ed 59       	subi	r30, 0x9D	; 157
    1f58:	ff 4f       	sbci	r31, 0xFF	; 255
    1f5a:	80 81       	ld	r24, Z
    1f5c:	88 2f       	mov	r24, r24
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	88 70       	andi	r24, 0x08	; 8
    1f62:	90 70       	andi	r25, 0x00	; 0
    1f64:	95 95       	asr	r25
    1f66:	87 95       	ror	r24
    1f68:	95 95       	asr	r25
    1f6a:	87 95       	ror	r24
    1f6c:	95 95       	asr	r25
    1f6e:	87 95       	ror	r24
    1f70:	98 2f       	mov	r25, r24
    1f72:	80 e0       	ldi	r24, 0x00	; 0
    1f74:	66 e0       	ldi	r22, 0x06	; 6
    1f76:	49 2f       	mov	r20, r25
    1f78:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    1f7c:	80 e0       	ldi	r24, 0x00	; 0
    1f7e:	90 e0       	ldi	r25, 0x00	; 0
    1f80:	a0 e8       	ldi	r26, 0x80	; 128
    1f82:	bf e3       	ldi	r27, 0x3F	; 63
    1f84:	89 8f       	std	Y+25, r24	; 0x19
    1f86:	9a 8f       	std	Y+26, r25	; 0x1a
    1f88:	ab 8f       	std	Y+27, r26	; 0x1b
    1f8a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f8c:	69 8d       	ldd	r22, Y+25	; 0x19
    1f8e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f90:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f92:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f94:	20 e0       	ldi	r18, 0x00	; 0
    1f96:	30 e0       	ldi	r19, 0x00	; 0
    1f98:	4a e7       	ldi	r20, 0x7A	; 122
    1f9a:	55 e4       	ldi	r21, 0x45	; 69
    1f9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fa0:	dc 01       	movw	r26, r24
    1fa2:	cb 01       	movw	r24, r22
    1fa4:	8d 8b       	std	Y+21, r24	; 0x15
    1fa6:	9e 8b       	std	Y+22, r25	; 0x16
    1fa8:	af 8b       	std	Y+23, r26	; 0x17
    1faa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1fac:	6d 89       	ldd	r22, Y+21	; 0x15
    1fae:	7e 89       	ldd	r23, Y+22	; 0x16
    1fb0:	8f 89       	ldd	r24, Y+23	; 0x17
    1fb2:	98 8d       	ldd	r25, Y+24	; 0x18
    1fb4:	20 e0       	ldi	r18, 0x00	; 0
    1fb6:	30 e0       	ldi	r19, 0x00	; 0
    1fb8:	40 e8       	ldi	r20, 0x80	; 128
    1fba:	5f e3       	ldi	r21, 0x3F	; 63
    1fbc:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1fc0:	88 23       	and	r24, r24
    1fc2:	2c f4       	brge	.+10     	; 0x1fce <LCD_sendCommand+0x75e>
		__ticks = 1;
    1fc4:	81 e0       	ldi	r24, 0x01	; 1
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	9c 8b       	std	Y+20, r25	; 0x14
    1fca:	8b 8b       	std	Y+19, r24	; 0x13
    1fcc:	3f c0       	rjmp	.+126    	; 0x204c <LCD_sendCommand+0x7dc>
	else if (__tmp > 65535)
    1fce:	6d 89       	ldd	r22, Y+21	; 0x15
    1fd0:	7e 89       	ldd	r23, Y+22	; 0x16
    1fd2:	8f 89       	ldd	r24, Y+23	; 0x17
    1fd4:	98 8d       	ldd	r25, Y+24	; 0x18
    1fd6:	20 e0       	ldi	r18, 0x00	; 0
    1fd8:	3f ef       	ldi	r19, 0xFF	; 255
    1fda:	4f e7       	ldi	r20, 0x7F	; 127
    1fdc:	57 e4       	ldi	r21, 0x47	; 71
    1fde:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1fe2:	18 16       	cp	r1, r24
    1fe4:	4c f5       	brge	.+82     	; 0x2038 <LCD_sendCommand+0x7c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fe6:	69 8d       	ldd	r22, Y+25	; 0x19
    1fe8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1fea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1fec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1fee:	20 e0       	ldi	r18, 0x00	; 0
    1ff0:	30 e0       	ldi	r19, 0x00	; 0
    1ff2:	40 e2       	ldi	r20, 0x20	; 32
    1ff4:	51 e4       	ldi	r21, 0x41	; 65
    1ff6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ffa:	dc 01       	movw	r26, r24
    1ffc:	cb 01       	movw	r24, r22
    1ffe:	bc 01       	movw	r22, r24
    2000:	cd 01       	movw	r24, r26
    2002:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2006:	dc 01       	movw	r26, r24
    2008:	cb 01       	movw	r24, r22
    200a:	9c 8b       	std	Y+20, r25	; 0x14
    200c:	8b 8b       	std	Y+19, r24	; 0x13
    200e:	0f c0       	rjmp	.+30     	; 0x202e <LCD_sendCommand+0x7be>
    2010:	80 e9       	ldi	r24, 0x90	; 144
    2012:	91 e0       	ldi	r25, 0x01	; 1
    2014:	9a 8b       	std	Y+18, r25	; 0x12
    2016:	89 8b       	std	Y+17, r24	; 0x11
    2018:	89 89       	ldd	r24, Y+17	; 0x11
    201a:	9a 89       	ldd	r25, Y+18	; 0x12
    201c:	01 97       	sbiw	r24, 0x01	; 1
    201e:	f1 f7       	brne	.-4      	; 0x201c <LCD_sendCommand+0x7ac>
    2020:	9a 8b       	std	Y+18, r25	; 0x12
    2022:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2024:	8b 89       	ldd	r24, Y+19	; 0x13
    2026:	9c 89       	ldd	r25, Y+20	; 0x14
    2028:	01 97       	sbiw	r24, 0x01	; 1
    202a:	9c 8b       	std	Y+20, r25	; 0x14
    202c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    202e:	8b 89       	ldd	r24, Y+19	; 0x13
    2030:	9c 89       	ldd	r25, Y+20	; 0x14
    2032:	00 97       	sbiw	r24, 0x00	; 0
    2034:	69 f7       	brne	.-38     	; 0x2010 <LCD_sendCommand+0x7a0>
    2036:	14 c0       	rjmp	.+40     	; 0x2060 <LCD_sendCommand+0x7f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2038:	6d 89       	ldd	r22, Y+21	; 0x15
    203a:	7e 89       	ldd	r23, Y+22	; 0x16
    203c:	8f 89       	ldd	r24, Y+23	; 0x17
    203e:	98 8d       	ldd	r25, Y+24	; 0x18
    2040:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2044:	dc 01       	movw	r26, r24
    2046:	cb 01       	movw	r24, r22
    2048:	9c 8b       	std	Y+20, r25	; 0x14
    204a:	8b 8b       	std	Y+19, r24	; 0x13
    204c:	8b 89       	ldd	r24, Y+19	; 0x13
    204e:	9c 89       	ldd	r25, Y+20	; 0x14
    2050:	98 8b       	std	Y+16, r25	; 0x10
    2052:	8f 87       	std	Y+15, r24	; 0x0f
    2054:	8f 85       	ldd	r24, Y+15	; 0x0f
    2056:	98 89       	ldd	r25, Y+16	; 0x10
    2058:	01 97       	sbiw	r24, 0x01	; 1
    205a:	f1 f7       	brne	.-4      	; 0x2058 <LCD_sendCommand+0x7e8>
    205c:	98 8b       	std	Y+16, r25	; 0x10
    205e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_LOW);
    2060:	80 e0       	ldi	r24, 0x00	; 0
    2062:	62 e0       	ldi	r22, 0x02	; 2
    2064:	40 e0       	ldi	r20, 0x00	; 0
    2066:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    206a:	80 e0       	ldi	r24, 0x00	; 0
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	a0 e8       	ldi	r26, 0x80	; 128
    2070:	bf e3       	ldi	r27, 0x3F	; 63
    2072:	8b 87       	std	Y+11, r24	; 0x0b
    2074:	9c 87       	std	Y+12, r25	; 0x0c
    2076:	ad 87       	std	Y+13, r26	; 0x0d
    2078:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    207a:	6b 85       	ldd	r22, Y+11	; 0x0b
    207c:	7c 85       	ldd	r23, Y+12	; 0x0c
    207e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2080:	9e 85       	ldd	r25, Y+14	; 0x0e
    2082:	20 e0       	ldi	r18, 0x00	; 0
    2084:	30 e0       	ldi	r19, 0x00	; 0
    2086:	4a e7       	ldi	r20, 0x7A	; 122
    2088:	55 e4       	ldi	r21, 0x45	; 69
    208a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    208e:	dc 01       	movw	r26, r24
    2090:	cb 01       	movw	r24, r22
    2092:	8f 83       	std	Y+7, r24	; 0x07
    2094:	98 87       	std	Y+8, r25	; 0x08
    2096:	a9 87       	std	Y+9, r26	; 0x09
    2098:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    209a:	6f 81       	ldd	r22, Y+7	; 0x07
    209c:	78 85       	ldd	r23, Y+8	; 0x08
    209e:	89 85       	ldd	r24, Y+9	; 0x09
    20a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    20a2:	20 e0       	ldi	r18, 0x00	; 0
    20a4:	30 e0       	ldi	r19, 0x00	; 0
    20a6:	40 e8       	ldi	r20, 0x80	; 128
    20a8:	5f e3       	ldi	r21, 0x3F	; 63
    20aa:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    20ae:	88 23       	and	r24, r24
    20b0:	2c f4       	brge	.+10     	; 0x20bc <LCD_sendCommand+0x84c>
		__ticks = 1;
    20b2:	81 e0       	ldi	r24, 0x01	; 1
    20b4:	90 e0       	ldi	r25, 0x00	; 0
    20b6:	9e 83       	std	Y+6, r25	; 0x06
    20b8:	8d 83       	std	Y+5, r24	; 0x05
    20ba:	3f c0       	rjmp	.+126    	; 0x213a <LCD_sendCommand+0x8ca>
	else if (__tmp > 65535)
    20bc:	6f 81       	ldd	r22, Y+7	; 0x07
    20be:	78 85       	ldd	r23, Y+8	; 0x08
    20c0:	89 85       	ldd	r24, Y+9	; 0x09
    20c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    20c4:	20 e0       	ldi	r18, 0x00	; 0
    20c6:	3f ef       	ldi	r19, 0xFF	; 255
    20c8:	4f e7       	ldi	r20, 0x7F	; 127
    20ca:	57 e4       	ldi	r21, 0x47	; 71
    20cc:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    20d0:	18 16       	cp	r1, r24
    20d2:	4c f5       	brge	.+82     	; 0x2126 <LCD_sendCommand+0x8b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    20d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    20d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    20da:	9e 85       	ldd	r25, Y+14	; 0x0e
    20dc:	20 e0       	ldi	r18, 0x00	; 0
    20de:	30 e0       	ldi	r19, 0x00	; 0
    20e0:	40 e2       	ldi	r20, 0x20	; 32
    20e2:	51 e4       	ldi	r21, 0x41	; 65
    20e4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20e8:	dc 01       	movw	r26, r24
    20ea:	cb 01       	movw	r24, r22
    20ec:	bc 01       	movw	r22, r24
    20ee:	cd 01       	movw	r24, r26
    20f0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20f4:	dc 01       	movw	r26, r24
    20f6:	cb 01       	movw	r24, r22
    20f8:	9e 83       	std	Y+6, r25	; 0x06
    20fa:	8d 83       	std	Y+5, r24	; 0x05
    20fc:	0f c0       	rjmp	.+30     	; 0x211c <LCD_sendCommand+0x8ac>
    20fe:	80 e9       	ldi	r24, 0x90	; 144
    2100:	91 e0       	ldi	r25, 0x01	; 1
    2102:	9c 83       	std	Y+4, r25	; 0x04
    2104:	8b 83       	std	Y+3, r24	; 0x03
    2106:	8b 81       	ldd	r24, Y+3	; 0x03
    2108:	9c 81       	ldd	r25, Y+4	; 0x04
    210a:	01 97       	sbiw	r24, 0x01	; 1
    210c:	f1 f7       	brne	.-4      	; 0x210a <LCD_sendCommand+0x89a>
    210e:	9c 83       	std	Y+4, r25	; 0x04
    2110:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2112:	8d 81       	ldd	r24, Y+5	; 0x05
    2114:	9e 81       	ldd	r25, Y+6	; 0x06
    2116:	01 97       	sbiw	r24, 0x01	; 1
    2118:	9e 83       	std	Y+6, r25	; 0x06
    211a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    211c:	8d 81       	ldd	r24, Y+5	; 0x05
    211e:	9e 81       	ldd	r25, Y+6	; 0x06
    2120:	00 97       	sbiw	r24, 0x00	; 0
    2122:	69 f7       	brne	.-38     	; 0x20fe <LCD_sendCommand+0x88e>
    2124:	14 c0       	rjmp	.+40     	; 0x214e <LCD_sendCommand+0x8de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2126:	6f 81       	ldd	r22, Y+7	; 0x07
    2128:	78 85       	ldd	r23, Y+8	; 0x08
    212a:	89 85       	ldd	r24, Y+9	; 0x09
    212c:	9a 85       	ldd	r25, Y+10	; 0x0a
    212e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2132:	dc 01       	movw	r26, r24
    2134:	cb 01       	movw	r24, r22
    2136:	9e 83       	std	Y+6, r25	; 0x06
    2138:	8d 83       	std	Y+5, r24	; 0x05
    213a:	8d 81       	ldd	r24, Y+5	; 0x05
    213c:	9e 81       	ldd	r25, Y+6	; 0x06
    213e:	9a 83       	std	Y+2, r25	; 0x02
    2140:	89 83       	std	Y+1, r24	; 0x01
    2142:	89 81       	ldd	r24, Y+1	; 0x01
    2144:	9a 81       	ldd	r25, Y+2	; 0x02
    2146:	01 97       	sbiw	r24, 0x01	; 1
    2148:	f1 f7       	brne	.-4      	; 0x2146 <LCD_sendCommand+0x8d6>
    214a:	9a 83       	std	Y+2, r25	; 0x02
    214c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

#endif

}
    214e:	cd 59       	subi	r28, 0x9D	; 157
    2150:	df 4f       	sbci	r29, 0xFF	; 255
    2152:	0f b6       	in	r0, 0x3f	; 63
    2154:	f8 94       	cli
    2156:	de bf       	out	0x3e, r29	; 62
    2158:	0f be       	out	0x3f, r0	; 63
    215a:	cd bf       	out	0x3d, r28	; 61
    215c:	cf 91       	pop	r28
    215e:	df 91       	pop	r29
    2160:	1f 91       	pop	r17
    2162:	0f 91       	pop	r16
    2164:	08 95       	ret

00002166 <LCD_displayChar>:

void LCD_displayChar(unsigned char data){
    2166:	0f 93       	push	r16
    2168:	1f 93       	push	r17
    216a:	df 93       	push	r29
    216c:	cf 93       	push	r28
    216e:	cd b7       	in	r28, 0x3d	; 61
    2170:	de b7       	in	r29, 0x3e	; 62
    2172:	c3 56       	subi	r28, 0x63	; 99
    2174:	d0 40       	sbci	r29, 0x00	; 0
    2176:	0f b6       	in	r0, 0x3f	; 63
    2178:	f8 94       	cli
    217a:	de bf       	out	0x3e, r29	; 62
    217c:	0f be       	out	0x3f, r0	; 63
    217e:	cd bf       	out	0x3d, r28	; 61
    2180:	fe 01       	movw	r30, r28
    2182:	ed 59       	subi	r30, 0x9D	; 157
    2184:	ff 4f       	sbci	r31, 0xFF	; 255
    2186:	80 83       	st	Z, r24
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
    2188:	80 e0       	ldi	r24, 0x00	; 0
    218a:	61 e0       	ldi	r22, 0x01	; 1
    218c:	41 e0       	ldi	r20, 0x01	; 1
    218e:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    2192:	fe 01       	movw	r30, r28
    2194:	e1 5a       	subi	r30, 0xA1	; 161
    2196:	ff 4f       	sbci	r31, 0xFF	; 255
    2198:	80 e0       	ldi	r24, 0x00	; 0
    219a:	90 e0       	ldi	r25, 0x00	; 0
    219c:	a0 e8       	ldi	r26, 0x80	; 128
    219e:	bf e3       	ldi	r27, 0x3F	; 63
    21a0:	80 83       	st	Z, r24
    21a2:	91 83       	std	Z+1, r25	; 0x01
    21a4:	a2 83       	std	Z+2, r26	; 0x02
    21a6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21a8:	8e 01       	movw	r16, r28
    21aa:	05 5a       	subi	r16, 0xA5	; 165
    21ac:	1f 4f       	sbci	r17, 0xFF	; 255
    21ae:	fe 01       	movw	r30, r28
    21b0:	e1 5a       	subi	r30, 0xA1	; 161
    21b2:	ff 4f       	sbci	r31, 0xFF	; 255
    21b4:	60 81       	ld	r22, Z
    21b6:	71 81       	ldd	r23, Z+1	; 0x01
    21b8:	82 81       	ldd	r24, Z+2	; 0x02
    21ba:	93 81       	ldd	r25, Z+3	; 0x03
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	4a e7       	ldi	r20, 0x7A	; 122
    21c2:	55 e4       	ldi	r21, 0x45	; 69
    21c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21c8:	dc 01       	movw	r26, r24
    21ca:	cb 01       	movw	r24, r22
    21cc:	f8 01       	movw	r30, r16
    21ce:	80 83       	st	Z, r24
    21d0:	91 83       	std	Z+1, r25	; 0x01
    21d2:	a2 83       	std	Z+2, r26	; 0x02
    21d4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    21d6:	fe 01       	movw	r30, r28
    21d8:	e5 5a       	subi	r30, 0xA5	; 165
    21da:	ff 4f       	sbci	r31, 0xFF	; 255
    21dc:	60 81       	ld	r22, Z
    21de:	71 81       	ldd	r23, Z+1	; 0x01
    21e0:	82 81       	ldd	r24, Z+2	; 0x02
    21e2:	93 81       	ldd	r25, Z+3	; 0x03
    21e4:	20 e0       	ldi	r18, 0x00	; 0
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	40 e8       	ldi	r20, 0x80	; 128
    21ea:	5f e3       	ldi	r21, 0x3F	; 63
    21ec:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    21f0:	88 23       	and	r24, r24
    21f2:	44 f4       	brge	.+16     	; 0x2204 <LCD_displayChar+0x9e>
		__ticks = 1;
    21f4:	fe 01       	movw	r30, r28
    21f6:	e7 5a       	subi	r30, 0xA7	; 167
    21f8:	ff 4f       	sbci	r31, 0xFF	; 255
    21fa:	81 e0       	ldi	r24, 0x01	; 1
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	91 83       	std	Z+1, r25	; 0x01
    2200:	80 83       	st	Z, r24
    2202:	64 c0       	rjmp	.+200    	; 0x22cc <LCD_displayChar+0x166>
	else if (__tmp > 65535)
    2204:	fe 01       	movw	r30, r28
    2206:	e5 5a       	subi	r30, 0xA5	; 165
    2208:	ff 4f       	sbci	r31, 0xFF	; 255
    220a:	60 81       	ld	r22, Z
    220c:	71 81       	ldd	r23, Z+1	; 0x01
    220e:	82 81       	ldd	r24, Z+2	; 0x02
    2210:	93 81       	ldd	r25, Z+3	; 0x03
    2212:	20 e0       	ldi	r18, 0x00	; 0
    2214:	3f ef       	ldi	r19, 0xFF	; 255
    2216:	4f e7       	ldi	r20, 0x7F	; 127
    2218:	57 e4       	ldi	r21, 0x47	; 71
    221a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    221e:	18 16       	cp	r1, r24
    2220:	0c f0       	brlt	.+2      	; 0x2224 <LCD_displayChar+0xbe>
    2222:	43 c0       	rjmp	.+134    	; 0x22aa <LCD_displayChar+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2224:	fe 01       	movw	r30, r28
    2226:	e1 5a       	subi	r30, 0xA1	; 161
    2228:	ff 4f       	sbci	r31, 0xFF	; 255
    222a:	60 81       	ld	r22, Z
    222c:	71 81       	ldd	r23, Z+1	; 0x01
    222e:	82 81       	ldd	r24, Z+2	; 0x02
    2230:	93 81       	ldd	r25, Z+3	; 0x03
    2232:	20 e0       	ldi	r18, 0x00	; 0
    2234:	30 e0       	ldi	r19, 0x00	; 0
    2236:	40 e2       	ldi	r20, 0x20	; 32
    2238:	51 e4       	ldi	r21, 0x41	; 65
    223a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    223e:	dc 01       	movw	r26, r24
    2240:	cb 01       	movw	r24, r22
    2242:	8e 01       	movw	r16, r28
    2244:	07 5a       	subi	r16, 0xA7	; 167
    2246:	1f 4f       	sbci	r17, 0xFF	; 255
    2248:	bc 01       	movw	r22, r24
    224a:	cd 01       	movw	r24, r26
    224c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2250:	dc 01       	movw	r26, r24
    2252:	cb 01       	movw	r24, r22
    2254:	f8 01       	movw	r30, r16
    2256:	91 83       	std	Z+1, r25	; 0x01
    2258:	80 83       	st	Z, r24
    225a:	1f c0       	rjmp	.+62     	; 0x229a <LCD_displayChar+0x134>
    225c:	fe 01       	movw	r30, r28
    225e:	e9 5a       	subi	r30, 0xA9	; 169
    2260:	ff 4f       	sbci	r31, 0xFF	; 255
    2262:	80 e9       	ldi	r24, 0x90	; 144
    2264:	91 e0       	ldi	r25, 0x01	; 1
    2266:	91 83       	std	Z+1, r25	; 0x01
    2268:	80 83       	st	Z, r24
    226a:	fe 01       	movw	r30, r28
    226c:	e9 5a       	subi	r30, 0xA9	; 169
    226e:	ff 4f       	sbci	r31, 0xFF	; 255
    2270:	80 81       	ld	r24, Z
    2272:	91 81       	ldd	r25, Z+1	; 0x01
    2274:	01 97       	sbiw	r24, 0x01	; 1
    2276:	f1 f7       	brne	.-4      	; 0x2274 <LCD_displayChar+0x10e>
    2278:	fe 01       	movw	r30, r28
    227a:	e9 5a       	subi	r30, 0xA9	; 169
    227c:	ff 4f       	sbci	r31, 0xFF	; 255
    227e:	91 83       	std	Z+1, r25	; 0x01
    2280:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2282:	de 01       	movw	r26, r28
    2284:	a7 5a       	subi	r26, 0xA7	; 167
    2286:	bf 4f       	sbci	r27, 0xFF	; 255
    2288:	fe 01       	movw	r30, r28
    228a:	e7 5a       	subi	r30, 0xA7	; 167
    228c:	ff 4f       	sbci	r31, 0xFF	; 255
    228e:	80 81       	ld	r24, Z
    2290:	91 81       	ldd	r25, Z+1	; 0x01
    2292:	01 97       	sbiw	r24, 0x01	; 1
    2294:	11 96       	adiw	r26, 0x01	; 1
    2296:	9c 93       	st	X, r25
    2298:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    229a:	fe 01       	movw	r30, r28
    229c:	e7 5a       	subi	r30, 0xA7	; 167
    229e:	ff 4f       	sbci	r31, 0xFF	; 255
    22a0:	80 81       	ld	r24, Z
    22a2:	91 81       	ldd	r25, Z+1	; 0x01
    22a4:	00 97       	sbiw	r24, 0x00	; 0
    22a6:	d1 f6       	brne	.-76     	; 0x225c <LCD_displayChar+0xf6>
    22a8:	27 c0       	rjmp	.+78     	; 0x22f8 <LCD_displayChar+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22aa:	8e 01       	movw	r16, r28
    22ac:	07 5a       	subi	r16, 0xA7	; 167
    22ae:	1f 4f       	sbci	r17, 0xFF	; 255
    22b0:	fe 01       	movw	r30, r28
    22b2:	e5 5a       	subi	r30, 0xA5	; 165
    22b4:	ff 4f       	sbci	r31, 0xFF	; 255
    22b6:	60 81       	ld	r22, Z
    22b8:	71 81       	ldd	r23, Z+1	; 0x01
    22ba:	82 81       	ldd	r24, Z+2	; 0x02
    22bc:	93 81       	ldd	r25, Z+3	; 0x03
    22be:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22c2:	dc 01       	movw	r26, r24
    22c4:	cb 01       	movw	r24, r22
    22c6:	f8 01       	movw	r30, r16
    22c8:	91 83       	std	Z+1, r25	; 0x01
    22ca:	80 83       	st	Z, r24
    22cc:	de 01       	movw	r26, r28
    22ce:	ab 5a       	subi	r26, 0xAB	; 171
    22d0:	bf 4f       	sbci	r27, 0xFF	; 255
    22d2:	fe 01       	movw	r30, r28
    22d4:	e7 5a       	subi	r30, 0xA7	; 167
    22d6:	ff 4f       	sbci	r31, 0xFF	; 255
    22d8:	80 81       	ld	r24, Z
    22da:	91 81       	ldd	r25, Z+1	; 0x01
    22dc:	8d 93       	st	X+, r24
    22de:	9c 93       	st	X, r25
    22e0:	fe 01       	movw	r30, r28
    22e2:	eb 5a       	subi	r30, 0xAB	; 171
    22e4:	ff 4f       	sbci	r31, 0xFF	; 255
    22e6:	80 81       	ld	r24, Z
    22e8:	91 81       	ldd	r25, Z+1	; 0x01
    22ea:	01 97       	sbiw	r24, 0x01	; 1
    22ec:	f1 f7       	brne	.-4      	; 0x22ea <LCD_displayChar+0x184>
    22ee:	fe 01       	movw	r30, r28
    22f0:	eb 5a       	subi	r30, 0xAB	; 171
    22f2:	ff 4f       	sbci	r31, 0xFF	; 255
    22f4:	91 83       	std	Z+1, r25	; 0x01
    22f6:	80 83       	st	Z, r24
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_HIGH);  /* Enable LCD E=1 */
    22f8:	80 e0       	ldi	r24, 0x00	; 0
    22fa:	62 e0       	ldi	r22, 0x02	; 2
    22fc:	41 e0       	ldi	r20, 0x01	; 1
    22fe:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    2302:	fe 01       	movw	r30, r28
    2304:	ef 5a       	subi	r30, 0xAF	; 175
    2306:	ff 4f       	sbci	r31, 0xFF	; 255
    2308:	80 e0       	ldi	r24, 0x00	; 0
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	a0 e8       	ldi	r26, 0x80	; 128
    230e:	bf e3       	ldi	r27, 0x3F	; 63
    2310:	80 83       	st	Z, r24
    2312:	91 83       	std	Z+1, r25	; 0x01
    2314:	a2 83       	std	Z+2, r26	; 0x02
    2316:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2318:	8e 01       	movw	r16, r28
    231a:	03 5b       	subi	r16, 0xB3	; 179
    231c:	1f 4f       	sbci	r17, 0xFF	; 255
    231e:	fe 01       	movw	r30, r28
    2320:	ef 5a       	subi	r30, 0xAF	; 175
    2322:	ff 4f       	sbci	r31, 0xFF	; 255
    2324:	60 81       	ld	r22, Z
    2326:	71 81       	ldd	r23, Z+1	; 0x01
    2328:	82 81       	ldd	r24, Z+2	; 0x02
    232a:	93 81       	ldd	r25, Z+3	; 0x03
    232c:	20 e0       	ldi	r18, 0x00	; 0
    232e:	30 e0       	ldi	r19, 0x00	; 0
    2330:	4a e7       	ldi	r20, 0x7A	; 122
    2332:	55 e4       	ldi	r21, 0x45	; 69
    2334:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2338:	dc 01       	movw	r26, r24
    233a:	cb 01       	movw	r24, r22
    233c:	f8 01       	movw	r30, r16
    233e:	80 83       	st	Z, r24
    2340:	91 83       	std	Z+1, r25	; 0x01
    2342:	a2 83       	std	Z+2, r26	; 0x02
    2344:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2346:	fe 01       	movw	r30, r28
    2348:	e3 5b       	subi	r30, 0xB3	; 179
    234a:	ff 4f       	sbci	r31, 0xFF	; 255
    234c:	60 81       	ld	r22, Z
    234e:	71 81       	ldd	r23, Z+1	; 0x01
    2350:	82 81       	ldd	r24, Z+2	; 0x02
    2352:	93 81       	ldd	r25, Z+3	; 0x03
    2354:	20 e0       	ldi	r18, 0x00	; 0
    2356:	30 e0       	ldi	r19, 0x00	; 0
    2358:	40 e8       	ldi	r20, 0x80	; 128
    235a:	5f e3       	ldi	r21, 0x3F	; 63
    235c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2360:	88 23       	and	r24, r24
    2362:	44 f4       	brge	.+16     	; 0x2374 <LCD_displayChar+0x20e>
		__ticks = 1;
    2364:	fe 01       	movw	r30, r28
    2366:	e5 5b       	subi	r30, 0xB5	; 181
    2368:	ff 4f       	sbci	r31, 0xFF	; 255
    236a:	81 e0       	ldi	r24, 0x01	; 1
    236c:	90 e0       	ldi	r25, 0x00	; 0
    236e:	91 83       	std	Z+1, r25	; 0x01
    2370:	80 83       	st	Z, r24
    2372:	64 c0       	rjmp	.+200    	; 0x243c <LCD_displayChar+0x2d6>
	else if (__tmp > 65535)
    2374:	fe 01       	movw	r30, r28
    2376:	e3 5b       	subi	r30, 0xB3	; 179
    2378:	ff 4f       	sbci	r31, 0xFF	; 255
    237a:	60 81       	ld	r22, Z
    237c:	71 81       	ldd	r23, Z+1	; 0x01
    237e:	82 81       	ldd	r24, Z+2	; 0x02
    2380:	93 81       	ldd	r25, Z+3	; 0x03
    2382:	20 e0       	ldi	r18, 0x00	; 0
    2384:	3f ef       	ldi	r19, 0xFF	; 255
    2386:	4f e7       	ldi	r20, 0x7F	; 127
    2388:	57 e4       	ldi	r21, 0x47	; 71
    238a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    238e:	18 16       	cp	r1, r24
    2390:	0c f0       	brlt	.+2      	; 0x2394 <LCD_displayChar+0x22e>
    2392:	43 c0       	rjmp	.+134    	; 0x241a <LCD_displayChar+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2394:	fe 01       	movw	r30, r28
    2396:	ef 5a       	subi	r30, 0xAF	; 175
    2398:	ff 4f       	sbci	r31, 0xFF	; 255
    239a:	60 81       	ld	r22, Z
    239c:	71 81       	ldd	r23, Z+1	; 0x01
    239e:	82 81       	ldd	r24, Z+2	; 0x02
    23a0:	93 81       	ldd	r25, Z+3	; 0x03
    23a2:	20 e0       	ldi	r18, 0x00	; 0
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	40 e2       	ldi	r20, 0x20	; 32
    23a8:	51 e4       	ldi	r21, 0x41	; 65
    23aa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23ae:	dc 01       	movw	r26, r24
    23b0:	cb 01       	movw	r24, r22
    23b2:	8e 01       	movw	r16, r28
    23b4:	05 5b       	subi	r16, 0xB5	; 181
    23b6:	1f 4f       	sbci	r17, 0xFF	; 255
    23b8:	bc 01       	movw	r22, r24
    23ba:	cd 01       	movw	r24, r26
    23bc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23c0:	dc 01       	movw	r26, r24
    23c2:	cb 01       	movw	r24, r22
    23c4:	f8 01       	movw	r30, r16
    23c6:	91 83       	std	Z+1, r25	; 0x01
    23c8:	80 83       	st	Z, r24
    23ca:	1f c0       	rjmp	.+62     	; 0x240a <LCD_displayChar+0x2a4>
    23cc:	fe 01       	movw	r30, r28
    23ce:	e7 5b       	subi	r30, 0xB7	; 183
    23d0:	ff 4f       	sbci	r31, 0xFF	; 255
    23d2:	80 e9       	ldi	r24, 0x90	; 144
    23d4:	91 e0       	ldi	r25, 0x01	; 1
    23d6:	91 83       	std	Z+1, r25	; 0x01
    23d8:	80 83       	st	Z, r24
    23da:	fe 01       	movw	r30, r28
    23dc:	e7 5b       	subi	r30, 0xB7	; 183
    23de:	ff 4f       	sbci	r31, 0xFF	; 255
    23e0:	80 81       	ld	r24, Z
    23e2:	91 81       	ldd	r25, Z+1	; 0x01
    23e4:	01 97       	sbiw	r24, 0x01	; 1
    23e6:	f1 f7       	brne	.-4      	; 0x23e4 <LCD_displayChar+0x27e>
    23e8:	fe 01       	movw	r30, r28
    23ea:	e7 5b       	subi	r30, 0xB7	; 183
    23ec:	ff 4f       	sbci	r31, 0xFF	; 255
    23ee:	91 83       	std	Z+1, r25	; 0x01
    23f0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23f2:	de 01       	movw	r26, r28
    23f4:	a5 5b       	subi	r26, 0xB5	; 181
    23f6:	bf 4f       	sbci	r27, 0xFF	; 255
    23f8:	fe 01       	movw	r30, r28
    23fa:	e5 5b       	subi	r30, 0xB5	; 181
    23fc:	ff 4f       	sbci	r31, 0xFF	; 255
    23fe:	80 81       	ld	r24, Z
    2400:	91 81       	ldd	r25, Z+1	; 0x01
    2402:	01 97       	sbiw	r24, 0x01	; 1
    2404:	11 96       	adiw	r26, 0x01	; 1
    2406:	9c 93       	st	X, r25
    2408:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    240a:	fe 01       	movw	r30, r28
    240c:	e5 5b       	subi	r30, 0xB5	; 181
    240e:	ff 4f       	sbci	r31, 0xFF	; 255
    2410:	80 81       	ld	r24, Z
    2412:	91 81       	ldd	r25, Z+1	; 0x01
    2414:	00 97       	sbiw	r24, 0x00	; 0
    2416:	d1 f6       	brne	.-76     	; 0x23cc <LCD_displayChar+0x266>
    2418:	27 c0       	rjmp	.+78     	; 0x2468 <LCD_displayChar+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    241a:	8e 01       	movw	r16, r28
    241c:	05 5b       	subi	r16, 0xB5	; 181
    241e:	1f 4f       	sbci	r17, 0xFF	; 255
    2420:	fe 01       	movw	r30, r28
    2422:	e3 5b       	subi	r30, 0xB3	; 179
    2424:	ff 4f       	sbci	r31, 0xFF	; 255
    2426:	60 81       	ld	r22, Z
    2428:	71 81       	ldd	r23, Z+1	; 0x01
    242a:	82 81       	ldd	r24, Z+2	; 0x02
    242c:	93 81       	ldd	r25, Z+3	; 0x03
    242e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2432:	dc 01       	movw	r26, r24
    2434:	cb 01       	movw	r24, r22
    2436:	f8 01       	movw	r30, r16
    2438:	91 83       	std	Z+1, r25	; 0x01
    243a:	80 83       	st	Z, r24
    243c:	de 01       	movw	r26, r28
    243e:	a9 5b       	subi	r26, 0xB9	; 185
    2440:	bf 4f       	sbci	r27, 0xFF	; 255
    2442:	fe 01       	movw	r30, r28
    2444:	e5 5b       	subi	r30, 0xB5	; 181
    2446:	ff 4f       	sbci	r31, 0xFF	; 255
    2448:	80 81       	ld	r24, Z
    244a:	91 81       	ldd	r25, Z+1	; 0x01
    244c:	8d 93       	st	X+, r24
    244e:	9c 93       	st	X, r25
    2450:	fe 01       	movw	r30, r28
    2452:	e9 5b       	subi	r30, 0xB9	; 185
    2454:	ff 4f       	sbci	r31, 0xFF	; 255
    2456:	80 81       	ld	r24, Z
    2458:	91 81       	ldd	r25, Z+1	; 0x01
    245a:	01 97       	sbiw	r24, 0x01	; 1
    245c:	f1 f7       	brne	.-4      	; 0x245a <LCD_displayChar+0x2f4>
    245e:	fe 01       	movw	r30, r28
    2460:	e9 5b       	subi	r30, 0xB9	; 185
    2462:	ff 4f       	sbci	r31, 0xFF	; 255
    2464:	91 83       	std	Z+1, r25	; 0x01
    2466:	80 83       	st	Z, r24
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_MODE==4)
	/* out the required data to the data bus D4 --> D7 */
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB4_ID,GET_BIT(data,4));
    2468:	fe 01       	movw	r30, r28
    246a:	ed 59       	subi	r30, 0x9D	; 157
    246c:	ff 4f       	sbci	r31, 0xFF	; 255
    246e:	80 81       	ld	r24, Z
    2470:	88 2f       	mov	r24, r24
    2472:	90 e0       	ldi	r25, 0x00	; 0
    2474:	80 71       	andi	r24, 0x10	; 16
    2476:	90 70       	andi	r25, 0x00	; 0
    2478:	95 95       	asr	r25
    247a:	87 95       	ror	r24
    247c:	95 95       	asr	r25
    247e:	87 95       	ror	r24
    2480:	95 95       	asr	r25
    2482:	87 95       	ror	r24
    2484:	95 95       	asr	r25
    2486:	87 95       	ror	r24
    2488:	98 2f       	mov	r25, r24
    248a:	80 e0       	ldi	r24, 0x00	; 0
    248c:	63 e0       	ldi	r22, 0x03	; 3
    248e:	49 2f       	mov	r20, r25
    2490:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB5_ID,GET_BIT(data,5));
    2494:	fe 01       	movw	r30, r28
    2496:	ed 59       	subi	r30, 0x9D	; 157
    2498:	ff 4f       	sbci	r31, 0xFF	; 255
    249a:	80 81       	ld	r24, Z
    249c:	88 2f       	mov	r24, r24
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	80 72       	andi	r24, 0x20	; 32
    24a2:	90 70       	andi	r25, 0x00	; 0
    24a4:	95 95       	asr	r25
    24a6:	87 95       	ror	r24
    24a8:	95 95       	asr	r25
    24aa:	87 95       	ror	r24
    24ac:	95 95       	asr	r25
    24ae:	87 95       	ror	r24
    24b0:	95 95       	asr	r25
    24b2:	87 95       	ror	r24
    24b4:	95 95       	asr	r25
    24b6:	87 95       	ror	r24
    24b8:	98 2f       	mov	r25, r24
    24ba:	80 e0       	ldi	r24, 0x00	; 0
    24bc:	64 e0       	ldi	r22, 0x04	; 4
    24be:	49 2f       	mov	r20, r25
    24c0:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB6_ID,GET_BIT(data,6));
    24c4:	fe 01       	movw	r30, r28
    24c6:	ed 59       	subi	r30, 0x9D	; 157
    24c8:	ff 4f       	sbci	r31, 0xFF	; 255
    24ca:	80 81       	ld	r24, Z
    24cc:	88 2f       	mov	r24, r24
    24ce:	90 e0       	ldi	r25, 0x00	; 0
    24d0:	80 74       	andi	r24, 0x40	; 64
    24d2:	90 70       	andi	r25, 0x00	; 0
    24d4:	08 2e       	mov	r0, r24
    24d6:	89 2f       	mov	r24, r25
    24d8:	00 0c       	add	r0, r0
    24da:	88 1f       	adc	r24, r24
    24dc:	99 0b       	sbc	r25, r25
    24de:	00 0c       	add	r0, r0
    24e0:	88 1f       	adc	r24, r24
    24e2:	99 1f       	adc	r25, r25
    24e4:	98 2f       	mov	r25, r24
    24e6:	80 e0       	ldi	r24, 0x00	; 0
    24e8:	65 e0       	ldi	r22, 0x05	; 5
    24ea:	49 2f       	mov	r20, r25
    24ec:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB7_ID,GET_BIT(data,7));
    24f0:	fe 01       	movw	r30, r28
    24f2:	ed 59       	subi	r30, 0x9D	; 157
    24f4:	ff 4f       	sbci	r31, 0xFF	; 255
    24f6:	80 81       	ld	r24, Z
    24f8:	98 2f       	mov	r25, r24
    24fa:	99 1f       	adc	r25, r25
    24fc:	99 27       	eor	r25, r25
    24fe:	99 1f       	adc	r25, r25
    2500:	80 e0       	ldi	r24, 0x00	; 0
    2502:	66 e0       	ldi	r22, 0x06	; 6
    2504:	49 2f       	mov	r20, r25
    2506:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    250a:	fe 01       	movw	r30, r28
    250c:	ed 5b       	subi	r30, 0xBD	; 189
    250e:	ff 4f       	sbci	r31, 0xFF	; 255
    2510:	80 e0       	ldi	r24, 0x00	; 0
    2512:	90 e0       	ldi	r25, 0x00	; 0
    2514:	a0 e8       	ldi	r26, 0x80	; 128
    2516:	bf e3       	ldi	r27, 0x3F	; 63
    2518:	80 83       	st	Z, r24
    251a:	91 83       	std	Z+1, r25	; 0x01
    251c:	a2 83       	std	Z+2, r26	; 0x02
    251e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2520:	8e 01       	movw	r16, r28
    2522:	01 5c       	subi	r16, 0xC1	; 193
    2524:	1f 4f       	sbci	r17, 0xFF	; 255
    2526:	fe 01       	movw	r30, r28
    2528:	ed 5b       	subi	r30, 0xBD	; 189
    252a:	ff 4f       	sbci	r31, 0xFF	; 255
    252c:	60 81       	ld	r22, Z
    252e:	71 81       	ldd	r23, Z+1	; 0x01
    2530:	82 81       	ldd	r24, Z+2	; 0x02
    2532:	93 81       	ldd	r25, Z+3	; 0x03
    2534:	20 e0       	ldi	r18, 0x00	; 0
    2536:	30 e0       	ldi	r19, 0x00	; 0
    2538:	4a e7       	ldi	r20, 0x7A	; 122
    253a:	55 e4       	ldi	r21, 0x45	; 69
    253c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2540:	dc 01       	movw	r26, r24
    2542:	cb 01       	movw	r24, r22
    2544:	f8 01       	movw	r30, r16
    2546:	80 83       	st	Z, r24
    2548:	91 83       	std	Z+1, r25	; 0x01
    254a:	a2 83       	std	Z+2, r26	; 0x02
    254c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    254e:	fe 01       	movw	r30, r28
    2550:	ff 96       	adiw	r30, 0x3f	; 63
    2552:	60 81       	ld	r22, Z
    2554:	71 81       	ldd	r23, Z+1	; 0x01
    2556:	82 81       	ldd	r24, Z+2	; 0x02
    2558:	93 81       	ldd	r25, Z+3	; 0x03
    255a:	20 e0       	ldi	r18, 0x00	; 0
    255c:	30 e0       	ldi	r19, 0x00	; 0
    255e:	40 e8       	ldi	r20, 0x80	; 128
    2560:	5f e3       	ldi	r21, 0x3F	; 63
    2562:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2566:	88 23       	and	r24, r24
    2568:	2c f4       	brge	.+10     	; 0x2574 <LCD_displayChar+0x40e>
		__ticks = 1;
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	90 e0       	ldi	r25, 0x00	; 0
    256e:	9e af       	std	Y+62, r25	; 0x3e
    2570:	8d af       	std	Y+61, r24	; 0x3d
    2572:	46 c0       	rjmp	.+140    	; 0x2600 <LCD_displayChar+0x49a>
	else if (__tmp > 65535)
    2574:	fe 01       	movw	r30, r28
    2576:	ff 96       	adiw	r30, 0x3f	; 63
    2578:	60 81       	ld	r22, Z
    257a:	71 81       	ldd	r23, Z+1	; 0x01
    257c:	82 81       	ldd	r24, Z+2	; 0x02
    257e:	93 81       	ldd	r25, Z+3	; 0x03
    2580:	20 e0       	ldi	r18, 0x00	; 0
    2582:	3f ef       	ldi	r19, 0xFF	; 255
    2584:	4f e7       	ldi	r20, 0x7F	; 127
    2586:	57 e4       	ldi	r21, 0x47	; 71
    2588:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    258c:	18 16       	cp	r1, r24
    258e:	64 f5       	brge	.+88     	; 0x25e8 <LCD_displayChar+0x482>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2590:	fe 01       	movw	r30, r28
    2592:	ed 5b       	subi	r30, 0xBD	; 189
    2594:	ff 4f       	sbci	r31, 0xFF	; 255
    2596:	60 81       	ld	r22, Z
    2598:	71 81       	ldd	r23, Z+1	; 0x01
    259a:	82 81       	ldd	r24, Z+2	; 0x02
    259c:	93 81       	ldd	r25, Z+3	; 0x03
    259e:	20 e0       	ldi	r18, 0x00	; 0
    25a0:	30 e0       	ldi	r19, 0x00	; 0
    25a2:	40 e2       	ldi	r20, 0x20	; 32
    25a4:	51 e4       	ldi	r21, 0x41	; 65
    25a6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    25aa:	dc 01       	movw	r26, r24
    25ac:	cb 01       	movw	r24, r22
    25ae:	bc 01       	movw	r22, r24
    25b0:	cd 01       	movw	r24, r26
    25b2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    25b6:	dc 01       	movw	r26, r24
    25b8:	cb 01       	movw	r24, r22
    25ba:	9e af       	std	Y+62, r25	; 0x3e
    25bc:	8d af       	std	Y+61, r24	; 0x3d
    25be:	0f c0       	rjmp	.+30     	; 0x25de <LCD_displayChar+0x478>
    25c0:	80 e9       	ldi	r24, 0x90	; 144
    25c2:	91 e0       	ldi	r25, 0x01	; 1
    25c4:	9c af       	std	Y+60, r25	; 0x3c
    25c6:	8b af       	std	Y+59, r24	; 0x3b
    25c8:	8b ad       	ldd	r24, Y+59	; 0x3b
    25ca:	9c ad       	ldd	r25, Y+60	; 0x3c
    25cc:	01 97       	sbiw	r24, 0x01	; 1
    25ce:	f1 f7       	brne	.-4      	; 0x25cc <LCD_displayChar+0x466>
    25d0:	9c af       	std	Y+60, r25	; 0x3c
    25d2:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25d4:	8d ad       	ldd	r24, Y+61	; 0x3d
    25d6:	9e ad       	ldd	r25, Y+62	; 0x3e
    25d8:	01 97       	sbiw	r24, 0x01	; 1
    25da:	9e af       	std	Y+62, r25	; 0x3e
    25dc:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25de:	8d ad       	ldd	r24, Y+61	; 0x3d
    25e0:	9e ad       	ldd	r25, Y+62	; 0x3e
    25e2:	00 97       	sbiw	r24, 0x00	; 0
    25e4:	69 f7       	brne	.-38     	; 0x25c0 <LCD_displayChar+0x45a>
    25e6:	16 c0       	rjmp	.+44     	; 0x2614 <LCD_displayChar+0x4ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25e8:	fe 01       	movw	r30, r28
    25ea:	ff 96       	adiw	r30, 0x3f	; 63
    25ec:	60 81       	ld	r22, Z
    25ee:	71 81       	ldd	r23, Z+1	; 0x01
    25f0:	82 81       	ldd	r24, Z+2	; 0x02
    25f2:	93 81       	ldd	r25, Z+3	; 0x03
    25f4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    25f8:	dc 01       	movw	r26, r24
    25fa:	cb 01       	movw	r24, r22
    25fc:	9e af       	std	Y+62, r25	; 0x3e
    25fe:	8d af       	std	Y+61, r24	; 0x3d
    2600:	8d ad       	ldd	r24, Y+61	; 0x3d
    2602:	9e ad       	ldd	r25, Y+62	; 0x3e
    2604:	9a af       	std	Y+58, r25	; 0x3a
    2606:	89 af       	std	Y+57, r24	; 0x39
    2608:	89 ad       	ldd	r24, Y+57	; 0x39
    260a:	9a ad       	ldd	r25, Y+58	; 0x3a
    260c:	01 97       	sbiw	r24, 0x01	; 1
    260e:	f1 f7       	brne	.-4      	; 0x260c <LCD_displayChar+0x4a6>
    2610:	9a af       	std	Y+58, r25	; 0x3a
    2612:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_LOW);/* Disable LCD E=0 */
    2614:	80 e0       	ldi	r24, 0x00	; 0
    2616:	62 e0       	ldi	r22, 0x02	; 2
    2618:	40 e0       	ldi	r20, 0x00	; 0
    261a:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    261e:	80 e0       	ldi	r24, 0x00	; 0
    2620:	90 e0       	ldi	r25, 0x00	; 0
    2622:	a0 e8       	ldi	r26, 0x80	; 128
    2624:	bf e3       	ldi	r27, 0x3F	; 63
    2626:	8d ab       	std	Y+53, r24	; 0x35
    2628:	9e ab       	std	Y+54, r25	; 0x36
    262a:	af ab       	std	Y+55, r26	; 0x37
    262c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    262e:	6d a9       	ldd	r22, Y+53	; 0x35
    2630:	7e a9       	ldd	r23, Y+54	; 0x36
    2632:	8f a9       	ldd	r24, Y+55	; 0x37
    2634:	98 ad       	ldd	r25, Y+56	; 0x38
    2636:	20 e0       	ldi	r18, 0x00	; 0
    2638:	30 e0       	ldi	r19, 0x00	; 0
    263a:	4a e7       	ldi	r20, 0x7A	; 122
    263c:	55 e4       	ldi	r21, 0x45	; 69
    263e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2642:	dc 01       	movw	r26, r24
    2644:	cb 01       	movw	r24, r22
    2646:	89 ab       	std	Y+49, r24	; 0x31
    2648:	9a ab       	std	Y+50, r25	; 0x32
    264a:	ab ab       	std	Y+51, r26	; 0x33
    264c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    264e:	69 a9       	ldd	r22, Y+49	; 0x31
    2650:	7a a9       	ldd	r23, Y+50	; 0x32
    2652:	8b a9       	ldd	r24, Y+51	; 0x33
    2654:	9c a9       	ldd	r25, Y+52	; 0x34
    2656:	20 e0       	ldi	r18, 0x00	; 0
    2658:	30 e0       	ldi	r19, 0x00	; 0
    265a:	40 e8       	ldi	r20, 0x80	; 128
    265c:	5f e3       	ldi	r21, 0x3F	; 63
    265e:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2662:	88 23       	and	r24, r24
    2664:	2c f4       	brge	.+10     	; 0x2670 <LCD_displayChar+0x50a>
		__ticks = 1;
    2666:	81 e0       	ldi	r24, 0x01	; 1
    2668:	90 e0       	ldi	r25, 0x00	; 0
    266a:	98 ab       	std	Y+48, r25	; 0x30
    266c:	8f a7       	std	Y+47, r24	; 0x2f
    266e:	3f c0       	rjmp	.+126    	; 0x26ee <LCD_displayChar+0x588>
	else if (__tmp > 65535)
    2670:	69 a9       	ldd	r22, Y+49	; 0x31
    2672:	7a a9       	ldd	r23, Y+50	; 0x32
    2674:	8b a9       	ldd	r24, Y+51	; 0x33
    2676:	9c a9       	ldd	r25, Y+52	; 0x34
    2678:	20 e0       	ldi	r18, 0x00	; 0
    267a:	3f ef       	ldi	r19, 0xFF	; 255
    267c:	4f e7       	ldi	r20, 0x7F	; 127
    267e:	57 e4       	ldi	r21, 0x47	; 71
    2680:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2684:	18 16       	cp	r1, r24
    2686:	4c f5       	brge	.+82     	; 0x26da <LCD_displayChar+0x574>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2688:	6d a9       	ldd	r22, Y+53	; 0x35
    268a:	7e a9       	ldd	r23, Y+54	; 0x36
    268c:	8f a9       	ldd	r24, Y+55	; 0x37
    268e:	98 ad       	ldd	r25, Y+56	; 0x38
    2690:	20 e0       	ldi	r18, 0x00	; 0
    2692:	30 e0       	ldi	r19, 0x00	; 0
    2694:	40 e2       	ldi	r20, 0x20	; 32
    2696:	51 e4       	ldi	r21, 0x41	; 65
    2698:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    269c:	dc 01       	movw	r26, r24
    269e:	cb 01       	movw	r24, r22
    26a0:	bc 01       	movw	r22, r24
    26a2:	cd 01       	movw	r24, r26
    26a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26a8:	dc 01       	movw	r26, r24
    26aa:	cb 01       	movw	r24, r22
    26ac:	98 ab       	std	Y+48, r25	; 0x30
    26ae:	8f a7       	std	Y+47, r24	; 0x2f
    26b0:	0f c0       	rjmp	.+30     	; 0x26d0 <LCD_displayChar+0x56a>
    26b2:	80 e9       	ldi	r24, 0x90	; 144
    26b4:	91 e0       	ldi	r25, 0x01	; 1
    26b6:	9e a7       	std	Y+46, r25	; 0x2e
    26b8:	8d a7       	std	Y+45, r24	; 0x2d
    26ba:	8d a5       	ldd	r24, Y+45	; 0x2d
    26bc:	9e a5       	ldd	r25, Y+46	; 0x2e
    26be:	01 97       	sbiw	r24, 0x01	; 1
    26c0:	f1 f7       	brne	.-4      	; 0x26be <LCD_displayChar+0x558>
    26c2:	9e a7       	std	Y+46, r25	; 0x2e
    26c4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26c6:	8f a5       	ldd	r24, Y+47	; 0x2f
    26c8:	98 a9       	ldd	r25, Y+48	; 0x30
    26ca:	01 97       	sbiw	r24, 0x01	; 1
    26cc:	98 ab       	std	Y+48, r25	; 0x30
    26ce:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26d0:	8f a5       	ldd	r24, Y+47	; 0x2f
    26d2:	98 a9       	ldd	r25, Y+48	; 0x30
    26d4:	00 97       	sbiw	r24, 0x00	; 0
    26d6:	69 f7       	brne	.-38     	; 0x26b2 <LCD_displayChar+0x54c>
    26d8:	14 c0       	rjmp	.+40     	; 0x2702 <LCD_displayChar+0x59c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26da:	69 a9       	ldd	r22, Y+49	; 0x31
    26dc:	7a a9       	ldd	r23, Y+50	; 0x32
    26de:	8b a9       	ldd	r24, Y+51	; 0x33
    26e0:	9c a9       	ldd	r25, Y+52	; 0x34
    26e2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26e6:	dc 01       	movw	r26, r24
    26e8:	cb 01       	movw	r24, r22
    26ea:	98 ab       	std	Y+48, r25	; 0x30
    26ec:	8f a7       	std	Y+47, r24	; 0x2f
    26ee:	8f a5       	ldd	r24, Y+47	; 0x2f
    26f0:	98 a9       	ldd	r25, Y+48	; 0x30
    26f2:	9c a7       	std	Y+44, r25	; 0x2c
    26f4:	8b a7       	std	Y+43, r24	; 0x2b
    26f6:	8b a5       	ldd	r24, Y+43	; 0x2b
    26f8:	9c a5       	ldd	r25, Y+44	; 0x2c
    26fa:	01 97       	sbiw	r24, 0x01	; 1
    26fc:	f1 f7       	brne	.-4      	; 0x26fa <LCD_displayChar+0x594>
    26fe:	9c a7       	std	Y+44, r25	; 0x2c
    2700:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);/* delay for processing Th = 13ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_HIGH);
    2702:	80 e0       	ldi	r24, 0x00	; 0
    2704:	62 e0       	ldi	r22, 0x02	; 2
    2706:	41 e0       	ldi	r20, 0x01	; 1
    2708:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    270c:	80 e0       	ldi	r24, 0x00	; 0
    270e:	90 e0       	ldi	r25, 0x00	; 0
    2710:	a0 e8       	ldi	r26, 0x80	; 128
    2712:	bf e3       	ldi	r27, 0x3F	; 63
    2714:	8f a3       	std	Y+39, r24	; 0x27
    2716:	98 a7       	std	Y+40, r25	; 0x28
    2718:	a9 a7       	std	Y+41, r26	; 0x29
    271a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    271c:	6f a1       	ldd	r22, Y+39	; 0x27
    271e:	78 a5       	ldd	r23, Y+40	; 0x28
    2720:	89 a5       	ldd	r24, Y+41	; 0x29
    2722:	9a a5       	ldd	r25, Y+42	; 0x2a
    2724:	20 e0       	ldi	r18, 0x00	; 0
    2726:	30 e0       	ldi	r19, 0x00	; 0
    2728:	4a e7       	ldi	r20, 0x7A	; 122
    272a:	55 e4       	ldi	r21, 0x45	; 69
    272c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2730:	dc 01       	movw	r26, r24
    2732:	cb 01       	movw	r24, r22
    2734:	8b a3       	std	Y+35, r24	; 0x23
    2736:	9c a3       	std	Y+36, r25	; 0x24
    2738:	ad a3       	std	Y+37, r26	; 0x25
    273a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    273c:	6b a1       	ldd	r22, Y+35	; 0x23
    273e:	7c a1       	ldd	r23, Y+36	; 0x24
    2740:	8d a1       	ldd	r24, Y+37	; 0x25
    2742:	9e a1       	ldd	r25, Y+38	; 0x26
    2744:	20 e0       	ldi	r18, 0x00	; 0
    2746:	30 e0       	ldi	r19, 0x00	; 0
    2748:	40 e8       	ldi	r20, 0x80	; 128
    274a:	5f e3       	ldi	r21, 0x3F	; 63
    274c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2750:	88 23       	and	r24, r24
    2752:	2c f4       	brge	.+10     	; 0x275e <LCD_displayChar+0x5f8>
		__ticks = 1;
    2754:	81 e0       	ldi	r24, 0x01	; 1
    2756:	90 e0       	ldi	r25, 0x00	; 0
    2758:	9a a3       	std	Y+34, r25	; 0x22
    275a:	89 a3       	std	Y+33, r24	; 0x21
    275c:	3f c0       	rjmp	.+126    	; 0x27dc <LCD_displayChar+0x676>
	else if (__tmp > 65535)
    275e:	6b a1       	ldd	r22, Y+35	; 0x23
    2760:	7c a1       	ldd	r23, Y+36	; 0x24
    2762:	8d a1       	ldd	r24, Y+37	; 0x25
    2764:	9e a1       	ldd	r25, Y+38	; 0x26
    2766:	20 e0       	ldi	r18, 0x00	; 0
    2768:	3f ef       	ldi	r19, 0xFF	; 255
    276a:	4f e7       	ldi	r20, 0x7F	; 127
    276c:	57 e4       	ldi	r21, 0x47	; 71
    276e:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2772:	18 16       	cp	r1, r24
    2774:	4c f5       	brge	.+82     	; 0x27c8 <LCD_displayChar+0x662>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2776:	6f a1       	ldd	r22, Y+39	; 0x27
    2778:	78 a5       	ldd	r23, Y+40	; 0x28
    277a:	89 a5       	ldd	r24, Y+41	; 0x29
    277c:	9a a5       	ldd	r25, Y+42	; 0x2a
    277e:	20 e0       	ldi	r18, 0x00	; 0
    2780:	30 e0       	ldi	r19, 0x00	; 0
    2782:	40 e2       	ldi	r20, 0x20	; 32
    2784:	51 e4       	ldi	r21, 0x41	; 65
    2786:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    278a:	dc 01       	movw	r26, r24
    278c:	cb 01       	movw	r24, r22
    278e:	bc 01       	movw	r22, r24
    2790:	cd 01       	movw	r24, r26
    2792:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2796:	dc 01       	movw	r26, r24
    2798:	cb 01       	movw	r24, r22
    279a:	9a a3       	std	Y+34, r25	; 0x22
    279c:	89 a3       	std	Y+33, r24	; 0x21
    279e:	0f c0       	rjmp	.+30     	; 0x27be <LCD_displayChar+0x658>
    27a0:	80 e9       	ldi	r24, 0x90	; 144
    27a2:	91 e0       	ldi	r25, 0x01	; 1
    27a4:	98 a3       	std	Y+32, r25	; 0x20
    27a6:	8f 8f       	std	Y+31, r24	; 0x1f
    27a8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    27aa:	98 a1       	ldd	r25, Y+32	; 0x20
    27ac:	01 97       	sbiw	r24, 0x01	; 1
    27ae:	f1 f7       	brne	.-4      	; 0x27ac <LCD_displayChar+0x646>
    27b0:	98 a3       	std	Y+32, r25	; 0x20
    27b2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27b4:	89 a1       	ldd	r24, Y+33	; 0x21
    27b6:	9a a1       	ldd	r25, Y+34	; 0x22
    27b8:	01 97       	sbiw	r24, 0x01	; 1
    27ba:	9a a3       	std	Y+34, r25	; 0x22
    27bc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27be:	89 a1       	ldd	r24, Y+33	; 0x21
    27c0:	9a a1       	ldd	r25, Y+34	; 0x22
    27c2:	00 97       	sbiw	r24, 0x00	; 0
    27c4:	69 f7       	brne	.-38     	; 0x27a0 <LCD_displayChar+0x63a>
    27c6:	14 c0       	rjmp	.+40     	; 0x27f0 <LCD_displayChar+0x68a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27c8:	6b a1       	ldd	r22, Y+35	; 0x23
    27ca:	7c a1       	ldd	r23, Y+36	; 0x24
    27cc:	8d a1       	ldd	r24, Y+37	; 0x25
    27ce:	9e a1       	ldd	r25, Y+38	; 0x26
    27d0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    27d4:	dc 01       	movw	r26, r24
    27d6:	cb 01       	movw	r24, r22
    27d8:	9a a3       	std	Y+34, r25	; 0x22
    27da:	89 a3       	std	Y+33, r24	; 0x21
    27dc:	89 a1       	ldd	r24, Y+33	; 0x21
    27de:	9a a1       	ldd	r25, Y+34	; 0x22
    27e0:	9e 8f       	std	Y+30, r25	; 0x1e
    27e2:	8d 8f       	std	Y+29, r24	; 0x1d
    27e4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    27e6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    27e8:	01 97       	sbiw	r24, 0x01	; 1
    27ea:	f1 f7       	brne	.-4      	; 0x27e8 <LCD_displayChar+0x682>
    27ec:	9e 8f       	std	Y+30, r25	; 0x1e
    27ee:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	/* out the rest of the required data to the data bus D4 --> D7 */
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB4_ID,GET_BIT(data,0));
    27f0:	fe 01       	movw	r30, r28
    27f2:	ed 59       	subi	r30, 0x9D	; 157
    27f4:	ff 4f       	sbci	r31, 0xFF	; 255
    27f6:	80 81       	ld	r24, Z
    27f8:	98 2f       	mov	r25, r24
    27fa:	91 70       	andi	r25, 0x01	; 1
    27fc:	80 e0       	ldi	r24, 0x00	; 0
    27fe:	63 e0       	ldi	r22, 0x03	; 3
    2800:	49 2f       	mov	r20, r25
    2802:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB5_ID,GET_BIT(data,1));
    2806:	fe 01       	movw	r30, r28
    2808:	ed 59       	subi	r30, 0x9D	; 157
    280a:	ff 4f       	sbci	r31, 0xFF	; 255
    280c:	80 81       	ld	r24, Z
    280e:	88 2f       	mov	r24, r24
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	82 70       	andi	r24, 0x02	; 2
    2814:	90 70       	andi	r25, 0x00	; 0
    2816:	95 95       	asr	r25
    2818:	87 95       	ror	r24
    281a:	98 2f       	mov	r25, r24
    281c:	80 e0       	ldi	r24, 0x00	; 0
    281e:	64 e0       	ldi	r22, 0x04	; 4
    2820:	49 2f       	mov	r20, r25
    2822:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB6_ID,GET_BIT(data,2));
    2826:	fe 01       	movw	r30, r28
    2828:	ed 59       	subi	r30, 0x9D	; 157
    282a:	ff 4f       	sbci	r31, 0xFF	; 255
    282c:	80 81       	ld	r24, Z
    282e:	88 2f       	mov	r24, r24
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	84 70       	andi	r24, 0x04	; 4
    2834:	90 70       	andi	r25, 0x00	; 0
    2836:	95 95       	asr	r25
    2838:	87 95       	ror	r24
    283a:	95 95       	asr	r25
    283c:	87 95       	ror	r24
    283e:	98 2f       	mov	r25, r24
    2840:	80 e0       	ldi	r24, 0x00	; 0
    2842:	65 e0       	ldi	r22, 0x05	; 5
    2844:	49 2f       	mov	r20, r25
    2846:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
	GPIO_writePin(LCD_DATA_PATH_REG,LCD_DB7_ID,GET_BIT(data,3));
    284a:	fe 01       	movw	r30, r28
    284c:	ed 59       	subi	r30, 0x9D	; 157
    284e:	ff 4f       	sbci	r31, 0xFF	; 255
    2850:	80 81       	ld	r24, Z
    2852:	88 2f       	mov	r24, r24
    2854:	90 e0       	ldi	r25, 0x00	; 0
    2856:	88 70       	andi	r24, 0x08	; 8
    2858:	90 70       	andi	r25, 0x00	; 0
    285a:	95 95       	asr	r25
    285c:	87 95       	ror	r24
    285e:	95 95       	asr	r25
    2860:	87 95       	ror	r24
    2862:	95 95       	asr	r25
    2864:	87 95       	ror	r24
    2866:	98 2f       	mov	r25, r24
    2868:	80 e0       	ldi	r24, 0x00	; 0
    286a:	66 e0       	ldi	r22, 0x06	; 6
    286c:	49 2f       	mov	r20, r25
    286e:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    2872:	80 e0       	ldi	r24, 0x00	; 0
    2874:	90 e0       	ldi	r25, 0x00	; 0
    2876:	a0 e8       	ldi	r26, 0x80	; 128
    2878:	bf e3       	ldi	r27, 0x3F	; 63
    287a:	89 8f       	std	Y+25, r24	; 0x19
    287c:	9a 8f       	std	Y+26, r25	; 0x1a
    287e:	ab 8f       	std	Y+27, r26	; 0x1b
    2880:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2882:	69 8d       	ldd	r22, Y+25	; 0x19
    2884:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2886:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2888:	9c 8d       	ldd	r25, Y+28	; 0x1c
    288a:	20 e0       	ldi	r18, 0x00	; 0
    288c:	30 e0       	ldi	r19, 0x00	; 0
    288e:	4a e7       	ldi	r20, 0x7A	; 122
    2890:	55 e4       	ldi	r21, 0x45	; 69
    2892:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2896:	dc 01       	movw	r26, r24
    2898:	cb 01       	movw	r24, r22
    289a:	8d 8b       	std	Y+21, r24	; 0x15
    289c:	9e 8b       	std	Y+22, r25	; 0x16
    289e:	af 8b       	std	Y+23, r26	; 0x17
    28a0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    28a2:	6d 89       	ldd	r22, Y+21	; 0x15
    28a4:	7e 89       	ldd	r23, Y+22	; 0x16
    28a6:	8f 89       	ldd	r24, Y+23	; 0x17
    28a8:	98 8d       	ldd	r25, Y+24	; 0x18
    28aa:	20 e0       	ldi	r18, 0x00	; 0
    28ac:	30 e0       	ldi	r19, 0x00	; 0
    28ae:	40 e8       	ldi	r20, 0x80	; 128
    28b0:	5f e3       	ldi	r21, 0x3F	; 63
    28b2:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    28b6:	88 23       	and	r24, r24
    28b8:	2c f4       	brge	.+10     	; 0x28c4 <LCD_displayChar+0x75e>
		__ticks = 1;
    28ba:	81 e0       	ldi	r24, 0x01	; 1
    28bc:	90 e0       	ldi	r25, 0x00	; 0
    28be:	9c 8b       	std	Y+20, r25	; 0x14
    28c0:	8b 8b       	std	Y+19, r24	; 0x13
    28c2:	3f c0       	rjmp	.+126    	; 0x2942 <LCD_displayChar+0x7dc>
	else if (__tmp > 65535)
    28c4:	6d 89       	ldd	r22, Y+21	; 0x15
    28c6:	7e 89       	ldd	r23, Y+22	; 0x16
    28c8:	8f 89       	ldd	r24, Y+23	; 0x17
    28ca:	98 8d       	ldd	r25, Y+24	; 0x18
    28cc:	20 e0       	ldi	r18, 0x00	; 0
    28ce:	3f ef       	ldi	r19, 0xFF	; 255
    28d0:	4f e7       	ldi	r20, 0x7F	; 127
    28d2:	57 e4       	ldi	r21, 0x47	; 71
    28d4:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    28d8:	18 16       	cp	r1, r24
    28da:	4c f5       	brge	.+82     	; 0x292e <LCD_displayChar+0x7c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28dc:	69 8d       	ldd	r22, Y+25	; 0x19
    28de:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28e4:	20 e0       	ldi	r18, 0x00	; 0
    28e6:	30 e0       	ldi	r19, 0x00	; 0
    28e8:	40 e2       	ldi	r20, 0x20	; 32
    28ea:	51 e4       	ldi	r21, 0x41	; 65
    28ec:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    28f0:	dc 01       	movw	r26, r24
    28f2:	cb 01       	movw	r24, r22
    28f4:	bc 01       	movw	r22, r24
    28f6:	cd 01       	movw	r24, r26
    28f8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    28fc:	dc 01       	movw	r26, r24
    28fe:	cb 01       	movw	r24, r22
    2900:	9c 8b       	std	Y+20, r25	; 0x14
    2902:	8b 8b       	std	Y+19, r24	; 0x13
    2904:	0f c0       	rjmp	.+30     	; 0x2924 <LCD_displayChar+0x7be>
    2906:	80 e9       	ldi	r24, 0x90	; 144
    2908:	91 e0       	ldi	r25, 0x01	; 1
    290a:	9a 8b       	std	Y+18, r25	; 0x12
    290c:	89 8b       	std	Y+17, r24	; 0x11
    290e:	89 89       	ldd	r24, Y+17	; 0x11
    2910:	9a 89       	ldd	r25, Y+18	; 0x12
    2912:	01 97       	sbiw	r24, 0x01	; 1
    2914:	f1 f7       	brne	.-4      	; 0x2912 <LCD_displayChar+0x7ac>
    2916:	9a 8b       	std	Y+18, r25	; 0x12
    2918:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    291a:	8b 89       	ldd	r24, Y+19	; 0x13
    291c:	9c 89       	ldd	r25, Y+20	; 0x14
    291e:	01 97       	sbiw	r24, 0x01	; 1
    2920:	9c 8b       	std	Y+20, r25	; 0x14
    2922:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2924:	8b 89       	ldd	r24, Y+19	; 0x13
    2926:	9c 89       	ldd	r25, Y+20	; 0x14
    2928:	00 97       	sbiw	r24, 0x00	; 0
    292a:	69 f7       	brne	.-38     	; 0x2906 <LCD_displayChar+0x7a0>
    292c:	14 c0       	rjmp	.+40     	; 0x2956 <LCD_displayChar+0x7f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    292e:	6d 89       	ldd	r22, Y+21	; 0x15
    2930:	7e 89       	ldd	r23, Y+22	; 0x16
    2932:	8f 89       	ldd	r24, Y+23	; 0x17
    2934:	98 8d       	ldd	r25, Y+24	; 0x18
    2936:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    293a:	dc 01       	movw	r26, r24
    293c:	cb 01       	movw	r24, r22
    293e:	9c 8b       	std	Y+20, r25	; 0x14
    2940:	8b 8b       	std	Y+19, r24	; 0x13
    2942:	8b 89       	ldd	r24, Y+19	; 0x13
    2944:	9c 89       	ldd	r25, Y+20	; 0x14
    2946:	98 8b       	std	Y+16, r25	; 0x10
    2948:	8f 87       	std	Y+15, r24	; 0x0f
    294a:	8f 85       	ldd	r24, Y+15	; 0x0f
    294c:	98 89       	ldd	r25, Y+16	; 0x10
    294e:	01 97       	sbiw	r24, 0x01	; 1
    2950:	f1 f7       	brne	.-4      	; 0x294e <LCD_displayChar+0x7e8>
    2952:	98 8b       	std	Y+16, r25	; 0x10
    2954:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    2956:	80 e0       	ldi	r24, 0x00	; 0
    2958:	62 e0       	ldi	r22, 0x02	; 2
    295a:	40 e0       	ldi	r20, 0x00	; 0
    295c:	0e 94 33 09 	call	0x1266	; 0x1266 <GPIO_writePin>
    2960:	80 e0       	ldi	r24, 0x00	; 0
    2962:	90 e0       	ldi	r25, 0x00	; 0
    2964:	a0 e8       	ldi	r26, 0x80	; 128
    2966:	bf e3       	ldi	r27, 0x3F	; 63
    2968:	8b 87       	std	Y+11, r24	; 0x0b
    296a:	9c 87       	std	Y+12, r25	; 0x0c
    296c:	ad 87       	std	Y+13, r26	; 0x0d
    296e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2970:	6b 85       	ldd	r22, Y+11	; 0x0b
    2972:	7c 85       	ldd	r23, Y+12	; 0x0c
    2974:	8d 85       	ldd	r24, Y+13	; 0x0d
    2976:	9e 85       	ldd	r25, Y+14	; 0x0e
    2978:	20 e0       	ldi	r18, 0x00	; 0
    297a:	30 e0       	ldi	r19, 0x00	; 0
    297c:	4a e7       	ldi	r20, 0x7A	; 122
    297e:	55 e4       	ldi	r21, 0x45	; 69
    2980:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2984:	dc 01       	movw	r26, r24
    2986:	cb 01       	movw	r24, r22
    2988:	8f 83       	std	Y+7, r24	; 0x07
    298a:	98 87       	std	Y+8, r25	; 0x08
    298c:	a9 87       	std	Y+9, r26	; 0x09
    298e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2990:	6f 81       	ldd	r22, Y+7	; 0x07
    2992:	78 85       	ldd	r23, Y+8	; 0x08
    2994:	89 85       	ldd	r24, Y+9	; 0x09
    2996:	9a 85       	ldd	r25, Y+10	; 0x0a
    2998:	20 e0       	ldi	r18, 0x00	; 0
    299a:	30 e0       	ldi	r19, 0x00	; 0
    299c:	40 e8       	ldi	r20, 0x80	; 128
    299e:	5f e3       	ldi	r21, 0x3F	; 63
    29a0:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    29a4:	88 23       	and	r24, r24
    29a6:	2c f4       	brge	.+10     	; 0x29b2 <LCD_displayChar+0x84c>
		__ticks = 1;
    29a8:	81 e0       	ldi	r24, 0x01	; 1
    29aa:	90 e0       	ldi	r25, 0x00	; 0
    29ac:	9e 83       	std	Y+6, r25	; 0x06
    29ae:	8d 83       	std	Y+5, r24	; 0x05
    29b0:	3f c0       	rjmp	.+126    	; 0x2a30 <LCD_displayChar+0x8ca>
	else if (__tmp > 65535)
    29b2:	6f 81       	ldd	r22, Y+7	; 0x07
    29b4:	78 85       	ldd	r23, Y+8	; 0x08
    29b6:	89 85       	ldd	r24, Y+9	; 0x09
    29b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    29ba:	20 e0       	ldi	r18, 0x00	; 0
    29bc:	3f ef       	ldi	r19, 0xFF	; 255
    29be:	4f e7       	ldi	r20, 0x7F	; 127
    29c0:	57 e4       	ldi	r21, 0x47	; 71
    29c2:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    29c6:	18 16       	cp	r1, r24
    29c8:	4c f5       	brge	.+82     	; 0x2a1c <LCD_displayChar+0x8b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29ca:	6b 85       	ldd	r22, Y+11	; 0x0b
    29cc:	7c 85       	ldd	r23, Y+12	; 0x0c
    29ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    29d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    29d2:	20 e0       	ldi	r18, 0x00	; 0
    29d4:	30 e0       	ldi	r19, 0x00	; 0
    29d6:	40 e2       	ldi	r20, 0x20	; 32
    29d8:	51 e4       	ldi	r21, 0x41	; 65
    29da:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    29de:	dc 01       	movw	r26, r24
    29e0:	cb 01       	movw	r24, r22
    29e2:	bc 01       	movw	r22, r24
    29e4:	cd 01       	movw	r24, r26
    29e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    29ea:	dc 01       	movw	r26, r24
    29ec:	cb 01       	movw	r24, r22
    29ee:	9e 83       	std	Y+6, r25	; 0x06
    29f0:	8d 83       	std	Y+5, r24	; 0x05
    29f2:	0f c0       	rjmp	.+30     	; 0x2a12 <LCD_displayChar+0x8ac>
    29f4:	80 e9       	ldi	r24, 0x90	; 144
    29f6:	91 e0       	ldi	r25, 0x01	; 1
    29f8:	9c 83       	std	Y+4, r25	; 0x04
    29fa:	8b 83       	std	Y+3, r24	; 0x03
    29fc:	8b 81       	ldd	r24, Y+3	; 0x03
    29fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2a00:	01 97       	sbiw	r24, 0x01	; 1
    2a02:	f1 f7       	brne	.-4      	; 0x2a00 <LCD_displayChar+0x89a>
    2a04:	9c 83       	std	Y+4, r25	; 0x04
    2a06:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a08:	8d 81       	ldd	r24, Y+5	; 0x05
    2a0a:	9e 81       	ldd	r25, Y+6	; 0x06
    2a0c:	01 97       	sbiw	r24, 0x01	; 1
    2a0e:	9e 83       	std	Y+6, r25	; 0x06
    2a10:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a12:	8d 81       	ldd	r24, Y+5	; 0x05
    2a14:	9e 81       	ldd	r25, Y+6	; 0x06
    2a16:	00 97       	sbiw	r24, 0x00	; 0
    2a18:	69 f7       	brne	.-38     	; 0x29f4 <LCD_displayChar+0x88e>
    2a1a:	14 c0       	rjmp	.+40     	; 0x2a44 <LCD_displayChar+0x8de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a1c:	6f 81       	ldd	r22, Y+7	; 0x07
    2a1e:	78 85       	ldd	r23, Y+8	; 0x08
    2a20:	89 85       	ldd	r24, Y+9	; 0x09
    2a22:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a24:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2a28:	dc 01       	movw	r26, r24
    2a2a:	cb 01       	movw	r24, r22
    2a2c:	9e 83       	std	Y+6, r25	; 0x06
    2a2e:	8d 83       	std	Y+5, r24	; 0x05
    2a30:	8d 81       	ldd	r24, Y+5	; 0x05
    2a32:	9e 81       	ldd	r25, Y+6	; 0x06
    2a34:	9a 83       	std	Y+2, r25	; 0x02
    2a36:	89 83       	std	Y+1, r24	; 0x01
    2a38:	89 81       	ldd	r24, Y+1	; 0x01
    2a3a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a3c:	01 97       	sbiw	r24, 0x01	; 1
    2a3e:	f1 f7       	brne	.-4      	; 0x2a3c <LCD_displayChar+0x8d6>
    2a40:	9a 83       	std	Y+2, r25	; 0x02
    2a42:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */

#endif

}
    2a44:	cd 59       	subi	r28, 0x9D	; 157
    2a46:	df 4f       	sbci	r29, 0xFF	; 255
    2a48:	0f b6       	in	r0, 0x3f	; 63
    2a4a:	f8 94       	cli
    2a4c:	de bf       	out	0x3e, r29	; 62
    2a4e:	0f be       	out	0x3f, r0	; 63
    2a50:	cd bf       	out	0x3d, r28	; 61
    2a52:	cf 91       	pop	r28
    2a54:	df 91       	pop	r29
    2a56:	1f 91       	pop	r17
    2a58:	0f 91       	pop	r16
    2a5a:	08 95       	ret

00002a5c <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(unsigned char * LCD_data_ptr){
    2a5c:	df 93       	push	r29
    2a5e:	cf 93       	push	r28
    2a60:	00 d0       	rcall	.+0      	; 0x2a62 <LCD_displayString+0x6>
    2a62:	cd b7       	in	r28, 0x3d	; 61
    2a64:	de b7       	in	r29, 0x3e	; 62
    2a66:	9a 83       	std	Y+2, r25	; 0x02
    2a68:	89 83       	std	Y+1, r24	; 0x01
    2a6a:	0a c0       	rjmp	.+20     	; 0x2a80 <LCD_displayString+0x24>
	while(*LCD_data_ptr!='\0'){
		LCD_displayChar(*LCD_data_ptr);
    2a6c:	e9 81       	ldd	r30, Y+1	; 0x01
    2a6e:	fa 81       	ldd	r31, Y+2	; 0x02
    2a70:	80 81       	ld	r24, Z
    2a72:	0e 94 b3 10 	call	0x2166	; 0x2166 <LCD_displayChar>
		LCD_data_ptr++;
    2a76:	89 81       	ldd	r24, Y+1	; 0x01
    2a78:	9a 81       	ldd	r25, Y+2	; 0x02
    2a7a:	01 96       	adiw	r24, 0x01	; 1
    2a7c:	9a 83       	std	Y+2, r25	; 0x02
    2a7e:	89 83       	std	Y+1, r24	; 0x01
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(unsigned char * LCD_data_ptr){
	while(*LCD_data_ptr!='\0'){
    2a80:	e9 81       	ldd	r30, Y+1	; 0x01
    2a82:	fa 81       	ldd	r31, Y+2	; 0x02
    2a84:	80 81       	ld	r24, Z
    2a86:	88 23       	and	r24, r24
    2a88:	89 f7       	brne	.-30     	; 0x2a6c <LCD_displayString+0x10>
		LCD_displayChar(*LCD_data_ptr);
		LCD_data_ptr++;
	}
}
    2a8a:	0f 90       	pop	r0
    2a8c:	0f 90       	pop	r0
    2a8e:	cf 91       	pop	r28
    2a90:	df 91       	pop	r29
    2a92:	08 95       	ret

00002a94 <LCD_moveCursor>:

/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(unsigned char row,unsigned char column){
    2a94:	df 93       	push	r29
    2a96:	cf 93       	push	r28
    2a98:	00 d0       	rcall	.+0      	; 0x2a9a <LCD_moveCursor+0x6>
    2a9a:	00 d0       	rcall	.+0      	; 0x2a9c <LCD_moveCursor+0x8>
    2a9c:	0f 92       	push	r0
    2a9e:	cd b7       	in	r28, 0x3d	; 61
    2aa0:	de b7       	in	r29, 0x3e	; 62
    2aa2:	8a 83       	std	Y+2, r24	; 0x02
    2aa4:	6b 83       	std	Y+3, r22	; 0x03
	unsigned char LCD_address=0;
    2aa6:	19 82       	std	Y+1, r1	; 0x01
	/* Calculate the required address in the LCD DDRAM */
	switch(row){
    2aa8:	8a 81       	ldd	r24, Y+2	; 0x02
    2aaa:	28 2f       	mov	r18, r24
    2aac:	30 e0       	ldi	r19, 0x00	; 0
    2aae:	3d 83       	std	Y+5, r19	; 0x05
    2ab0:	2c 83       	std	Y+4, r18	; 0x04
    2ab2:	8c 81       	ldd	r24, Y+4	; 0x04
    2ab4:	9d 81       	ldd	r25, Y+5	; 0x05
    2ab6:	81 30       	cpi	r24, 0x01	; 1
    2ab8:	91 05       	cpc	r25, r1
    2aba:	c1 f0       	breq	.+48     	; 0x2aec <LCD_moveCursor+0x58>
    2abc:	2c 81       	ldd	r18, Y+4	; 0x04
    2abe:	3d 81       	ldd	r19, Y+5	; 0x05
    2ac0:	22 30       	cpi	r18, 0x02	; 2
    2ac2:	31 05       	cpc	r19, r1
    2ac4:	2c f4       	brge	.+10     	; 0x2ad0 <LCD_moveCursor+0x3c>
    2ac6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ac8:	9d 81       	ldd	r25, Y+5	; 0x05
    2aca:	00 97       	sbiw	r24, 0x00	; 0
    2acc:	61 f0       	breq	.+24     	; 0x2ae6 <LCD_moveCursor+0x52>
    2ace:	19 c0       	rjmp	.+50     	; 0x2b02 <LCD_moveCursor+0x6e>
    2ad0:	2c 81       	ldd	r18, Y+4	; 0x04
    2ad2:	3d 81       	ldd	r19, Y+5	; 0x05
    2ad4:	22 30       	cpi	r18, 0x02	; 2
    2ad6:	31 05       	cpc	r19, r1
    2ad8:	69 f0       	breq	.+26     	; 0x2af4 <LCD_moveCursor+0x60>
    2ada:	8c 81       	ldd	r24, Y+4	; 0x04
    2adc:	9d 81       	ldd	r25, Y+5	; 0x05
    2ade:	83 30       	cpi	r24, 0x03	; 3
    2ae0:	91 05       	cpc	r25, r1
    2ae2:	61 f0       	breq	.+24     	; 0x2afc <LCD_moveCursor+0x68>
    2ae4:	0e c0       	rjmp	.+28     	; 0x2b02 <LCD_moveCursor+0x6e>
	case 0 :
	{
		LCD_address=column;
    2ae6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae8:	89 83       	std	Y+1, r24	; 0x01
    2aea:	0b c0       	rjmp	.+22     	; 0x2b02 <LCD_moveCursor+0x6e>
		break;
	}
	case 1 :
	{
		LCD_address=0x40+column;
    2aec:	8b 81       	ldd	r24, Y+3	; 0x03
    2aee:	80 5c       	subi	r24, 0xC0	; 192
    2af0:	89 83       	std	Y+1, r24	; 0x01
    2af2:	07 c0       	rjmp	.+14     	; 0x2b02 <LCD_moveCursor+0x6e>
		break;
	}
	case 2:
	{
		LCD_address=0x10+column;
    2af4:	8b 81       	ldd	r24, Y+3	; 0x03
    2af6:	80 5f       	subi	r24, 0xF0	; 240
    2af8:	89 83       	std	Y+1, r24	; 0x01
    2afa:	03 c0       	rjmp	.+6      	; 0x2b02 <LCD_moveCursor+0x6e>
		break;
	}
	case 3:
	{
		LCD_address=0x50+column;
    2afc:	8b 81       	ldd	r24, Y+3	; 0x03
    2afe:	80 5b       	subi	r24, 0xB0	; 176
    2b00:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(LCD_CURSOR_POSITION|LCD_address);
    2b02:	89 81       	ldd	r24, Y+1	; 0x01
    2b04:	80 68       	ori	r24, 0x80	; 128
    2b06:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
}
    2b0a:	0f 90       	pop	r0
    2b0c:	0f 90       	pop	r0
    2b0e:	0f 90       	pop	r0
    2b10:	0f 90       	pop	r0
    2b12:	0f 90       	pop	r0
    2b14:	cf 91       	pop	r28
    2b16:	df 91       	pop	r29
    2b18:	08 95       	ret

00002b1a <LCD_displayStringRowColumn>:

/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(unsigned char row,unsigned char column,const char*Str){
    2b1a:	df 93       	push	r29
    2b1c:	cf 93       	push	r28
    2b1e:	00 d0       	rcall	.+0      	; 0x2b20 <LCD_displayStringRowColumn+0x6>
    2b20:	00 d0       	rcall	.+0      	; 0x2b22 <LCD_displayStringRowColumn+0x8>
    2b22:	cd b7       	in	r28, 0x3d	; 61
    2b24:	de b7       	in	r29, 0x3e	; 62
    2b26:	89 83       	std	Y+1, r24	; 0x01
    2b28:	6a 83       	std	Y+2, r22	; 0x02
    2b2a:	5c 83       	std	Y+4, r21	; 0x04
    2b2c:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,column); /* go to to the required LCD position */
    2b2e:	89 81       	ldd	r24, Y+1	; 0x01
    2b30:	6a 81       	ldd	r22, Y+2	; 0x02
    2b32:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    2b36:	8b 81       	ldd	r24, Y+3	; 0x03
    2b38:	9c 81       	ldd	r25, Y+4	; 0x04
    2b3a:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <LCD_displayString>
}
    2b3e:	0f 90       	pop	r0
    2b40:	0f 90       	pop	r0
    2b42:	0f 90       	pop	r0
    2b44:	0f 90       	pop	r0
    2b46:	cf 91       	pop	r28
    2b48:	df 91       	pop	r29
    2b4a:	08 95       	ret

00002b4c <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void){
    2b4c:	df 93       	push	r29
    2b4e:	cf 93       	push	r28
    2b50:	cd b7       	in	r28, 0x3d	; 61
    2b52:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_DISPLAY);
    2b54:	81 e0       	ldi	r24, 0x01	; 1
    2b56:	0e 94 38 0c 	call	0x1870	; 0x1870 <LCD_sendCommand>
}
    2b5a:	cf 91       	pop	r28
    2b5c:	df 91       	pop	r29
    2b5e:	08 95       	ret

00002b60 <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
    2b60:	df 93       	push	r29
    2b62:	cf 93       	push	r28
    2b64:	cd b7       	in	r28, 0x3d	; 61
    2b66:	de b7       	in	r29, 0x3e	; 62
    2b68:	62 97       	sbiw	r28, 0x12	; 18
    2b6a:	0f b6       	in	r0, 0x3f	; 63
    2b6c:	f8 94       	cli
    2b6e:	de bf       	out	0x3e, r29	; 62
    2b70:	0f be       	out	0x3f, r0	; 63
    2b72:	cd bf       	out	0x3d, r28	; 61
    2b74:	9a 8b       	std	Y+18, r25	; 0x12
    2b76:	89 8b       	std	Y+17, r24	; 0x11
	char buff[16]; /* String to hold the ascii result */
	itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    2b78:	89 89       	ldd	r24, Y+17	; 0x11
    2b7a:	9a 89       	ldd	r25, Y+18	; 0x12
    2b7c:	9e 01       	movw	r18, r28
    2b7e:	2f 5f       	subi	r18, 0xFF	; 255
    2b80:	3f 4f       	sbci	r19, 0xFF	; 255
    2b82:	b9 01       	movw	r22, r18
    2b84:	4a e0       	ldi	r20, 0x0A	; 10
    2b86:	50 e0       	ldi	r21, 0x00	; 0
    2b88:	0e 94 d9 18 	call	0x31b2	; 0x31b2 <itoa>
	LCD_displayString(buff); /* Display the string */
    2b8c:	ce 01       	movw	r24, r28
    2b8e:	01 96       	adiw	r24, 0x01	; 1
    2b90:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <LCD_displayString>
}
    2b94:	62 96       	adiw	r28, 0x12	; 18
    2b96:	0f b6       	in	r0, 0x3f	; 63
    2b98:	f8 94       	cli
    2b9a:	de bf       	out	0x3e, r29	; 62
    2b9c:	0f be       	out	0x3f, r0	; 63
    2b9e:	cd bf       	out	0x3d, r28	; 61
    2ba0:	cf 91       	pop	r28
    2ba2:	df 91       	pop	r29
    2ba4:	08 95       	ret

00002ba6 <main>:
#include "gpio.h"
#include <util/delay.h>
#include "uart.h"
#include "L293B.h"
int main()
{	int vReal,vImg;
    2ba6:	df 93       	push	r29
    2ba8:	cf 93       	push	r28
    2baa:	cd b7       	in	r28, 0x3d	; 61
    2bac:	de b7       	in	r29, 0x3e	; 62
    2bae:	6d 97       	sbiw	r28, 0x1d	; 29
    2bb0:	0f b6       	in	r0, 0x3f	; 63
    2bb2:	f8 94       	cli
    2bb4:	de bf       	out	0x3e, r29	; 62
    2bb6:	0f be       	out	0x3f, r0	; 63
    2bb8:	cd bf       	out	0x3d, r28	; 61
//uart.bit_data=CHARACTER_SIZE_8;
//uart.parity=Even;
//uart.stop_bit=UART_STOP_1BIT_SELECT;
//uart.baud_rate=9600;
//UART_init(&uart);
LCD_init();
    2bba:	0e 94 86 0b 	call	0x170c	; 0x170c <LCD_init>
ADC_ConfigType currentConfig;
currentConfig.prescaler=PRESCALER_128;
    2bbe:	87 e0       	ldi	r24, 0x07	; 7
    2bc0:	8c 8b       	std	Y+20, r24	; 0x14
currentConfig.reference_mode=AVCC_MODE;
    2bc2:	81 e0       	ldi	r24, 0x01	; 1
    2bc4:	8b 8b       	std	Y+19, r24	; 0x13
ADC_init(&currentConfig);
    2bc6:	ce 01       	movw	r24, r28
    2bc8:	43 96       	adiw	r24, 0x13	; 19
    2bca:	0e 94 56 07 	call	0xeac	; 0xeac <ADC_init>
flex_parameters flexDirect;
while(1)
{
	flex_sensor_start(PIN0_ID,&flexDirect,14000);
    2bce:	9e 01       	movw	r18, r28
    2bd0:	2b 5e       	subi	r18, 0xEB	; 235
    2bd2:	3f 4f       	sbci	r19, 0xFF	; 255
    2bd4:	80 e0       	ldi	r24, 0x00	; 0
    2bd6:	b9 01       	movw	r22, r18
    2bd8:	20 e0       	ldi	r18, 0x00	; 0
    2bda:	30 ec       	ldi	r19, 0xC0	; 192
    2bdc:	4a e5       	ldi	r20, 0x5A	; 90
    2bde:	56 e4       	ldi	r21, 0x46	; 70
    2be0:	0e 94 cb 07 	call	0xf96	; 0xf96 <flex_sensor_start>
	vReal=flexDirect.out_voltage;
    2be4:	89 8d       	ldd	r24, Y+25	; 0x19
    2be6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    2be8:	ab 8d       	ldd	r26, Y+27	; 0x1b
    2bea:	bc 8d       	ldd	r27, Y+28	; 0x1c
    2bec:	bc 01       	movw	r22, r24
    2bee:	cd 01       	movw	r24, r26
    2bf0:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
    2bf4:	dc 01       	movw	r26, r24
    2bf6:	cb 01       	movw	r24, r22
    2bf8:	9a 8b       	std	Y+18, r25	; 0x12
    2bfa:	89 8b       	std	Y+17, r24	; 0x11
	vImg=(int)((flexDirect.out_voltage*100))%100;
    2bfc:	89 8d       	ldd	r24, Y+25	; 0x19
    2bfe:	9a 8d       	ldd	r25, Y+26	; 0x1a
    2c00:	ab 8d       	ldd	r26, Y+27	; 0x1b
    2c02:	bc 8d       	ldd	r27, Y+28	; 0x1c
    2c04:	bc 01       	movw	r22, r24
    2c06:	cd 01       	movw	r24, r26
    2c08:	20 e0       	ldi	r18, 0x00	; 0
    2c0a:	30 e0       	ldi	r19, 0x00	; 0
    2c0c:	48 ec       	ldi	r20, 0xC8	; 200
    2c0e:	52 e4       	ldi	r21, 0x42	; 66
    2c10:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2c14:	dc 01       	movw	r26, r24
    2c16:	cb 01       	movw	r24, r22
    2c18:	bc 01       	movw	r22, r24
    2c1a:	cd 01       	movw	r24, r26
    2c1c:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
    2c20:	dc 01       	movw	r26, r24
    2c22:	cb 01       	movw	r24, r22
    2c24:	24 e6       	ldi	r18, 0x64	; 100
    2c26:	30 e0       	ldi	r19, 0x00	; 0
    2c28:	b9 01       	movw	r22, r18
    2c2a:	0e 94 59 18 	call	0x30b2	; 0x30b2 <__divmodhi4>
    2c2e:	98 8b       	std	Y+16, r25	; 0x10
    2c30:	8f 87       	std	Y+15, r24	; 0x0f
    2c32:	80 e0       	ldi	r24, 0x00	; 0
    2c34:	90 e0       	ldi	r25, 0x00	; 0
    2c36:	a8 e4       	ldi	r26, 0x48	; 72
    2c38:	b2 e4       	ldi	r27, 0x42	; 66
    2c3a:	8b 87       	std	Y+11, r24	; 0x0b
    2c3c:	9c 87       	std	Y+12, r25	; 0x0c
    2c3e:	ad 87       	std	Y+13, r26	; 0x0d
    2c40:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c42:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c44:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c46:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c48:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c4a:	20 e0       	ldi	r18, 0x00	; 0
    2c4c:	30 e0       	ldi	r19, 0x00	; 0
    2c4e:	4a e7       	ldi	r20, 0x7A	; 122
    2c50:	55 e4       	ldi	r21, 0x45	; 69
    2c52:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2c56:	dc 01       	movw	r26, r24
    2c58:	cb 01       	movw	r24, r22
    2c5a:	8f 83       	std	Y+7, r24	; 0x07
    2c5c:	98 87       	std	Y+8, r25	; 0x08
    2c5e:	a9 87       	std	Y+9, r26	; 0x09
    2c60:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2c62:	6f 81       	ldd	r22, Y+7	; 0x07
    2c64:	78 85       	ldd	r23, Y+8	; 0x08
    2c66:	89 85       	ldd	r24, Y+9	; 0x09
    2c68:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c6a:	20 e0       	ldi	r18, 0x00	; 0
    2c6c:	30 e0       	ldi	r19, 0x00	; 0
    2c6e:	40 e8       	ldi	r20, 0x80	; 128
    2c70:	5f e3       	ldi	r21, 0x3F	; 63
    2c72:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2c76:	88 23       	and	r24, r24
    2c78:	2c f4       	brge	.+10     	; 0x2c84 <main+0xde>
		__ticks = 1;
    2c7a:	81 e0       	ldi	r24, 0x01	; 1
    2c7c:	90 e0       	ldi	r25, 0x00	; 0
    2c7e:	9e 83       	std	Y+6, r25	; 0x06
    2c80:	8d 83       	std	Y+5, r24	; 0x05
    2c82:	3f c0       	rjmp	.+126    	; 0x2d02 <main+0x15c>
	else if (__tmp > 65535)
    2c84:	6f 81       	ldd	r22, Y+7	; 0x07
    2c86:	78 85       	ldd	r23, Y+8	; 0x08
    2c88:	89 85       	ldd	r24, Y+9	; 0x09
    2c8a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c8c:	20 e0       	ldi	r18, 0x00	; 0
    2c8e:	3f ef       	ldi	r19, 0xFF	; 255
    2c90:	4f e7       	ldi	r20, 0x7F	; 127
    2c92:	57 e4       	ldi	r21, 0x47	; 71
    2c94:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2c98:	18 16       	cp	r1, r24
    2c9a:	4c f5       	brge	.+82     	; 0x2cee <main+0x148>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c9c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c9e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ca0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ca2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ca4:	20 e0       	ldi	r18, 0x00	; 0
    2ca6:	30 e0       	ldi	r19, 0x00	; 0
    2ca8:	40 e2       	ldi	r20, 0x20	; 32
    2caa:	51 e4       	ldi	r21, 0x41	; 65
    2cac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2cb0:	dc 01       	movw	r26, r24
    2cb2:	cb 01       	movw	r24, r22
    2cb4:	bc 01       	movw	r22, r24
    2cb6:	cd 01       	movw	r24, r26
    2cb8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2cbc:	dc 01       	movw	r26, r24
    2cbe:	cb 01       	movw	r24, r22
    2cc0:	9e 83       	std	Y+6, r25	; 0x06
    2cc2:	8d 83       	std	Y+5, r24	; 0x05
    2cc4:	0f c0       	rjmp	.+30     	; 0x2ce4 <main+0x13e>
    2cc6:	80 e9       	ldi	r24, 0x90	; 144
    2cc8:	91 e0       	ldi	r25, 0x01	; 1
    2cca:	9c 83       	std	Y+4, r25	; 0x04
    2ccc:	8b 83       	std	Y+3, r24	; 0x03
    2cce:	8b 81       	ldd	r24, Y+3	; 0x03
    2cd0:	9c 81       	ldd	r25, Y+4	; 0x04
    2cd2:	01 97       	sbiw	r24, 0x01	; 1
    2cd4:	f1 f7       	brne	.-4      	; 0x2cd2 <main+0x12c>
    2cd6:	9c 83       	std	Y+4, r25	; 0x04
    2cd8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cda:	8d 81       	ldd	r24, Y+5	; 0x05
    2cdc:	9e 81       	ldd	r25, Y+6	; 0x06
    2cde:	01 97       	sbiw	r24, 0x01	; 1
    2ce0:	9e 83       	std	Y+6, r25	; 0x06
    2ce2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ce4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ce6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ce8:	00 97       	sbiw	r24, 0x00	; 0
    2cea:	69 f7       	brne	.-38     	; 0x2cc6 <main+0x120>
    2cec:	14 c0       	rjmp	.+40     	; 0x2d16 <main+0x170>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2cee:	6f 81       	ldd	r22, Y+7	; 0x07
    2cf0:	78 85       	ldd	r23, Y+8	; 0x08
    2cf2:	89 85       	ldd	r24, Y+9	; 0x09
    2cf4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cf6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2cfa:	dc 01       	movw	r26, r24
    2cfc:	cb 01       	movw	r24, r22
    2cfe:	9e 83       	std	Y+6, r25	; 0x06
    2d00:	8d 83       	std	Y+5, r24	; 0x05
    2d02:	8d 81       	ldd	r24, Y+5	; 0x05
    2d04:	9e 81       	ldd	r25, Y+6	; 0x06
    2d06:	9a 83       	std	Y+2, r25	; 0x02
    2d08:	89 83       	std	Y+1, r24	; 0x01
    2d0a:	89 81       	ldd	r24, Y+1	; 0x01
    2d0c:	9a 81       	ldd	r25, Y+2	; 0x02
    2d0e:	01 97       	sbiw	r24, 0x01	; 1
    2d10:	f1 f7       	brne	.-4      	; 0x2d0e <main+0x168>
    2d12:	9a 83       	std	Y+2, r25	; 0x02
    2d14:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);
	LCD_displayStringRowColumn(0,0,"V =");
    2d16:	20 e6       	ldi	r18, 0x60	; 96
    2d18:	30 e0       	ldi	r19, 0x00	; 0
    2d1a:	80 e0       	ldi	r24, 0x00	; 0
    2d1c:	60 e0       	ldi	r22, 0x00	; 0
    2d1e:	a9 01       	movw	r20, r18
    2d20:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <LCD_displayStringRowColumn>
	LCD_displayChar(' ');
    2d24:	80 e2       	ldi	r24, 0x20	; 32
    2d26:	0e 94 b3 10 	call	0x2166	; 0x2166 <LCD_displayChar>
	LCD_intgerToString(vReal);
    2d2a:	89 89       	ldd	r24, Y+17	; 0x11
    2d2c:	9a 89       	ldd	r25, Y+18	; 0x12
    2d2e:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_intgerToString>
	LCD_displayChar('.');
    2d32:	8e e2       	ldi	r24, 0x2E	; 46
    2d34:	0e 94 b3 10 	call	0x2166	; 0x2166 <LCD_displayChar>
	LCD_intgerToString(vImg);
    2d38:	8f 85       	ldd	r24, Y+15	; 0x0f
    2d3a:	98 89       	ldd	r25, Y+16	; 0x10
    2d3c:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_intgerToString>
	LCD_displayChar(' ');
    2d40:	80 e2       	ldi	r24, 0x20	; 32
    2d42:	0e 94 b3 10 	call	0x2166	; 0x2166 <LCD_displayChar>
	LCD_displayStringRowColumn(0, 10, " ");
    2d46:	24 e6       	ldi	r18, 0x64	; 100
    2d48:	30 e0       	ldi	r19, 0x00	; 0
    2d4a:	80 e0       	ldi	r24, 0x00	; 0
    2d4c:	6a e0       	ldi	r22, 0x0A	; 10
    2d4e:	a9 01       	movw	r20, r18
    2d50:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <LCD_displayStringRowColumn>
	LCD_intgerToString(flexDirect.movDirect);
    2d54:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d56:	88 2f       	mov	r24, r24
    2d58:	90 e0       	ldi	r25, 0x00	; 0
    2d5a:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_intgerToString>
	LCD_displayStringRowColumn(1,0,"Res");
    2d5e:	26 e6       	ldi	r18, 0x66	; 102
    2d60:	30 e0       	ldi	r19, 0x00	; 0
    2d62:	81 e0       	ldi	r24, 0x01	; 1
    2d64:	60 e0       	ldi	r22, 0x00	; 0
    2d66:	a9 01       	movw	r20, r18
    2d68:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <LCD_displayStringRowColumn>
	LCD_displayChar(' ');
    2d6c:	80 e2       	ldi	r24, 0x20	; 32
    2d6e:	0e 94 b3 10 	call	0x2166	; 0x2166 <LCD_displayChar>
	LCD_intgerToString(flexDirect.res);
    2d72:	8d 89       	ldd	r24, Y+21	; 0x15
    2d74:	9e 89       	ldd	r25, Y+22	; 0x16
    2d76:	af 89       	ldd	r26, Y+23	; 0x17
    2d78:	b8 8d       	ldd	r27, Y+24	; 0x18
    2d7a:	bc 01       	movw	r22, r24
    2d7c:	cd 01       	movw	r24, r26
    2d7e:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
    2d82:	dc 01       	movw	r26, r24
    2d84:	cb 01       	movw	r24, r22
    2d86:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_intgerToString>
	LCD_displayStringRowColumn(1,9," ");
    2d8a:	24 e6       	ldi	r18, 0x64	; 100
    2d8c:	30 e0       	ldi	r19, 0x00	; 0
    2d8e:	81 e0       	ldi	r24, 0x01	; 1
    2d90:	69 e0       	ldi	r22, 0x09	; 9
    2d92:	a9 01       	movw	r20, r18
    2d94:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <LCD_displayStringRowColumn>
    2d98:	1a cf       	rjmp	.-460    	; 0x2bce <main+0x28>

00002d9a <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType *UART_Config)
{
    2d9a:	df 93       	push	r29
    2d9c:	cf 93       	push	r28
    2d9e:	00 d0       	rcall	.+0      	; 0x2da0 <UART_init+0x6>
    2da0:	00 d0       	rcall	.+0      	; 0x2da2 <UART_init+0x8>
    2da2:	cd b7       	in	r28, 0x3d	; 61
    2da4:	de b7       	in	r29, 0x3e	; 62
    2da6:	9c 83       	std	Y+4, r25	; 0x04
    2da8:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value=0;
    2daa:	1a 82       	std	Y+2, r1	; 0x02
    2dac:	19 82       	std	Y+1, r1	; 0x01
	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    2dae:	eb e2       	ldi	r30, 0x2B	; 43
    2db0:	f0 e0       	ldi	r31, 0x00	; 0
    2db2:	82 e0       	ldi	r24, 0x02	; 2
    2db4:	80 83       	st	Z, r24
	UCSRB|=(1<<RXCIE)|(1<<RXEN)|(1<<TXEN);
    2db6:	aa e2       	ldi	r26, 0x2A	; 42
    2db8:	b0 e0       	ldi	r27, 0x00	; 0
    2dba:	ea e2       	ldi	r30, 0x2A	; 42
    2dbc:	f0 e0       	ldi	r31, 0x00	; 0
    2dbe:	80 81       	ld	r24, Z
    2dc0:	88 69       	ori	r24, 0x98	; 152
    2dc2:	8c 93       	st	X, r24
	UCSRC|=(1<<URSEL);
    2dc4:	a0 e4       	ldi	r26, 0x40	; 64
    2dc6:	b0 e0       	ldi	r27, 0x00	; 0
    2dc8:	e0 e4       	ldi	r30, 0x40	; 64
    2dca:	f0 e0       	ldi	r31, 0x00	; 0
    2dcc:	80 81       	ld	r24, Z
    2dce:	80 68       	ori	r24, 0x80	; 128
    2dd0:	8c 93       	st	X, r24


	if(UART_Config->parity==Even)
    2dd2:	eb 81       	ldd	r30, Y+3	; 0x03
    2dd4:	fc 81       	ldd	r31, Y+4	; 0x04
    2dd6:	81 81       	ldd	r24, Z+1	; 0x01
    2dd8:	81 30       	cpi	r24, 0x01	; 1
    2dda:	41 f4       	brne	.+16     	; 0x2dec <UART_init+0x52>
	{
		UCSRC|=(1<<UPM1);
    2ddc:	a0 e4       	ldi	r26, 0x40	; 64
    2dde:	b0 e0       	ldi	r27, 0x00	; 0
    2de0:	e0 e4       	ldi	r30, 0x40	; 64
    2de2:	f0 e0       	ldi	r31, 0x00	; 0
    2de4:	80 81       	ld	r24, Z
    2de6:	80 62       	ori	r24, 0x20	; 32
    2de8:	8c 93       	st	X, r24
    2dea:	0c c0       	rjmp	.+24     	; 0x2e04 <UART_init+0x6a>
	}
	else if(UART_Config->parity==Odd)
    2dec:	eb 81       	ldd	r30, Y+3	; 0x03
    2dee:	fc 81       	ldd	r31, Y+4	; 0x04
    2df0:	81 81       	ldd	r24, Z+1	; 0x01
    2df2:	88 23       	and	r24, r24
    2df4:	39 f4       	brne	.+14     	; 0x2e04 <UART_init+0x6a>
		UCSRC|=(1<<UPM1)|(1<<UPM0);
    2df6:	a0 e4       	ldi	r26, 0x40	; 64
    2df8:	b0 e0       	ldi	r27, 0x00	; 0
    2dfa:	e0 e4       	ldi	r30, 0x40	; 64
    2dfc:	f0 e0       	ldi	r31, 0x00	; 0
    2dfe:	80 81       	ld	r24, Z
    2e00:	80 63       	ori	r24, 0x30	; 48
    2e02:	8c 93       	st	X, r24

	if(UART_Config->stop_bit==UART_STOP_2BIT_SELECT)
    2e04:	eb 81       	ldd	r30, Y+3	; 0x03
    2e06:	fc 81       	ldd	r31, Y+4	; 0x04
    2e08:	82 81       	ldd	r24, Z+2	; 0x02
    2e0a:	81 30       	cpi	r24, 0x01	; 1
    2e0c:	39 f4       	brne	.+14     	; 0x2e1c <UART_init+0x82>
	{
		UCSRC|=(1<<USBS);
    2e0e:	a0 e4       	ldi	r26, 0x40	; 64
    2e10:	b0 e0       	ldi	r27, 0x00	; 0
    2e12:	e0 e4       	ldi	r30, 0x40	; 64
    2e14:	f0 e0       	ldi	r31, 0x00	; 0
    2e16:	80 81       	ld	r24, Z
    2e18:	88 60       	ori	r24, 0x08	; 8
    2e1a:	8c 93       	st	X, r24
	else
	{

	}

	if(UART_Config->bit_data==CHARACTER_SIZE_5)
    2e1c:	eb 81       	ldd	r30, Y+3	; 0x03
    2e1e:	fc 81       	ldd	r31, Y+4	; 0x04
    2e20:	80 81       	ld	r24, Z
    2e22:	85 30       	cpi	r24, 0x05	; 5
    2e24:	b1 f4       	brne	.+44     	; 0x2e52 <UART_init+0xb8>
	{
		UCSRC&=~(1<<UCSZ0);
    2e26:	a0 e4       	ldi	r26, 0x40	; 64
    2e28:	b0 e0       	ldi	r27, 0x00	; 0
    2e2a:	e0 e4       	ldi	r30, 0x40	; 64
    2e2c:	f0 e0       	ldi	r31, 0x00	; 0
    2e2e:	80 81       	ld	r24, Z
    2e30:	8d 7f       	andi	r24, 0xFD	; 253
    2e32:	8c 93       	st	X, r24
		UCSRC&=~(1<<UCSZ1);
    2e34:	a0 e4       	ldi	r26, 0x40	; 64
    2e36:	b0 e0       	ldi	r27, 0x00	; 0
    2e38:	e0 e4       	ldi	r30, 0x40	; 64
    2e3a:	f0 e0       	ldi	r31, 0x00	; 0
    2e3c:	80 81       	ld	r24, Z
    2e3e:	8b 7f       	andi	r24, 0xFB	; 251
    2e40:	8c 93       	st	X, r24
		UCSRB&=~(1<<UCSZ2);
    2e42:	aa e2       	ldi	r26, 0x2A	; 42
    2e44:	b0 e0       	ldi	r27, 0x00	; 0
    2e46:	ea e2       	ldi	r30, 0x2A	; 42
    2e48:	f0 e0       	ldi	r31, 0x00	; 0
    2e4a:	80 81       	ld	r24, Z
    2e4c:	8b 7f       	andi	r24, 0xFB	; 251
    2e4e:	8c 93       	st	X, r24
    2e50:	6b c0       	rjmp	.+214    	; 0x2f28 <UART_init+0x18e>
	}
	else if(UART_Config->bit_data==CHARACTER_SIZE_6)
    2e52:	eb 81       	ldd	r30, Y+3	; 0x03
    2e54:	fc 81       	ldd	r31, Y+4	; 0x04
    2e56:	80 81       	ld	r24, Z
    2e58:	86 30       	cpi	r24, 0x06	; 6
    2e5a:	b1 f4       	brne	.+44     	; 0x2e88 <UART_init+0xee>
	{
		UCSRC|=(1<<UCSZ0);
    2e5c:	a0 e4       	ldi	r26, 0x40	; 64
    2e5e:	b0 e0       	ldi	r27, 0x00	; 0
    2e60:	e0 e4       	ldi	r30, 0x40	; 64
    2e62:	f0 e0       	ldi	r31, 0x00	; 0
    2e64:	80 81       	ld	r24, Z
    2e66:	82 60       	ori	r24, 0x02	; 2
    2e68:	8c 93       	st	X, r24
		UCSRC&=~(1<<UCSZ1);
    2e6a:	a0 e4       	ldi	r26, 0x40	; 64
    2e6c:	b0 e0       	ldi	r27, 0x00	; 0
    2e6e:	e0 e4       	ldi	r30, 0x40	; 64
    2e70:	f0 e0       	ldi	r31, 0x00	; 0
    2e72:	80 81       	ld	r24, Z
    2e74:	8b 7f       	andi	r24, 0xFB	; 251
    2e76:	8c 93       	st	X, r24
		UCSRB&=~(1<<UCSZ2);
    2e78:	aa e2       	ldi	r26, 0x2A	; 42
    2e7a:	b0 e0       	ldi	r27, 0x00	; 0
    2e7c:	ea e2       	ldi	r30, 0x2A	; 42
    2e7e:	f0 e0       	ldi	r31, 0x00	; 0
    2e80:	80 81       	ld	r24, Z
    2e82:	8b 7f       	andi	r24, 0xFB	; 251
    2e84:	8c 93       	st	X, r24
    2e86:	50 c0       	rjmp	.+160    	; 0x2f28 <UART_init+0x18e>
	}
	else if(UART_Config->bit_data==CHARACTER_SIZE_7)
    2e88:	eb 81       	ldd	r30, Y+3	; 0x03
    2e8a:	fc 81       	ldd	r31, Y+4	; 0x04
    2e8c:	80 81       	ld	r24, Z
    2e8e:	87 30       	cpi	r24, 0x07	; 7
    2e90:	b1 f4       	brne	.+44     	; 0x2ebe <UART_init+0x124>
	{
		UCSRC|=(1<<UCSZ1);
    2e92:	a0 e4       	ldi	r26, 0x40	; 64
    2e94:	b0 e0       	ldi	r27, 0x00	; 0
    2e96:	e0 e4       	ldi	r30, 0x40	; 64
    2e98:	f0 e0       	ldi	r31, 0x00	; 0
    2e9a:	80 81       	ld	r24, Z
    2e9c:	84 60       	ori	r24, 0x04	; 4
    2e9e:	8c 93       	st	X, r24
		UCSRC&=~(1<<UCSZ0);
    2ea0:	a0 e4       	ldi	r26, 0x40	; 64
    2ea2:	b0 e0       	ldi	r27, 0x00	; 0
    2ea4:	e0 e4       	ldi	r30, 0x40	; 64
    2ea6:	f0 e0       	ldi	r31, 0x00	; 0
    2ea8:	80 81       	ld	r24, Z
    2eaa:	8d 7f       	andi	r24, 0xFD	; 253
    2eac:	8c 93       	st	X, r24
		UCSRB&=~(1<<UCSZ2);
    2eae:	aa e2       	ldi	r26, 0x2A	; 42
    2eb0:	b0 e0       	ldi	r27, 0x00	; 0
    2eb2:	ea e2       	ldi	r30, 0x2A	; 42
    2eb4:	f0 e0       	ldi	r31, 0x00	; 0
    2eb6:	80 81       	ld	r24, Z
    2eb8:	8b 7f       	andi	r24, 0xFB	; 251
    2eba:	8c 93       	st	X, r24
    2ebc:	35 c0       	rjmp	.+106    	; 0x2f28 <UART_init+0x18e>
	}
	else if(UART_Config->bit_data==CHARACTER_SIZE_8)
    2ebe:	eb 81       	ldd	r30, Y+3	; 0x03
    2ec0:	fc 81       	ldd	r31, Y+4	; 0x04
    2ec2:	80 81       	ld	r24, Z
    2ec4:	88 30       	cpi	r24, 0x08	; 8
    2ec6:	b1 f4       	brne	.+44     	; 0x2ef4 <UART_init+0x15a>
	{
		UCSRC|=(1<<UCSZ0);
    2ec8:	a0 e4       	ldi	r26, 0x40	; 64
    2eca:	b0 e0       	ldi	r27, 0x00	; 0
    2ecc:	e0 e4       	ldi	r30, 0x40	; 64
    2ece:	f0 e0       	ldi	r31, 0x00	; 0
    2ed0:	80 81       	ld	r24, Z
    2ed2:	82 60       	ori	r24, 0x02	; 2
    2ed4:	8c 93       	st	X, r24
		UCSRC|=(1<<UCSZ1);
    2ed6:	a0 e4       	ldi	r26, 0x40	; 64
    2ed8:	b0 e0       	ldi	r27, 0x00	; 0
    2eda:	e0 e4       	ldi	r30, 0x40	; 64
    2edc:	f0 e0       	ldi	r31, 0x00	; 0
    2ede:	80 81       	ld	r24, Z
    2ee0:	84 60       	ori	r24, 0x04	; 4
    2ee2:	8c 93       	st	X, r24
		UCSRB&=~(1<<UCSZ2);
    2ee4:	aa e2       	ldi	r26, 0x2A	; 42
    2ee6:	b0 e0       	ldi	r27, 0x00	; 0
    2ee8:	ea e2       	ldi	r30, 0x2A	; 42
    2eea:	f0 e0       	ldi	r31, 0x00	; 0
    2eec:	80 81       	ld	r24, Z
    2eee:	8b 7f       	andi	r24, 0xFB	; 251
    2ef0:	8c 93       	st	X, r24
    2ef2:	1a c0       	rjmp	.+52     	; 0x2f28 <UART_init+0x18e>
	}
	else if(UART_Config->bit_data==CHARACTER_SIZE_9)
    2ef4:	eb 81       	ldd	r30, Y+3	; 0x03
    2ef6:	fc 81       	ldd	r31, Y+4	; 0x04
    2ef8:	80 81       	ld	r24, Z
    2efa:	89 30       	cpi	r24, 0x09	; 9
    2efc:	a9 f4       	brne	.+42     	; 0x2f28 <UART_init+0x18e>
	{
		UCSRC|=(1<<UCSZ0);
    2efe:	a0 e4       	ldi	r26, 0x40	; 64
    2f00:	b0 e0       	ldi	r27, 0x00	; 0
    2f02:	e0 e4       	ldi	r30, 0x40	; 64
    2f04:	f0 e0       	ldi	r31, 0x00	; 0
    2f06:	80 81       	ld	r24, Z
    2f08:	82 60       	ori	r24, 0x02	; 2
    2f0a:	8c 93       	st	X, r24
		UCSRC|=(1<<UCSZ1);
    2f0c:	a0 e4       	ldi	r26, 0x40	; 64
    2f0e:	b0 e0       	ldi	r27, 0x00	; 0
    2f10:	e0 e4       	ldi	r30, 0x40	; 64
    2f12:	f0 e0       	ldi	r31, 0x00	; 0
    2f14:	80 81       	ld	r24, Z
    2f16:	84 60       	ori	r24, 0x04	; 4
    2f18:	8c 93       	st	X, r24
		UCSRB|=(1<<UCSZ2);
    2f1a:	aa e2       	ldi	r26, 0x2A	; 42
    2f1c:	b0 e0       	ldi	r27, 0x00	; 0
    2f1e:	ea e2       	ldi	r30, 0x2A	; 42
    2f20:	f0 e0       	ldi	r31, 0x00	; 0
    2f22:	80 81       	ld	r24, Z
    2f24:	84 60       	ori	r24, 0x04	; 4
    2f26:	8c 93       	st	X, r24
	}
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((UART_Config->baud_rate) * 8UL))) - 1);
    2f28:	eb 81       	ldd	r30, Y+3	; 0x03
    2f2a:	fc 81       	ldd	r31, Y+4	; 0x04
    2f2c:	83 81       	ldd	r24, Z+3	; 0x03
    2f2e:	94 81       	ldd	r25, Z+4	; 0x04
    2f30:	a5 81       	ldd	r26, Z+5	; 0x05
    2f32:	b6 81       	ldd	r27, Z+6	; 0x06
    2f34:	88 0f       	add	r24, r24
    2f36:	99 1f       	adc	r25, r25
    2f38:	aa 1f       	adc	r26, r26
    2f3a:	bb 1f       	adc	r27, r27
    2f3c:	88 0f       	add	r24, r24
    2f3e:	99 1f       	adc	r25, r25
    2f40:	aa 1f       	adc	r26, r26
    2f42:	bb 1f       	adc	r27, r27
    2f44:	88 0f       	add	r24, r24
    2f46:	99 1f       	adc	r25, r25
    2f48:	aa 1f       	adc	r26, r26
    2f4a:	bb 1f       	adc	r27, r27
    2f4c:	9c 01       	movw	r18, r24
    2f4e:	ad 01       	movw	r20, r26
    2f50:	80 e0       	ldi	r24, 0x00	; 0
    2f52:	94 e2       	ldi	r25, 0x24	; 36
    2f54:	a4 ef       	ldi	r26, 0xF4	; 244
    2f56:	b0 e0       	ldi	r27, 0x00	; 0
    2f58:	bc 01       	movw	r22, r24
    2f5a:	cd 01       	movw	r24, r26
    2f5c:	0e 94 6c 18 	call	0x30d8	; 0x30d8 <__udivmodsi4>
    2f60:	da 01       	movw	r26, r20
    2f62:	c9 01       	movw	r24, r18
    2f64:	01 97       	sbiw	r24, 0x01	; 1
    2f66:	9a 83       	std	Y+2, r25	; 0x02
    2f68:	89 83       	std	Y+1, r24	; 0x01
	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2f6a:	e0 e4       	ldi	r30, 0x40	; 64
    2f6c:	f0 e0       	ldi	r31, 0x00	; 0
    2f6e:	89 81       	ldd	r24, Y+1	; 0x01
    2f70:	9a 81       	ldd	r25, Y+2	; 0x02
    2f72:	89 2f       	mov	r24, r25
    2f74:	99 27       	eor	r25, r25
    2f76:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2f78:	e9 e2       	ldi	r30, 0x29	; 41
    2f7a:	f0 e0       	ldi	r31, 0x00	; 0
    2f7c:	89 81       	ldd	r24, Y+1	; 0x01
    2f7e:	80 83       	st	Z, r24

}
    2f80:	0f 90       	pop	r0
    2f82:	0f 90       	pop	r0
    2f84:	0f 90       	pop	r0
    2f86:	0f 90       	pop	r0
    2f88:	cf 91       	pop	r28
    2f8a:	df 91       	pop	r29
    2f8c:	08 95       	ret

00002f8e <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2f8e:	df 93       	push	r29
    2f90:	cf 93       	push	r28
    2f92:	0f 92       	push	r0
    2f94:	cd b7       	in	r28, 0x3d	; 61
    2f96:	de b7       	in	r29, 0x3e	; 62
    2f98:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2f9a:	eb e2       	ldi	r30, 0x2B	; 43
    2f9c:	f0 e0       	ldi	r31, 0x00	; 0
    2f9e:	80 81       	ld	r24, Z
    2fa0:	88 2f       	mov	r24, r24
    2fa2:	90 e0       	ldi	r25, 0x00	; 0
    2fa4:	80 72       	andi	r24, 0x20	; 32
    2fa6:	90 70       	andi	r25, 0x00	; 0
    2fa8:	00 97       	sbiw	r24, 0x00	; 0
    2faa:	b9 f3       	breq	.-18     	; 0x2f9a <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2fac:	ec e2       	ldi	r30, 0x2C	; 44
    2fae:	f0 e0       	ldi	r31, 0x00	; 0
    2fb0:	89 81       	ldd	r24, Y+1	; 0x01
    2fb2:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2fb4:	0f 90       	pop	r0
    2fb6:	cf 91       	pop	r28
    2fb8:	df 91       	pop	r29
    2fba:	08 95       	ret

00002fbc <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    2fbc:	df 93       	push	r29
    2fbe:	cf 93       	push	r28
    2fc0:	cd b7       	in	r28, 0x3d	; 61
    2fc2:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2fc4:	eb e2       	ldi	r30, 0x2B	; 43
    2fc6:	f0 e0       	ldi	r31, 0x00	; 0
    2fc8:	80 81       	ld	r24, Z
    2fca:	88 23       	and	r24, r24
    2fcc:	dc f7       	brge	.-10     	; 0x2fc4 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    2fce:	ec e2       	ldi	r30, 0x2C	; 44
    2fd0:	f0 e0       	ldi	r31, 0x00	; 0
    2fd2:	80 81       	ld	r24, Z
}
    2fd4:	cf 91       	pop	r28
    2fd6:	df 91       	pop	r29
    2fd8:	08 95       	ret

00002fda <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2fda:	df 93       	push	r29
    2fdc:	cf 93       	push	r28
    2fde:	00 d0       	rcall	.+0      	; 0x2fe0 <UART_sendString+0x6>
    2fe0:	0f 92       	push	r0
    2fe2:	cd b7       	in	r28, 0x3d	; 61
    2fe4:	de b7       	in	r29, 0x3e	; 62
    2fe6:	9b 83       	std	Y+3, r25	; 0x03
    2fe8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2fea:	19 82       	std	Y+1, r1	; 0x01
    2fec:	0e c0       	rjmp	.+28     	; 0x300a <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2fee:	89 81       	ldd	r24, Y+1	; 0x01
    2ff0:	28 2f       	mov	r18, r24
    2ff2:	30 e0       	ldi	r19, 0x00	; 0
    2ff4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff6:	9b 81       	ldd	r25, Y+3	; 0x03
    2ff8:	fc 01       	movw	r30, r24
    2ffa:	e2 0f       	add	r30, r18
    2ffc:	f3 1f       	adc	r31, r19
    2ffe:	80 81       	ld	r24, Z
    3000:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <UART_sendByte>
		i++;
    3004:	89 81       	ldd	r24, Y+1	; 0x01
    3006:	8f 5f       	subi	r24, 0xFF	; 255
    3008:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    300a:	89 81       	ldd	r24, Y+1	; 0x01
    300c:	28 2f       	mov	r18, r24
    300e:	30 e0       	ldi	r19, 0x00	; 0
    3010:	8a 81       	ldd	r24, Y+2	; 0x02
    3012:	9b 81       	ldd	r25, Y+3	; 0x03
    3014:	fc 01       	movw	r30, r24
    3016:	e2 0f       	add	r30, r18
    3018:	f3 1f       	adc	r31, r19
    301a:	80 81       	ld	r24, Z
    301c:	88 23       	and	r24, r24
    301e:	39 f7       	brne	.-50     	; 0x2fee <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    3020:	0f 90       	pop	r0
    3022:	0f 90       	pop	r0
    3024:	0f 90       	pop	r0
    3026:	cf 91       	pop	r28
    3028:	df 91       	pop	r29
    302a:	08 95       	ret

0000302c <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    302c:	0f 93       	push	r16
    302e:	1f 93       	push	r17
    3030:	df 93       	push	r29
    3032:	cf 93       	push	r28
    3034:	00 d0       	rcall	.+0      	; 0x3036 <UART_receiveString+0xa>
    3036:	0f 92       	push	r0
    3038:	cd b7       	in	r28, 0x3d	; 61
    303a:	de b7       	in	r29, 0x3e	; 62
    303c:	9b 83       	std	Y+3, r25	; 0x03
    303e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3040:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    3042:	89 81       	ldd	r24, Y+1	; 0x01
    3044:	28 2f       	mov	r18, r24
    3046:	30 e0       	ldi	r19, 0x00	; 0
    3048:	8a 81       	ldd	r24, Y+2	; 0x02
    304a:	9b 81       	ldd	r25, Y+3	; 0x03
    304c:	8c 01       	movw	r16, r24
    304e:	02 0f       	add	r16, r18
    3050:	13 1f       	adc	r17, r19
    3052:	0e 94 de 17 	call	0x2fbc	; 0x2fbc <UART_recieveByte>
    3056:	f8 01       	movw	r30, r16
    3058:	80 83       	st	Z, r24
    305a:	0f c0       	rjmp	.+30     	; 0x307a <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    305c:	89 81       	ldd	r24, Y+1	; 0x01
    305e:	8f 5f       	subi	r24, 0xFF	; 255
    3060:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    3062:	89 81       	ldd	r24, Y+1	; 0x01
    3064:	28 2f       	mov	r18, r24
    3066:	30 e0       	ldi	r19, 0x00	; 0
    3068:	8a 81       	ldd	r24, Y+2	; 0x02
    306a:	9b 81       	ldd	r25, Y+3	; 0x03
    306c:	8c 01       	movw	r16, r24
    306e:	02 0f       	add	r16, r18
    3070:	13 1f       	adc	r17, r19
    3072:	0e 94 de 17 	call	0x2fbc	; 0x2fbc <UART_recieveByte>
    3076:	f8 01       	movw	r30, r16
    3078:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    307a:	89 81       	ldd	r24, Y+1	; 0x01
    307c:	28 2f       	mov	r18, r24
    307e:	30 e0       	ldi	r19, 0x00	; 0
    3080:	8a 81       	ldd	r24, Y+2	; 0x02
    3082:	9b 81       	ldd	r25, Y+3	; 0x03
    3084:	fc 01       	movw	r30, r24
    3086:	e2 0f       	add	r30, r18
    3088:	f3 1f       	adc	r31, r19
    308a:	80 81       	ld	r24, Z
    308c:	83 32       	cpi	r24, 0x23	; 35
    308e:	31 f7       	brne	.-52     	; 0x305c <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    3090:	89 81       	ldd	r24, Y+1	; 0x01
    3092:	28 2f       	mov	r18, r24
    3094:	30 e0       	ldi	r19, 0x00	; 0
    3096:	8a 81       	ldd	r24, Y+2	; 0x02
    3098:	9b 81       	ldd	r25, Y+3	; 0x03
    309a:	fc 01       	movw	r30, r24
    309c:	e2 0f       	add	r30, r18
    309e:	f3 1f       	adc	r31, r19
    30a0:	10 82       	st	Z, r1
}
    30a2:	0f 90       	pop	r0
    30a4:	0f 90       	pop	r0
    30a6:	0f 90       	pop	r0
    30a8:	cf 91       	pop	r28
    30aa:	df 91       	pop	r29
    30ac:	1f 91       	pop	r17
    30ae:	0f 91       	pop	r16
    30b0:	08 95       	ret

000030b2 <__divmodhi4>:
    30b2:	97 fb       	bst	r25, 7
    30b4:	09 2e       	mov	r0, r25
    30b6:	07 26       	eor	r0, r23
    30b8:	0a d0       	rcall	.+20     	; 0x30ce <__divmodhi4_neg1>
    30ba:	77 fd       	sbrc	r23, 7
    30bc:	04 d0       	rcall	.+8      	; 0x30c6 <__divmodhi4_neg2>
    30be:	2e d0       	rcall	.+92     	; 0x311c <__udivmodhi4>
    30c0:	06 d0       	rcall	.+12     	; 0x30ce <__divmodhi4_neg1>
    30c2:	00 20       	and	r0, r0
    30c4:	1a f4       	brpl	.+6      	; 0x30cc <__divmodhi4_exit>

000030c6 <__divmodhi4_neg2>:
    30c6:	70 95       	com	r23
    30c8:	61 95       	neg	r22
    30ca:	7f 4f       	sbci	r23, 0xFF	; 255

000030cc <__divmodhi4_exit>:
    30cc:	08 95       	ret

000030ce <__divmodhi4_neg1>:
    30ce:	f6 f7       	brtc	.-4      	; 0x30cc <__divmodhi4_exit>
    30d0:	90 95       	com	r25
    30d2:	81 95       	neg	r24
    30d4:	9f 4f       	sbci	r25, 0xFF	; 255
    30d6:	08 95       	ret

000030d8 <__udivmodsi4>:
    30d8:	a1 e2       	ldi	r26, 0x21	; 33
    30da:	1a 2e       	mov	r1, r26
    30dc:	aa 1b       	sub	r26, r26
    30de:	bb 1b       	sub	r27, r27
    30e0:	fd 01       	movw	r30, r26
    30e2:	0d c0       	rjmp	.+26     	; 0x30fe <__udivmodsi4_ep>

000030e4 <__udivmodsi4_loop>:
    30e4:	aa 1f       	adc	r26, r26
    30e6:	bb 1f       	adc	r27, r27
    30e8:	ee 1f       	adc	r30, r30
    30ea:	ff 1f       	adc	r31, r31
    30ec:	a2 17       	cp	r26, r18
    30ee:	b3 07       	cpc	r27, r19
    30f0:	e4 07       	cpc	r30, r20
    30f2:	f5 07       	cpc	r31, r21
    30f4:	20 f0       	brcs	.+8      	; 0x30fe <__udivmodsi4_ep>
    30f6:	a2 1b       	sub	r26, r18
    30f8:	b3 0b       	sbc	r27, r19
    30fa:	e4 0b       	sbc	r30, r20
    30fc:	f5 0b       	sbc	r31, r21

000030fe <__udivmodsi4_ep>:
    30fe:	66 1f       	adc	r22, r22
    3100:	77 1f       	adc	r23, r23
    3102:	88 1f       	adc	r24, r24
    3104:	99 1f       	adc	r25, r25
    3106:	1a 94       	dec	r1
    3108:	69 f7       	brne	.-38     	; 0x30e4 <__udivmodsi4_loop>
    310a:	60 95       	com	r22
    310c:	70 95       	com	r23
    310e:	80 95       	com	r24
    3110:	90 95       	com	r25
    3112:	9b 01       	movw	r18, r22
    3114:	ac 01       	movw	r20, r24
    3116:	bd 01       	movw	r22, r26
    3118:	cf 01       	movw	r24, r30
    311a:	08 95       	ret

0000311c <__udivmodhi4>:
    311c:	aa 1b       	sub	r26, r26
    311e:	bb 1b       	sub	r27, r27
    3120:	51 e1       	ldi	r21, 0x11	; 17
    3122:	07 c0       	rjmp	.+14     	; 0x3132 <__udivmodhi4_ep>

00003124 <__udivmodhi4_loop>:
    3124:	aa 1f       	adc	r26, r26
    3126:	bb 1f       	adc	r27, r27
    3128:	a6 17       	cp	r26, r22
    312a:	b7 07       	cpc	r27, r23
    312c:	10 f0       	brcs	.+4      	; 0x3132 <__udivmodhi4_ep>
    312e:	a6 1b       	sub	r26, r22
    3130:	b7 0b       	sbc	r27, r23

00003132 <__udivmodhi4_ep>:
    3132:	88 1f       	adc	r24, r24
    3134:	99 1f       	adc	r25, r25
    3136:	5a 95       	dec	r21
    3138:	a9 f7       	brne	.-22     	; 0x3124 <__udivmodhi4_loop>
    313a:	80 95       	com	r24
    313c:	90 95       	com	r25
    313e:	bc 01       	movw	r22, r24
    3140:	cd 01       	movw	r24, r26
    3142:	08 95       	ret

00003144 <__prologue_saves__>:
    3144:	2f 92       	push	r2
    3146:	3f 92       	push	r3
    3148:	4f 92       	push	r4
    314a:	5f 92       	push	r5
    314c:	6f 92       	push	r6
    314e:	7f 92       	push	r7
    3150:	8f 92       	push	r8
    3152:	9f 92       	push	r9
    3154:	af 92       	push	r10
    3156:	bf 92       	push	r11
    3158:	cf 92       	push	r12
    315a:	df 92       	push	r13
    315c:	ef 92       	push	r14
    315e:	ff 92       	push	r15
    3160:	0f 93       	push	r16
    3162:	1f 93       	push	r17
    3164:	cf 93       	push	r28
    3166:	df 93       	push	r29
    3168:	cd b7       	in	r28, 0x3d	; 61
    316a:	de b7       	in	r29, 0x3e	; 62
    316c:	ca 1b       	sub	r28, r26
    316e:	db 0b       	sbc	r29, r27
    3170:	0f b6       	in	r0, 0x3f	; 63
    3172:	f8 94       	cli
    3174:	de bf       	out	0x3e, r29	; 62
    3176:	0f be       	out	0x3f, r0	; 63
    3178:	cd bf       	out	0x3d, r28	; 61
    317a:	09 94       	ijmp

0000317c <__epilogue_restores__>:
    317c:	2a 88       	ldd	r2, Y+18	; 0x12
    317e:	39 88       	ldd	r3, Y+17	; 0x11
    3180:	48 88       	ldd	r4, Y+16	; 0x10
    3182:	5f 84       	ldd	r5, Y+15	; 0x0f
    3184:	6e 84       	ldd	r6, Y+14	; 0x0e
    3186:	7d 84       	ldd	r7, Y+13	; 0x0d
    3188:	8c 84       	ldd	r8, Y+12	; 0x0c
    318a:	9b 84       	ldd	r9, Y+11	; 0x0b
    318c:	aa 84       	ldd	r10, Y+10	; 0x0a
    318e:	b9 84       	ldd	r11, Y+9	; 0x09
    3190:	c8 84       	ldd	r12, Y+8	; 0x08
    3192:	df 80       	ldd	r13, Y+7	; 0x07
    3194:	ee 80       	ldd	r14, Y+6	; 0x06
    3196:	fd 80       	ldd	r15, Y+5	; 0x05
    3198:	0c 81       	ldd	r16, Y+4	; 0x04
    319a:	1b 81       	ldd	r17, Y+3	; 0x03
    319c:	aa 81       	ldd	r26, Y+2	; 0x02
    319e:	b9 81       	ldd	r27, Y+1	; 0x01
    31a0:	ce 0f       	add	r28, r30
    31a2:	d1 1d       	adc	r29, r1
    31a4:	0f b6       	in	r0, 0x3f	; 63
    31a6:	f8 94       	cli
    31a8:	de bf       	out	0x3e, r29	; 62
    31aa:	0f be       	out	0x3f, r0	; 63
    31ac:	cd bf       	out	0x3d, r28	; 61
    31ae:	ed 01       	movw	r28, r26
    31b0:	08 95       	ret

000031b2 <itoa>:
    31b2:	fb 01       	movw	r30, r22
    31b4:	9f 01       	movw	r18, r30
    31b6:	e8 94       	clt
    31b8:	42 30       	cpi	r20, 0x02	; 2
    31ba:	c4 f0       	brlt	.+48     	; 0x31ec <itoa+0x3a>
    31bc:	45 32       	cpi	r20, 0x25	; 37
    31be:	b4 f4       	brge	.+44     	; 0x31ec <itoa+0x3a>
    31c0:	4a 30       	cpi	r20, 0x0A	; 10
    31c2:	29 f4       	brne	.+10     	; 0x31ce <itoa+0x1c>
    31c4:	97 fb       	bst	r25, 7
    31c6:	1e f4       	brtc	.+6      	; 0x31ce <itoa+0x1c>
    31c8:	90 95       	com	r25
    31ca:	81 95       	neg	r24
    31cc:	9f 4f       	sbci	r25, 0xFF	; 255
    31ce:	64 2f       	mov	r22, r20
    31d0:	77 27       	eor	r23, r23
    31d2:	0e 94 8e 18 	call	0x311c	; 0x311c <__udivmodhi4>
    31d6:	80 5d       	subi	r24, 0xD0	; 208
    31d8:	8a 33       	cpi	r24, 0x3A	; 58
    31da:	0c f0       	brlt	.+2      	; 0x31de <itoa+0x2c>
    31dc:	89 5d       	subi	r24, 0xD9	; 217
    31de:	81 93       	st	Z+, r24
    31e0:	cb 01       	movw	r24, r22
    31e2:	00 97       	sbiw	r24, 0x00	; 0
    31e4:	a1 f7       	brne	.-24     	; 0x31ce <itoa+0x1c>
    31e6:	16 f4       	brtc	.+4      	; 0x31ec <itoa+0x3a>
    31e8:	5d e2       	ldi	r21, 0x2D	; 45
    31ea:	51 93       	st	Z+, r21
    31ec:	10 82       	st	Z, r1
    31ee:	c9 01       	movw	r24, r18
    31f0:	0c 94 fa 18 	jmp	0x31f4	; 0x31f4 <strrev>

000031f4 <strrev>:
    31f4:	dc 01       	movw	r26, r24
    31f6:	fc 01       	movw	r30, r24
    31f8:	67 2f       	mov	r22, r23
    31fa:	71 91       	ld	r23, Z+
    31fc:	77 23       	and	r23, r23
    31fe:	e1 f7       	brne	.-8      	; 0x31f8 <strrev+0x4>
    3200:	32 97       	sbiw	r30, 0x02	; 2
    3202:	04 c0       	rjmp	.+8      	; 0x320c <strrev+0x18>
    3204:	7c 91       	ld	r23, X
    3206:	6d 93       	st	X+, r22
    3208:	70 83       	st	Z, r23
    320a:	62 91       	ld	r22, -Z
    320c:	ae 17       	cp	r26, r30
    320e:	bf 07       	cpc	r27, r31
    3210:	c8 f3       	brcs	.-14     	; 0x3204 <strrev+0x10>
    3212:	08 95       	ret

00003214 <_exit>:
    3214:	f8 94       	cli

00003216 <__stop_program>:
    3216:	ff cf       	rjmp	.-2      	; 0x3216 <__stop_program>
