--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ADJ to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
OVERFLOW    |        10.779(R)|      SLOW  |         6.033(R)|      FAST  |XLXN_347          |   0.000|
a           |        11.614(R)|      SLOW  |         6.362(R)|      FAST  |XLXN_339          |   0.000|
            |        11.506(R)|      SLOW  |         6.494(R)|      FAST  |XLXN_347          |   0.000|
b           |        11.018(R)|      SLOW  |         6.082(R)|      FAST  |XLXN_339          |   0.000|
            |        11.375(R)|      SLOW  |         6.199(R)|      FAST  |XLXN_347          |   0.000|
c           |        11.736(R)|      SLOW  |         6.431(R)|      FAST  |XLXN_339          |   0.000|
            |        11.374(R)|      SLOW  |         6.354(R)|      FAST  |XLXN_347          |   0.000|
d           |        11.801(R)|      SLOW  |         6.401(R)|      FAST  |XLXN_339          |   0.000|
            |        11.328(R)|      SLOW  |         6.119(R)|      FAST  |XLXN_347          |   0.000|
e           |        10.974(R)|      SLOW  |         6.258(R)|      FAST  |XLXN_339          |   0.000|
            |        10.892(R)|      SLOW  |         6.124(R)|      FAST  |XLXN_347          |   0.000|
f           |        11.084(R)|      SLOW  |         6.123(R)|      FAST  |XLXN_339          |   0.000|
            |        11.638(R)|      SLOW  |         6.409(R)|      FAST  |XLXN_347          |   0.000|
g           |        11.727(R)|      SLOW  |         6.285(R)|      FAST  |XLXN_339          |   0.000|
            |        11.658(R)|      SLOW  |         6.366(R)|      FAST  |XLXN_347          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SEL to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
OVERFLOW    |        10.727(R)|      SLOW  |         6.051(R)|      FAST  |XLXN_347          |   0.000|
a           |        11.868(R)|      SLOW  |         6.551(R)|      FAST  |XLXN_339          |   0.000|
            |        11.454(R)|      SLOW  |         6.512(R)|      FAST  |XLXN_347          |   0.000|
b           |        11.272(R)|      SLOW  |         6.271(R)|      FAST  |XLXN_339          |   0.000|
            |        11.323(R)|      SLOW  |         6.217(R)|      FAST  |XLXN_347          |   0.000|
c           |        11.990(R)|      SLOW  |         6.620(R)|      FAST  |XLXN_339          |   0.000|
            |        11.322(R)|      SLOW  |         6.372(R)|      FAST  |XLXN_347          |   0.000|
d           |        12.055(R)|      SLOW  |         6.590(R)|      FAST  |XLXN_339          |   0.000|
            |        11.276(R)|      SLOW  |         6.137(R)|      FAST  |XLXN_347          |   0.000|
e           |        11.228(R)|      SLOW  |         6.447(R)|      FAST  |XLXN_339          |   0.000|
            |        10.840(R)|      SLOW  |         6.142(R)|      FAST  |XLXN_347          |   0.000|
f           |        11.338(R)|      SLOW  |         6.312(R)|      FAST  |XLXN_339          |   0.000|
            |        11.586(R)|      SLOW  |         6.427(R)|      FAST  |XLXN_347          |   0.000|
g           |        11.981(R)|      SLOW  |         6.474(R)|      FAST  |XLXN_339          |   0.000|
            |        11.606(R)|      SLOW  |         6.384(R)|      FAST  |XLXN_347          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ADJ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADJ            |    1.316|    0.361|         |         |
SEL            |    1.316|    0.436|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.333|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADJ            |    1.316|    0.151|         |         |
SEL            |    1.316|    0.482|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADJ            |MIN            |    8.749|
ADJ            |SEC            |    8.474|
SEL            |MIN            |    8.560|
SEL            |SEC            |    8.805|
---------------+---------------+---------+


Analysis completed Tue May 13 01:55:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



