
stm32l476rg_violin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000114ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0801167c  0801167c  0002167c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f80  08011f80  0003011c  2**0
                  CONTENTS
  4 .ARM          00000008  08011f80  08011f80  00021f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f88  08011f88  0003011c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f88  08011f88  00021f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011f8c  08011f8c  00021f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000011c  20000000  08011f90  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001038c  2000011c  080120ac  0003011c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200104a8  080120ac  000304a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003011c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033cf4  00000000  00000000  0003014c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d59  00000000  00000000  00063e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000026a8  00000000  00000000  00069ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002460  00000000  00000000  0006c248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f0e8  00000000  00000000  0006e6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d1e3  00000000  00000000  0009d790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a1c9  00000000  00000000  000ca973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001e4b3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000acd0  00000000  00000000  001e4b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000011c 	.word	0x2000011c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011664 	.word	0x08011664

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000120 	.word	0x20000120
 80001cc:	08011664 	.word	0x08011664

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2140      	movs	r1, #64	; 0x40
 8000580:	4803      	ldr	r0, [pc, #12]	; (8000590 <SELECT+0x18>)
 8000582:	f004 fe37 	bl	80051f4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000586:	2001      	movs	r0, #1
 8000588:	f002 ff92 	bl	80034b0 <HAL_Delay>
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	48000400 	.word	0x48000400

08000594 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2140      	movs	r1, #64	; 0x40
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <DESELECT+0x18>)
 800059e:	f004 fe29 	bl	80051f4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f002 ff84 	bl	80034b0 <HAL_Delay>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	48000400 	.word	0x48000400

080005b0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005ba:	bf00      	nop
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <SPI_TxByte+0x30>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	f003 0302 	and.w	r3, r3, #2
 80005c6:	2b02      	cmp	r3, #2
 80005c8:	d1f8      	bne.n	80005bc <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005ca:	1df9      	adds	r1, r7, #7
 80005cc:	2364      	movs	r3, #100	; 0x64
 80005ce:	2201      	movs	r2, #1
 80005d0:	4803      	ldr	r0, [pc, #12]	; (80005e0 <SPI_TxByte+0x30>)
 80005d2:	f006 fb2c 	bl	8006c2e <HAL_SPI_Transmit>
}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	2000d21c 	.word	0x2000d21c

080005e4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005f0:	bf00      	nop
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <SPI_TxBuffer+0x30>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	f003 0302 	and.w	r3, r3, #2
 80005fc:	2b02      	cmp	r3, #2
 80005fe:	d1f8      	bne.n	80005f2 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000600:	887a      	ldrh	r2, [r7, #2]
 8000602:	2364      	movs	r3, #100	; 0x64
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	4803      	ldr	r0, [pc, #12]	; (8000614 <SPI_TxBuffer+0x30>)
 8000608:	f006 fb11 	bl	8006c2e <HAL_SPI_Transmit>
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000d21c 	.word	0x2000d21c

08000618 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800061e:	23ff      	movs	r3, #255	; 0xff
 8000620:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000622:	bf00      	nop
 8000624:	4b09      	ldr	r3, [pc, #36]	; (800064c <SPI_RxByte+0x34>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	2b02      	cmp	r3, #2
 8000630:	d1f8      	bne.n	8000624 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000632:	1dba      	adds	r2, r7, #6
 8000634:	1df9      	adds	r1, r7, #7
 8000636:	2364      	movs	r3, #100	; 0x64
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2301      	movs	r3, #1
 800063c:	4803      	ldr	r0, [pc, #12]	; (800064c <SPI_RxByte+0x34>)
 800063e:	f006 fc64 	bl	8006f0a <HAL_SPI_TransmitReceive>

	return data;
 8000642:	79bb      	ldrb	r3, [r7, #6]
}
 8000644:	4618      	mov	r0, r3
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	2000d21c 	.word	0x2000d21c

08000650 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000658:	f7ff ffde 	bl	8000618 <SPI_RxByte>
 800065c:	4603      	mov	r3, r0
 800065e:	461a      	mov	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	701a      	strb	r2, [r3, #0]
}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <SD_ReadyWait+0x30>)
 8000674:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000678:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800067a:	f7ff ffcd 	bl	8000618 <SPI_RxByte>
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	2bff      	cmp	r3, #255	; 0xff
 8000686:	d003      	beq.n	8000690 <SD_ReadyWait+0x24>
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <SD_ReadyWait+0x30>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d1f4      	bne.n	800067a <SD_ReadyWait+0xe>

	return res;
 8000690:	79fb      	ldrb	r3, [r7, #7]
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	200035a0 	.word	0x200035a0

080006a0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80006a6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80006aa:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80006ac:	f7ff ff72 	bl	8000594 <DESELECT>
	for(int i = 0; i < 10; i++)
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	e005      	b.n	80006c2 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006b6:	20ff      	movs	r0, #255	; 0xff
 80006b8:	f7ff ff7a 	bl	80005b0 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	3301      	adds	r3, #1
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	2b09      	cmp	r3, #9
 80006c6:	ddf6      	ble.n	80006b6 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80006c8:	f7ff ff56 	bl	8000578 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80006cc:	2340      	movs	r3, #64	; 0x40
 80006ce:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006e0:	2395      	movs	r3, #149	; 0x95
 80006e2:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80006e4:	463b      	mov	r3, r7
 80006e6:	2106      	movs	r1, #6
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff7b 	bl	80005e4 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80006ee:	e002      	b.n	80006f6 <SD_PowerOn+0x56>
	{
		cnt--;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80006f6:	f7ff ff8f 	bl	8000618 <SPI_RxByte>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d002      	beq.n	8000706 <SD_PowerOn+0x66>
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d1f4      	bne.n	80006f0 <SD_PowerOn+0x50>
	}

	DESELECT();
 8000706:	f7ff ff45 	bl	8000594 <DESELECT>
	SPI_TxByte(0XFF);
 800070a:	20ff      	movs	r0, #255	; 0xff
 800070c:	f7ff ff50 	bl	80005b0 <SPI_TxByte>

	PowerFlag = 1;
 8000710:	4b03      	ldr	r3, [pc, #12]	; (8000720 <SD_PowerOn+0x80>)
 8000712:	2201      	movs	r2, #1
 8000714:	701a      	strb	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000139 	.word	0x20000139

08000724 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000728:	4b03      	ldr	r3, [pc, #12]	; (8000738 <SD_PowerOff+0x14>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	20000139 	.word	0x20000139

0800073c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <SD_CheckPower+0x14>)
 8000742:	781b      	ldrb	r3, [r3, #0]
}
 8000744:	4618      	mov	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	20000139 	.word	0x20000139

08000754 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <SD_RxDataBlock+0x58>)
 8000760:	22c8      	movs	r2, #200	; 0xc8
 8000762:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000764:	f7ff ff58 	bl	8000618 <SPI_RxByte>
 8000768:	4603      	mov	r3, r0
 800076a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800076c:	7bfb      	ldrb	r3, [r7, #15]
 800076e:	2bff      	cmp	r3, #255	; 0xff
 8000770:	d103      	bne.n	800077a <SD_RxDataBlock+0x26>
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <SD_RxDataBlock+0x58>)
 8000774:	881b      	ldrh	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d1f4      	bne.n	8000764 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	2bfe      	cmp	r3, #254	; 0xfe
 800077e:	d001      	beq.n	8000784 <SD_RxDataBlock+0x30>
 8000780:	2300      	movs	r3, #0
 8000782:	e00f      	b.n	80007a4 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	1c5a      	adds	r2, r3, #1
 8000788:	607a      	str	r2, [r7, #4]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff60 	bl	8000650 <SPI_RxBytePtr>
	} while(len--);
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	1e5a      	subs	r2, r3, #1
 8000794:	603a      	str	r2, [r7, #0]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d1f4      	bne.n	8000784 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800079a:	f7ff ff3d 	bl	8000618 <SPI_RxByte>
	SPI_RxByte();
 800079e:	f7ff ff3b 	bl	8000618 <SPI_RxByte>

	return TRUE;
 80007a2:	2301      	movs	r3, #1
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200035a2 	.word	0x200035a2

080007b0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	460b      	mov	r3, r1
 80007ba:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007c0:	f7ff ff54 	bl	800066c <SD_ReadyWait>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2bff      	cmp	r3, #255	; 0xff
 80007c8:	d001      	beq.n	80007ce <SD_TxDataBlock+0x1e>
 80007ca:	2300      	movs	r3, #0
 80007cc:	e02f      	b.n	800082e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80007ce:	78fb      	ldrb	r3, [r7, #3]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff feed 	bl	80005b0 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80007d6:	78fb      	ldrb	r3, [r7, #3]
 80007d8:	2bfd      	cmp	r3, #253	; 0xfd
 80007da:	d020      	beq.n	800081e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80007dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff feff 	bl	80005e4 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80007e6:	f7ff ff17 	bl	8000618 <SPI_RxByte>
		SPI_RxByte();
 80007ea:	f7ff ff15 	bl	8000618 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80007ee:	e00b      	b.n	8000808 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80007f0:	f7ff ff12 	bl	8000618 <SPI_RxByte>
 80007f4:	4603      	mov	r3, r0
 80007f6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
 80007fa:	f003 031f 	and.w	r3, r3, #31
 80007fe:	2b05      	cmp	r3, #5
 8000800:	d006      	beq.n	8000810 <SD_TxDataBlock+0x60>
			i++;
 8000802:	7bbb      	ldrb	r3, [r7, #14]
 8000804:	3301      	adds	r3, #1
 8000806:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000808:	7bbb      	ldrb	r3, [r7, #14]
 800080a:	2b40      	cmp	r3, #64	; 0x40
 800080c:	d9f0      	bls.n	80007f0 <SD_TxDataBlock+0x40>
 800080e:	e000      	b.n	8000812 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000810:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000812:	bf00      	nop
 8000814:	f7ff ff00 	bl	8000618 <SPI_RxByte>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d0fa      	beq.n	8000814 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800081e:	7bfb      	ldrb	r3, [r7, #15]
 8000820:	f003 031f 	and.w	r3, r3, #31
 8000824:	2b05      	cmp	r3, #5
 8000826:	d101      	bne.n	800082c <SD_TxDataBlock+0x7c>
 8000828:	2301      	movs	r3, #1
 800082a:	e000      	b.n	800082e <SD_TxDataBlock+0x7e>

	return FALSE;
 800082c:	2300      	movs	r3, #0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	b084      	sub	sp, #16
 800083a:	af00      	add	r7, sp, #0
 800083c:	4603      	mov	r3, r0
 800083e:	6039      	str	r1, [r7, #0]
 8000840:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000842:	f7ff ff13 	bl	800066c <SD_ReadyWait>
 8000846:	4603      	mov	r3, r0
 8000848:	2bff      	cmp	r3, #255	; 0xff
 800084a:	d001      	beq.n	8000850 <SD_SendCmd+0x1a>
 800084c:	23ff      	movs	r3, #255	; 0xff
 800084e:	e042      	b.n	80008d6 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff feac 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	0e1b      	lsrs	r3, r3, #24
 800085c:	b2db      	uxtb	r3, r3
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff fea6 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	0c1b      	lsrs	r3, r3, #16
 8000868:	b2db      	uxtb	r3, r3
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fea0 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	0a1b      	lsrs	r3, r3, #8
 8000874:	b2db      	uxtb	r3, r3
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff fe9a 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	b2db      	uxtb	r3, r3
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fe95 	bl	80005b0 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2b40      	cmp	r3, #64	; 0x40
 800088a:	d102      	bne.n	8000892 <SD_SendCmd+0x5c>
 800088c:	2395      	movs	r3, #149	; 0x95
 800088e:	73fb      	strb	r3, [r7, #15]
 8000890:	e007      	b.n	80008a2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b48      	cmp	r3, #72	; 0x48
 8000896:	d102      	bne.n	800089e <SD_SendCmd+0x68>
 8000898:	2387      	movs	r3, #135	; 0x87
 800089a:	73fb      	strb	r3, [r7, #15]
 800089c:	e001      	b.n	80008a2 <SD_SendCmd+0x6c>
	else crc = 1;
 800089e:	2301      	movs	r3, #1
 80008a0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fe83 	bl	80005b0 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b4c      	cmp	r3, #76	; 0x4c
 80008ae:	d101      	bne.n	80008b4 <SD_SendCmd+0x7e>
 80008b0:	f7ff feb2 	bl	8000618 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80008b4:	230a      	movs	r3, #10
 80008b6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008b8:	f7ff feae 	bl	8000618 <SPI_RxByte>
 80008bc:	4603      	mov	r3, r0
 80008be:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008c0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	da05      	bge.n	80008d4 <SD_SendCmd+0x9e>
 80008c8:	7bbb      	ldrb	r3, [r7, #14]
 80008ca:	3b01      	subs	r3, #1
 80008cc:	73bb      	strb	r3, [r7, #14]
 80008ce:	7bbb      	ldrb	r3, [r7, #14]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d1f1      	bne.n	80008b8 <SD_SendCmd+0x82>

	return res;
 80008d4:	7b7b      	ldrb	r3, [r7, #13]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SD_disk_initialize+0x14>
 80008f0:	2301      	movs	r3, #1
 80008f2:	e0d1      	b.n	8000a98 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80008f4:	4b6a      	ldr	r3, [pc, #424]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d003      	beq.n	800090a <SD_disk_initialize+0x2a>
 8000902:	4b67      	ldr	r3, [pc, #412]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	b2db      	uxtb	r3, r3
 8000908:	e0c6      	b.n	8000a98 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800090a:	f7ff fec9 	bl	80006a0 <SD_PowerOn>

	/* slave select */
	SELECT();
 800090e:	f7ff fe33 	bl	8000578 <SELECT>

	/* check disk type */
	type = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000916:	2100      	movs	r1, #0
 8000918:	2040      	movs	r0, #64	; 0x40
 800091a:	f7ff ff8c 	bl	8000836 <SD_SendCmd>
 800091e:	4603      	mov	r3, r0
 8000920:	2b01      	cmp	r3, #1
 8000922:	f040 80a1 	bne.w	8000a68 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000926:	4b5f      	ldr	r3, [pc, #380]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000928:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800092c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800092e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000932:	2048      	movs	r0, #72	; 0x48
 8000934:	f7ff ff7f 	bl	8000836 <SD_SendCmd>
 8000938:	4603      	mov	r3, r0
 800093a:	2b01      	cmp	r3, #1
 800093c:	d155      	bne.n	80009ea <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800093e:	2300      	movs	r3, #0
 8000940:	73fb      	strb	r3, [r7, #15]
 8000942:	e00c      	b.n	800095e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000944:	7bfc      	ldrb	r4, [r7, #15]
 8000946:	f7ff fe67 	bl	8000618 <SPI_RxByte>
 800094a:	4603      	mov	r3, r0
 800094c:	461a      	mov	r2, r3
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	4423      	add	r3, r4
 8000954:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	3301      	adds	r3, #1
 800095c:	73fb      	strb	r3, [r7, #15]
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	2b03      	cmp	r3, #3
 8000962:	d9ef      	bls.n	8000944 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000964:	7abb      	ldrb	r3, [r7, #10]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d17e      	bne.n	8000a68 <SD_disk_initialize+0x188>
 800096a:	7afb      	ldrb	r3, [r7, #11]
 800096c:	2baa      	cmp	r3, #170	; 0xaa
 800096e:	d17b      	bne.n	8000a68 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000970:	2100      	movs	r1, #0
 8000972:	2077      	movs	r0, #119	; 0x77
 8000974:	f7ff ff5f 	bl	8000836 <SD_SendCmd>
 8000978:	4603      	mov	r3, r0
 800097a:	2b01      	cmp	r3, #1
 800097c:	d807      	bhi.n	800098e <SD_disk_initialize+0xae>
 800097e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000982:	2069      	movs	r0, #105	; 0x69
 8000984:	f7ff ff57 	bl	8000836 <SD_SendCmd>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d004      	beq.n	8000998 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800098e:	4b45      	ldr	r3, [pc, #276]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d1ec      	bne.n	8000970 <SD_disk_initialize+0x90>
 8000996:	e000      	b.n	800099a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000998:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800099a:	4b42      	ldr	r3, [pc, #264]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d062      	beq.n	8000a68 <SD_disk_initialize+0x188>
 80009a2:	2100      	movs	r1, #0
 80009a4:	207a      	movs	r0, #122	; 0x7a
 80009a6:	f7ff ff46 	bl	8000836 <SD_SendCmd>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d15b      	bne.n	8000a68 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]
 80009b4:	e00c      	b.n	80009d0 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80009b6:	7bfc      	ldrb	r4, [r7, #15]
 80009b8:	f7ff fe2e 	bl	8000618 <SPI_RxByte>
 80009bc:	4603      	mov	r3, r0
 80009be:	461a      	mov	r2, r3
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	4423      	add	r3, r4
 80009c6:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80009ca:	7bfb      	ldrb	r3, [r7, #15]
 80009cc:	3301      	adds	r3, #1
 80009ce:	73fb      	strb	r3, [r7, #15]
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	2b03      	cmp	r3, #3
 80009d4:	d9ef      	bls.n	80009b6 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009d6:	7a3b      	ldrb	r3, [r7, #8]
 80009d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SD_disk_initialize+0x104>
 80009e0:	230c      	movs	r3, #12
 80009e2:	e000      	b.n	80009e6 <SD_disk_initialize+0x106>
 80009e4:	2304      	movs	r3, #4
 80009e6:	73bb      	strb	r3, [r7, #14]
 80009e8:	e03e      	b.n	8000a68 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80009ea:	2100      	movs	r1, #0
 80009ec:	2077      	movs	r0, #119	; 0x77
 80009ee:	f7ff ff22 	bl	8000836 <SD_SendCmd>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d808      	bhi.n	8000a0a <SD_disk_initialize+0x12a>
 80009f8:	2100      	movs	r1, #0
 80009fa:	2069      	movs	r0, #105	; 0x69
 80009fc:	f7ff ff1b 	bl	8000836 <SD_SendCmd>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d801      	bhi.n	8000a0a <SD_disk_initialize+0x12a>
 8000a06:	2302      	movs	r3, #2
 8000a08:	e000      	b.n	8000a0c <SD_disk_initialize+0x12c>
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000a0e:	7bbb      	ldrb	r3, [r7, #14]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d10e      	bne.n	8000a32 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a14:	2100      	movs	r1, #0
 8000a16:	2077      	movs	r0, #119	; 0x77
 8000a18:	f7ff ff0d 	bl	8000836 <SD_SendCmd>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d80e      	bhi.n	8000a40 <SD_disk_initialize+0x160>
 8000a22:	2100      	movs	r1, #0
 8000a24:	2069      	movs	r0, #105	; 0x69
 8000a26:	f7ff ff06 	bl	8000836 <SD_SendCmd>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d107      	bne.n	8000a40 <SD_disk_initialize+0x160>
 8000a30:	e00c      	b.n	8000a4c <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a32:	2100      	movs	r1, #0
 8000a34:	2041      	movs	r0, #65	; 0x41
 8000a36:	f7ff fefe 	bl	8000836 <SD_SendCmd>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d004      	beq.n	8000a4a <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d1e2      	bne.n	8000a0e <SD_disk_initialize+0x12e>
 8000a48:	e000      	b.n	8000a4c <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a4a:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a4c:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d007      	beq.n	8000a64 <SD_disk_initialize+0x184>
 8000a54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a58:	2050      	movs	r0, #80	; 0x50
 8000a5a:	f7ff feec 	bl	8000836 <SD_SendCmd>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <SD_disk_initialize+0x188>
 8000a64:	2300      	movs	r3, #0
 8000a66:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a68:	4a0f      	ldr	r2, [pc, #60]	; (8000aa8 <SD_disk_initialize+0x1c8>)
 8000a6a:	7bbb      	ldrb	r3, [r7, #14]
 8000a6c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a6e:	f7ff fd91 	bl	8000594 <DESELECT>
	SPI_RxByte();
 8000a72:	f7ff fdd1 	bl	8000618 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000a76:	7bbb      	ldrb	r3, [r7, #14]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d008      	beq.n	8000a8e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	f023 0301 	bic.w	r3, r3, #1
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	e001      	b.n	8000a92 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a8e:	f7ff fe49 	bl	8000724 <SD_PowerOff>
	}

	return Stat;
 8000a92:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b2db      	uxtb	r3, r3
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	20000000 	.word	0x20000000
 8000aa4:	200035a2 	.word	0x200035a2
 8000aa8:	20000138 	.word	0x20000138

08000aac <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SD_disk_status+0x14>
 8000abc:	2301      	movs	r3, #1
 8000abe:	e002      	b.n	8000ac6 <SD_disk_status+0x1a>
	return Stat;
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <SD_disk_status+0x28>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b2db      	uxtb	r3, r3
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60b9      	str	r1, [r7, #8]
 8000ae0:	607a      	str	r2, [r7, #4]
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d102      	bne.n	8000af4 <SD_disk_read+0x1c>
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d101      	bne.n	8000af8 <SD_disk_read+0x20>
 8000af4:	2304      	movs	r3, #4
 8000af6:	e051      	b.n	8000b9c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000af8:	4b2a      	ldr	r3, [pc, #168]	; (8000ba4 <SD_disk_read+0xcc>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <SD_disk_read+0x32>
 8000b06:	2303      	movs	r3, #3
 8000b08:	e048      	b.n	8000b9c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b0a:	4b27      	ldr	r3, [pc, #156]	; (8000ba8 <SD_disk_read+0xd0>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d102      	bne.n	8000b1c <SD_disk_read+0x44>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	025b      	lsls	r3, r3, #9
 8000b1a:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b1c:	f7ff fd2c 	bl	8000578 <SELECT>

	if (count == 1)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d111      	bne.n	8000b4a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	2051      	movs	r0, #81	; 0x51
 8000b2a:	f7ff fe84 	bl	8000836 <SD_SendCmd>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d129      	bne.n	8000b88 <SD_disk_read+0xb0>
 8000b34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b38:	68b8      	ldr	r0, [r7, #8]
 8000b3a:	f7ff fe0b 	bl	8000754 <SD_RxDataBlock>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d021      	beq.n	8000b88 <SD_disk_read+0xb0>
 8000b44:	2300      	movs	r3, #0
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	e01e      	b.n	8000b88 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	2052      	movs	r0, #82	; 0x52
 8000b4e:	f7ff fe72 	bl	8000836 <SD_SendCmd>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d117      	bne.n	8000b88 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b5c:	68b8      	ldr	r0, [r7, #8]
 8000b5e:	f7ff fdf9 	bl	8000754 <SD_RxDataBlock>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d00a      	beq.n	8000b7e <SD_disk_read+0xa6>
				buff += 512;
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b6e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	3b01      	subs	r3, #1
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d1ed      	bne.n	8000b58 <SD_disk_read+0x80>
 8000b7c:	e000      	b.n	8000b80 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b7e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b80:	2100      	movs	r1, #0
 8000b82:	204c      	movs	r0, #76	; 0x4c
 8000b84:	f7ff fe57 	bl	8000836 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b88:	f7ff fd04 	bl	8000594 <DESELECT>
	SPI_RxByte();
 8000b8c:	f7ff fd44 	bl	8000618 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	bf14      	ite	ne
 8000b96:	2301      	movne	r3, #1
 8000b98:	2300      	moveq	r3, #0
 8000b9a:	b2db      	uxtb	r3, r3
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000000 	.word	0x20000000
 8000ba8:	20000138 	.word	0x20000138

08000bac <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60b9      	str	r1, [r7, #8]
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	603b      	str	r3, [r7, #0]
 8000bb8:	4603      	mov	r3, r0
 8000bba:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <SD_disk_write+0x1c>
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d101      	bne.n	8000bcc <SD_disk_write+0x20>
 8000bc8:	2304      	movs	r3, #4
 8000bca:	e06b      	b.n	8000ca4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bcc:	4b37      	ldr	r3, [pc, #220]	; (8000cac <SD_disk_write+0x100>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SD_disk_write+0x32>
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e062      	b.n	8000ca4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000bde:	4b33      	ldr	r3, [pc, #204]	; (8000cac <SD_disk_write+0x100>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	f003 0304 	and.w	r3, r3, #4
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <SD_disk_write+0x44>
 8000bec:	2302      	movs	r3, #2
 8000bee:	e059      	b.n	8000ca4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000bf0:	4b2f      	ldr	r3, [pc, #188]	; (8000cb0 <SD_disk_write+0x104>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	f003 0304 	and.w	r3, r3, #4
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <SD_disk_write+0x56>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	025b      	lsls	r3, r3, #9
 8000c00:	607b      	str	r3, [r7, #4]

	SELECT();
 8000c02:	f7ff fcb9 	bl	8000578 <SELECT>

	if (count == 1)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d110      	bne.n	8000c2e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c0c:	6879      	ldr	r1, [r7, #4]
 8000c0e:	2058      	movs	r0, #88	; 0x58
 8000c10:	f7ff fe11 	bl	8000836 <SD_SendCmd>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d13a      	bne.n	8000c90 <SD_disk_write+0xe4>
 8000c1a:	21fe      	movs	r1, #254	; 0xfe
 8000c1c:	68b8      	ldr	r0, [r7, #8]
 8000c1e:	f7ff fdc7 	bl	80007b0 <SD_TxDataBlock>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d033      	beq.n	8000c90 <SD_disk_write+0xe4>
			count = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	e030      	b.n	8000c90 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c2e:	4b20      	ldr	r3, [pc, #128]	; (8000cb0 <SD_disk_write+0x104>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d007      	beq.n	8000c4a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2077      	movs	r0, #119	; 0x77
 8000c3e:	f7ff fdfa 	bl	8000836 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c42:	6839      	ldr	r1, [r7, #0]
 8000c44:	2057      	movs	r0, #87	; 0x57
 8000c46:	f7ff fdf6 	bl	8000836 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c4a:	6879      	ldr	r1, [r7, #4]
 8000c4c:	2059      	movs	r0, #89	; 0x59
 8000c4e:	f7ff fdf2 	bl	8000836 <SD_SendCmd>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d11b      	bne.n	8000c90 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c58:	21fc      	movs	r1, #252	; 0xfc
 8000c5a:	68b8      	ldr	r0, [r7, #8]
 8000c5c:	f7ff fda8 	bl	80007b0 <SD_TxDataBlock>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d00a      	beq.n	8000c7c <SD_disk_write+0xd0>
				buff += 512;
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c6c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	3b01      	subs	r3, #1
 8000c72:	603b      	str	r3, [r7, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d1ee      	bne.n	8000c58 <SD_disk_write+0xac>
 8000c7a:	e000      	b.n	8000c7e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c7c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000c7e:	21fd      	movs	r1, #253	; 0xfd
 8000c80:	2000      	movs	r0, #0
 8000c82:	f7ff fd95 	bl	80007b0 <SD_TxDataBlock>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d101      	bne.n	8000c90 <SD_disk_write+0xe4>
			{
				count = 1;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c90:	f7ff fc80 	bl	8000594 <DESELECT>
	SPI_RxByte();
 8000c94:	f7ff fcc0 	bl	8000618 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	bf14      	ite	ne
 8000c9e:	2301      	movne	r3, #1
 8000ca0:	2300      	moveq	r3, #0
 8000ca2:	b2db      	uxtb	r3, r3
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3710      	adds	r7, #16
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000138 	.word	0x20000138

08000cb4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000cb4:	b590      	push	{r4, r7, lr}
 8000cb6:	b08b      	sub	sp, #44	; 0x2c
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	603a      	str	r2, [r7, #0]
 8000cbe:	71fb      	strb	r3, [r7, #7]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <SD_disk_ioctl+0x1e>
 8000cce:	2304      	movs	r3, #4
 8000cd0:	e115      	b.n	8000efe <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000cd8:	79bb      	ldrb	r3, [r7, #6]
 8000cda:	2b05      	cmp	r3, #5
 8000cdc:	d124      	bne.n	8000d28 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000cde:	6a3b      	ldr	r3, [r7, #32]
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d012      	beq.n	8000d0c <SD_disk_ioctl+0x58>
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	dc1a      	bgt.n	8000d20 <SD_disk_ioctl+0x6c>
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d002      	beq.n	8000cf4 <SD_disk_ioctl+0x40>
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d006      	beq.n	8000d00 <SD_disk_ioctl+0x4c>
 8000cf2:	e015      	b.n	8000d20 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000cf4:	f7ff fd16 	bl	8000724 <SD_PowerOff>
			res = RES_OK;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000cfe:	e0fc      	b.n	8000efa <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000d00:	f7ff fcce 	bl	80006a0 <SD_PowerOn>
			res = RES_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d0a:	e0f6      	b.n	8000efa <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000d0c:	6a3b      	ldr	r3, [r7, #32]
 8000d0e:	1c5c      	adds	r4, r3, #1
 8000d10:	f7ff fd14 	bl	800073c <SD_CheckPower>
 8000d14:	4603      	mov	r3, r0
 8000d16:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d1e:	e0ec      	b.n	8000efa <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000d20:	2304      	movs	r3, #4
 8000d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d26:	e0e8      	b.n	8000efa <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d28:	4b77      	ldr	r3, [pc, #476]	; (8000f08 <SD_disk_ioctl+0x254>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <SD_disk_ioctl+0x86>
 8000d36:	2303      	movs	r3, #3
 8000d38:	e0e1      	b.n	8000efe <SD_disk_ioctl+0x24a>

		SELECT();
 8000d3a:	f7ff fc1d 	bl	8000578 <SELECT>

		switch (ctrl)
 8000d3e:	79bb      	ldrb	r3, [r7, #6]
 8000d40:	2b0d      	cmp	r3, #13
 8000d42:	f200 80cb 	bhi.w	8000edc <SD_disk_ioctl+0x228>
 8000d46:	a201      	add	r2, pc, #4	; (adr r2, 8000d4c <SD_disk_ioctl+0x98>)
 8000d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d4c:	08000e47 	.word	0x08000e47
 8000d50:	08000d85 	.word	0x08000d85
 8000d54:	08000e37 	.word	0x08000e37
 8000d58:	08000edd 	.word	0x08000edd
 8000d5c:	08000edd 	.word	0x08000edd
 8000d60:	08000edd 	.word	0x08000edd
 8000d64:	08000edd 	.word	0x08000edd
 8000d68:	08000edd 	.word	0x08000edd
 8000d6c:	08000edd 	.word	0x08000edd
 8000d70:	08000edd 	.word	0x08000edd
 8000d74:	08000edd 	.word	0x08000edd
 8000d78:	08000e59 	.word	0x08000e59
 8000d7c:	08000e7d 	.word	0x08000e7d
 8000d80:	08000ea1 	.word	0x08000ea1
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d84:	2100      	movs	r1, #0
 8000d86:	2049      	movs	r0, #73	; 0x49
 8000d88:	f7ff fd55 	bl	8000836 <SD_SendCmd>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f040 80a8 	bne.w	8000ee4 <SD_disk_ioctl+0x230>
 8000d94:	f107 030c 	add.w	r3, r7, #12
 8000d98:	2110      	movs	r1, #16
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fcda 	bl	8000754 <SD_RxDataBlock>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 809e 	beq.w	8000ee4 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000da8:	7b3b      	ldrb	r3, [r7, #12]
 8000daa:	099b      	lsrs	r3, r3, #6
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d10e      	bne.n	8000dd0 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000db2:	7d7b      	ldrb	r3, [r7, #21]
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	7d3b      	ldrb	r3, [r7, #20]
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4413      	add	r3, r2
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000dc6:	8bfb      	ldrh	r3, [r7, #30]
 8000dc8:	029a      	lsls	r2, r3, #10
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	e02e      	b.n	8000e2e <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000dd0:	7c7b      	ldrb	r3, [r7, #17]
 8000dd2:	f003 030f 	and.w	r3, r3, #15
 8000dd6:	b2da      	uxtb	r2, r3
 8000dd8:	7dbb      	ldrb	r3, [r7, #22]
 8000dda:	09db      	lsrs	r3, r3, #7
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	4413      	add	r3, r2
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	7d7b      	ldrb	r3, [r7, #21]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	f003 0306 	and.w	r3, r3, #6
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	4413      	add	r3, r2
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	3302      	adds	r3, #2
 8000df4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000df8:	7d3b      	ldrb	r3, [r7, #20]
 8000dfa:	099b      	lsrs	r3, r3, #6
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	7cfb      	ldrb	r3, [r7, #19]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	4413      	add	r3, r2
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	7cbb      	ldrb	r3, [r7, #18]
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	4413      	add	r3, r2
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e20:	8bfa      	ldrh	r2, [r7, #30]
 8000e22:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e26:	3b09      	subs	r3, #9
 8000e28:	409a      	lsls	r2, r3
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e34:	e056      	b.n	8000ee4 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e3c:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e44:	e055      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e46:	f7ff fc11 	bl	800066c <SD_ReadyWait>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2bff      	cmp	r3, #255	; 0xff
 8000e4e:	d14b      	bne.n	8000ee8 <SD_disk_ioctl+0x234>
 8000e50:	2300      	movs	r3, #0
 8000e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e56:	e047      	b.n	8000ee8 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2049      	movs	r0, #73	; 0x49
 8000e5c:	f7ff fceb 	bl	8000836 <SD_SendCmd>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d142      	bne.n	8000eec <SD_disk_ioctl+0x238>
 8000e66:	2110      	movs	r1, #16
 8000e68:	6a38      	ldr	r0, [r7, #32]
 8000e6a:	f7ff fc73 	bl	8000754 <SD_RxDataBlock>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d03b      	beq.n	8000eec <SD_disk_ioctl+0x238>
 8000e74:	2300      	movs	r3, #0
 8000e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e7a:	e037      	b.n	8000eec <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	204a      	movs	r0, #74	; 0x4a
 8000e80:	f7ff fcd9 	bl	8000836 <SD_SendCmd>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d132      	bne.n	8000ef0 <SD_disk_ioctl+0x23c>
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	6a38      	ldr	r0, [r7, #32]
 8000e8e:	f7ff fc61 	bl	8000754 <SD_RxDataBlock>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d02b      	beq.n	8000ef0 <SD_disk_ioctl+0x23c>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e9e:	e027      	b.n	8000ef0 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	207a      	movs	r0, #122	; 0x7a
 8000ea4:	f7ff fcc7 	bl	8000836 <SD_SendCmd>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d116      	bne.n	8000edc <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000eb4:	e00b      	b.n	8000ece <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000eb6:	6a3c      	ldr	r4, [r7, #32]
 8000eb8:	1c63      	adds	r3, r4, #1
 8000eba:	623b      	str	r3, [r7, #32]
 8000ebc:	f7ff fbac 	bl	8000618 <SPI_RxByte>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ec4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ec8:	3301      	adds	r3, #1
 8000eca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ece:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d9ef      	bls.n	8000eb6 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000edc:	2304      	movs	r3, #4
 8000ede:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ee2:	e006      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000ee4:	bf00      	nop
 8000ee6:	e004      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000ee8:	bf00      	nop
 8000eea:	e002      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000eec:	bf00      	nop
 8000eee:	e000      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000ef0:	bf00      	nop
		}

		DESELECT();
 8000ef2:	f7ff fb4f 	bl	8000594 <DESELECT>
		SPI_RxByte();
 8000ef6:	f7ff fb8f 	bl	8000618 <SPI_RxByte>
	}

	return res;
 8000efa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	372c      	adds	r7, #44	; 0x2c
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000000 	.word	0x20000000

08000f0c <HAL_TIM_PWM_PulseFinishedCallback>:


volatile uint8_t ucDataSentFlag = 0;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d10c      	bne.n	8000f36 <HAL_TIM_PWM_PulseFinishedCallback+0x2a>
		{
			HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f006 feae 	bl	8007c80 <HAL_TIM_PWM_Stop_DMA>
			HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 8000f24:	2108      	movs	r1, #8
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f006 feaa 	bl	8007c80 <HAL_TIM_PWM_Stop_DMA>
			HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_4);
 8000f2c:	210c      	movs	r1, #12
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f006 fea6 	bl	8007c80 <HAL_TIM_PWM_Stop_DMA>
 8000f34:	e007      	b.n	8000f46 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
		}
		else if (htim == &htim8)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a07      	ldr	r2, [pc, #28]	; (8000f58 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d103      	bne.n	8000f46 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
		{
			HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f006 fe9d 	bl	8007c80 <HAL_TIM_PWM_Stop_DMA>
		}

		ucDataSentFlag = 1;
 8000f46:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
		break;
	default:
		break;
	}
	*/
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20004f30 	.word	0x20004f30
 8000f58:	200035f4 	.word	0x200035f4
 8000f5c:	2000013a 	.word	0x2000013a

08000f60 <WS2812B_vInit>:
		DMA_HandleTypeDef *pxDMA1Channel1,
		DMA_HandleTypeDef *pxDMA1Channel2,
		DMA_HandleTypeDef *pxDMA1Channel3,
		DMA_HandleTypeDef *pxDMA2Channel1
	)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
 8000f6c:	603b      	str	r3, [r7, #0]
	pxWS28182B->pxTimer1 = pxTimer1;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	68ba      	ldr	r2, [r7, #8]
 8000f72:	601a      	str	r2, [r3, #0]
	pxWS28182B->pxTimer2 = pxTimer2;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	687a      	ldr	r2, [r7, #4]
 8000f78:	605a      	str	r2, [r3, #4]
	pxWS28182B->pxTimer1->Instance->ARR = WS2812B_ARR;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2264      	movs	r2, #100	; 0x64
 8000f82:	62da      	str	r2, [r3, #44]	; 0x2c
	pxWS28182B->pxTimer2->Instance->ARR = WS2812B_ARR;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2264      	movs	r2, #100	; 0x64
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c

	pxWS28182B->pxDMA1Channel1 = pxDMA1Channel1;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	609a      	str	r2, [r3, #8]
	pxWS28182B->pxDMA1Channel2 = pxDMA1Channel2;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	60da      	str	r2, [r3, #12]
	pxWS28182B->pxDMA1Channel3 = pxDMA1Channel3;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	69fa      	ldr	r2, [r7, #28]
 8000f9e:	611a      	str	r2, [r3, #16]
	pxWS28182B->pxDMA2Channel1 = pxDMA2Channel1;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	6a3a      	ldr	r2, [r7, #32]
 8000fa4:	615a      	str	r2, [r3, #20]
}
 8000fa6:	bf00      	nop
 8000fa8:	3714      	adds	r7, #20
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, pdMS_TO_TICKS(100));
 8000fbc:	1d39      	adds	r1, r7, #4
 8000fbe:	2364      	movs	r3, #100	; 0x64
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	4804      	ldr	r0, [pc, #16]	; (8000fd4 <__io_putchar+0x20>)
 8000fc4:	f007 fea2 	bl	8008d0c <HAL_UART_Transmit>
	return ch;
 8000fc8:	687b      	ldr	r3, [r7, #4]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	2000d280 	.word	0x2000d280

08000fd8 <transmit_uart>:

void transmit_uart(char *string) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff f8f5 	bl	80001d0 <strlen>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) string, len, pdMS_TO_TICKS(100));
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	2364      	movs	r3, #100	; 0x64
 8000ff0:	6879      	ldr	r1, [r7, #4]
 8000ff2:	4803      	ldr	r0, [pc, #12]	; (8001000 <transmit_uart+0x28>)
 8000ff4:	f007 fe8a 	bl	8008d0c <HAL_UART_Transmit>
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000d280 	.word	0x2000d280

08001004 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100a:	f002 fa11 	bl	8003430 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100e:	f000 f877 	bl	8001100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001012:	f000 fd9f 	bl	8001b54 <MX_GPIO_Init>
  MX_DMA_Init();
 8001016:	f000 fd53 	bl	8001ac0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800101a:	f000 fd21 	bl	8001a60 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800101e:	f000 f8f7 	bl	8001210 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001022:	f000 fa19 	bl	8001458 <MX_TIM1_Init>
  MX_FATFS_Init();
 8001026:	f008 faf7 	bl	8009618 <MX_FATFS_Init>
  MX_SPI1_Init();
 800102a:	f000 f9d7 	bl	80013dc <MX_SPI1_Init>
  MX_TIM15_Init();
 800102e:	f000 fba3 	bl	8001778 <MX_TIM15_Init>
  MX_TIM16_Init();
 8001032:	f000 fc25 	bl	8001880 <MX_TIM16_Init>
  MX_TIM17_Init();
 8001036:	f000 fc9b 	bl	8001970 <MX_TIM17_Init>
  MX_I2C1_Init();
 800103a:	f000 f98f 	bl	800135c <MX_I2C1_Init>
  MX_TIM3_Init();
 800103e:	f000 fa9b 	bl	8001578 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001042:	f000 fb09 	bl	8001658 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  WS2812B_vInit(&xWS2812B, &htim3, &htim8, &hdma_tim3_ch1_trig, &hdma_tim3_ch3, &hdma_tim3_ch4_up, &hdma_tim8_ch2);
 8001046:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <main+0xac>)
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <main+0xb0>)
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <main+0xb4>)
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	4b1a      	ldr	r3, [pc, #104]	; (80010bc <main+0xb8>)
 8001054:	4a1a      	ldr	r2, [pc, #104]	; (80010c0 <main+0xbc>)
 8001056:	491b      	ldr	r1, [pc, #108]	; (80010c4 <main+0xc0>)
 8001058:	481b      	ldr	r0, [pc, #108]	; (80010c8 <main+0xc4>)
 800105a:	f7ff ff81 	bl	8000f60 <WS2812B_vInit>

	//[!] Care for HAL_ADC_START_DMA sampling too fast due to small array for DMA (ex: 4 instead of 400. Reduce sampling time of ADC if such case or filter more samples)
  HAL_ADC_Start_DMA(&hadc1, adcValue, ADC_CHANNEL_COUNT);
 800105e:	2204      	movs	r2, #4
 8001060:	491a      	ldr	r1, [pc, #104]	; (80010cc <main+0xc8>)
 8001062:	481b      	ldr	r0, [pc, #108]	; (80010d0 <main+0xcc>)
 8001064:	f002 fd74 	bl	8003b50 <HAL_ADC_Start_DMA>
  //HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001068:	f00b fbc0 	bl	800c7ec <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of xMainMenuTask */
  xMainMenuTaskHandle = osThreadNew(StartMainMenuTask, NULL, &xMainMenuTask_attributes);
 800106c:	4a19      	ldr	r2, [pc, #100]	; (80010d4 <main+0xd0>)
 800106e:	2100      	movs	r1, #0
 8001070:	4819      	ldr	r0, [pc, #100]	; (80010d8 <main+0xd4>)
 8001072:	f00b fc1a 	bl	800c8aa <osThreadNew>
 8001076:	4603      	mov	r3, r0
 8001078:	4a18      	ldr	r2, [pc, #96]	; (80010dc <main+0xd8>)
 800107a:	6013      	str	r3, [r2, #0]

  /* creation of xPlayTickTask */
  xPlayTickTaskHandle = osThreadNew(StartPlayTickTask, NULL, &xPlayTickTask_attributes);
 800107c:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <main+0xdc>)
 800107e:	2100      	movs	r1, #0
 8001080:	4818      	ldr	r0, [pc, #96]	; (80010e4 <main+0xe0>)
 8001082:	f00b fc12 	bl	800c8aa <osThreadNew>
 8001086:	4603      	mov	r3, r0
 8001088:	4a17      	ldr	r2, [pc, #92]	; (80010e8 <main+0xe4>)
 800108a:	6013      	str	r3, [r2, #0]

  /* creation of xPlayStateTask */
  xPlayStateTaskHandle = osThreadNew(StartPlayState, NULL, &xPlayStateTask_attributes);
 800108c:	4a17      	ldr	r2, [pc, #92]	; (80010ec <main+0xe8>)
 800108e:	2100      	movs	r1, #0
 8001090:	4817      	ldr	r0, [pc, #92]	; (80010f0 <main+0xec>)
 8001092:	f00b fc0a 	bl	800c8aa <osThreadNew>
 8001096:	4603      	mov	r3, r0
 8001098:	4a16      	ldr	r2, [pc, #88]	; (80010f4 <main+0xf0>)
 800109a:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of xEmbeddedViolinEventGroup */
  xEmbeddedViolinEventGroupHandle = osEventFlagsNew(&xEmbeddedViolinEventGroup_attributes);
 800109c:	4816      	ldr	r0, [pc, #88]	; (80010f8 <main+0xf4>)
 800109e:	f00b fcde 	bl	800ca5e <osEventFlagsNew>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a15      	ldr	r2, [pc, #84]	; (80010fc <main+0xf8>)
 80010a6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010a8:	f00b fbc4 	bl	800c834 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010ac:	e7fe      	b.n	80010ac <main+0xa8>
 80010ae:	bf00      	nop
 80010b0:	200035a8 	.word	0x200035a8
 80010b4:	2000d1cc 	.word	0x2000d1cc
 80010b8:	20004ee8 	.word	0x20004ee8
 80010bc:	20005090 	.word	0x20005090
 80010c0:	200035f4 	.word	0x200035f4
 80010c4:	20004f30 	.word	0x20004f30
 80010c8:	2000471c 	.word	0x2000471c
 80010cc:	2000d308 	.word	0x2000d308
 80010d0:	20004f7c 	.word	0x20004f7c
 80010d4:	080119d8 	.word	0x080119d8
 80010d8:	08001c01 	.word	0x08001c01
 80010dc:	20004fe0 	.word	0x20004fe0
 80010e0:	080119fc 	.word	0x080119fc
 80010e4:	08001d75 	.word	0x08001d75
 80010e8:	200035f0 	.word	0x200035f0
 80010ec:	08011a20 	.word	0x08011a20
 80010f0:	08001dd9 	.word	0x08001dd9
 80010f4:	2000d214 	.word	0x2000d214
 80010f8:	08011a44 	.word	0x08011a44
 80010fc:	20003640 	.word	0x20003640

08001100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b0b8      	sub	sp, #224	; 0xe0
 8001104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001106:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800110a:	2244      	movs	r2, #68	; 0x44
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f00f fad4 	bl	80106bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001114:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001124:	463b      	mov	r3, r7
 8001126:	2288      	movs	r2, #136	; 0x88
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f00f fac6 	bl	80106bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001130:	2301      	movs	r3, #1
 8001132:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001136:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113e:	2302      	movs	r3, #2
 8001140:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001144:	2303      	movs	r3, #3
 8001146:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800114a:	2301      	movs	r3, #1
 800114c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001150:	230a      	movs	r3, #10
 8001152:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001156:	2307      	movs	r3, #7
 8001158:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001162:	2302      	movs	r3, #2
 8001164:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800116c:	4618      	mov	r0, r3
 800116e:	f004 f9e3 	bl	8005538 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001178:	f000 fe62 	bl	8001e40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117c:	230f      	movs	r3, #15
 800117e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001182:	2303      	movs	r3, #3
 8001184:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800119a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800119e:	2104      	movs	r1, #4
 80011a0:	4618      	mov	r0, r3
 80011a2:	f004 fdaf 	bl	8005d04 <HAL_RCC_ClockConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80011ac:	f000 fe48 	bl	8001e40 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80011b0:	f244 0342 	movw	r3, #16450	; 0x4042
 80011b4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80011be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80011c2:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80011c4:	2303      	movs	r3, #3
 80011c6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80011cc:	2308      	movs	r3, #8
 80011ce:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80011d0:	2307      	movs	r3, #7
 80011d2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80011d4:	2302      	movs	r3, #2
 80011d6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80011d8:	2302      	movs	r3, #2
 80011da:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80011dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011e0:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011e2:	463b      	mov	r3, r7
 80011e4:	4618      	mov	r0, r3
 80011e6:	f004 ffc3 	bl	8006170 <HAL_RCCEx_PeriphCLKConfig>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80011f0:	f000 fe26 	bl	8001e40 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011f4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011f8:	f004 f948 	bl	800548c <HAL_PWREx_ControlVoltageScaling>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0x106>
  {
    Error_Handler();
 8001202:	f000 fe1d 	bl	8001e40 <Error_Handler>
  }
}
 8001206:	bf00      	nop
 8001208:	37e0      	adds	r7, #224	; 0xe0
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08a      	sub	sp, #40	; 0x28
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
 8001230:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001232:	4b44      	ldr	r3, [pc, #272]	; (8001344 <MX_ADC1_Init+0x134>)
 8001234:	4a44      	ldr	r2, [pc, #272]	; (8001348 <MX_ADC1_Init+0x138>)
 8001236:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001238:	4b42      	ldr	r3, [pc, #264]	; (8001344 <MX_ADC1_Init+0x134>)
 800123a:	2200      	movs	r2, #0
 800123c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800123e:	4b41      	ldr	r3, [pc, #260]	; (8001344 <MX_ADC1_Init+0x134>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001244:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <MX_ADC1_Init+0x134>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800124a:	4b3e      	ldr	r3, [pc, #248]	; (8001344 <MX_ADC1_Init+0x134>)
 800124c:	2201      	movs	r2, #1
 800124e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001250:	4b3c      	ldr	r3, [pc, #240]	; (8001344 <MX_ADC1_Init+0x134>)
 8001252:	2204      	movs	r2, #4
 8001254:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001256:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <MX_ADC1_Init+0x134>)
 8001258:	2200      	movs	r2, #0
 800125a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800125c:	4b39      	ldr	r3, [pc, #228]	; (8001344 <MX_ADC1_Init+0x134>)
 800125e:	2201      	movs	r2, #1
 8001260:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001262:	4b38      	ldr	r3, [pc, #224]	; (8001344 <MX_ADC1_Init+0x134>)
 8001264:	2204      	movs	r2, #4
 8001266:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001268:	4b36      	ldr	r3, [pc, #216]	; (8001344 <MX_ADC1_Init+0x134>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001270:	4b34      	ldr	r3, [pc, #208]	; (8001344 <MX_ADC1_Init+0x134>)
 8001272:	2200      	movs	r2, #0
 8001274:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001276:	4b33      	ldr	r3, [pc, #204]	; (8001344 <MX_ADC1_Init+0x134>)
 8001278:	2200      	movs	r2, #0
 800127a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800127c:	4b31      	ldr	r3, [pc, #196]	; (8001344 <MX_ADC1_Init+0x134>)
 800127e:	2201      	movs	r2, #1
 8001280:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001284:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <MX_ADC1_Init+0x134>)
 8001286:	2200      	movs	r2, #0
 8001288:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800128a:	4b2e      	ldr	r3, [pc, #184]	; (8001344 <MX_ADC1_Init+0x134>)
 800128c:	2200      	movs	r2, #0
 800128e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001292:	482c      	ldr	r0, [pc, #176]	; (8001344 <MX_ADC1_Init+0x134>)
 8001294:	f002 fb06 	bl	80038a4 <HAL_ADC_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800129e:	f000 fdcf 	bl	8001e40 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	4619      	mov	r1, r3
 80012ac:	4825      	ldr	r0, [pc, #148]	; (8001344 <MX_ADC1_Init+0x134>)
 80012ae:	f003 fa2d 	bl	800470c <HAL_ADCEx_MultiModeConfigChannel>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80012b8:	f000 fdc2 	bl	8001e40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012bc:	4b23      	ldr	r3, [pc, #140]	; (800134c <MX_ADC1_Init+0x13c>)
 80012be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012c0:	2306      	movs	r3, #6
 80012c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80012c4:	2307      	movs	r3, #7
 80012c6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012c8:	237f      	movs	r3, #127	; 0x7f
 80012ca:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012cc:	2304      	movs	r3, #4
 80012ce:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	4619      	mov	r1, r3
 80012d8:	481a      	ldr	r0, [pc, #104]	; (8001344 <MX_ADC1_Init+0x134>)
 80012da:	f002 fd0b 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80012e4:	f000 fdac 	bl	8001e40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <MX_ADC1_Init+0x140>)
 80012ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80012ec:	230c      	movs	r3, #12
 80012ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	4619      	mov	r1, r3
 80012f4:	4813      	ldr	r0, [pc, #76]	; (8001344 <MX_ADC1_Init+0x134>)
 80012f6:	f002 fcfd 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8001300:	f000 fd9e 	bl	8001e40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <MX_ADC1_Init+0x144>)
 8001306:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001308:	2312      	movs	r3, #18
 800130a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4619      	mov	r1, r3
 8001310:	480c      	ldr	r0, [pc, #48]	; (8001344 <MX_ADC1_Init+0x134>)
 8001312:	f002 fcef 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 800131c:	f000 fd90 	bl	8001e40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <MX_ADC1_Init+0x148>)
 8001322:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001324:	2318      	movs	r3, #24
 8001326:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_ADC1_Init+0x134>)
 800132e:	f002 fce1 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8001338:	f000 fd82 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	3728      	adds	r7, #40	; 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20004f7c 	.word	0x20004f7c
 8001348:	50040000 	.word	0x50040000
 800134c:	04300002 	.word	0x04300002
 8001350:	08600004 	.word	0x08600004
 8001354:	0c900008 	.word	0x0c900008
 8001358:	10c00010 	.word	0x10c00010

0800135c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001360:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001362:	4a1c      	ldr	r2, [pc, #112]	; (80013d4 <MX_I2C1_Init+0x78>)
 8001364:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001366:	4b1a      	ldr	r3, [pc, #104]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001368:	4a1b      	ldr	r2, [pc, #108]	; (80013d8 <MX_I2C1_Init+0x7c>)
 800136a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <MX_I2C1_Init+0x74>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001374:	2201      	movs	r2, #1
 8001376:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <MX_I2C1_Init+0x74>)
 800137a:	2200      	movs	r2, #0
 800137c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001380:	2200      	movs	r2, #0
 8001382:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <MX_I2C1_Init+0x74>)
 800138c:	2200      	movs	r2, #0
 800138e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001392:	2200      	movs	r2, #0
 8001394:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001396:	480e      	ldr	r0, [pc, #56]	; (80013d0 <MX_I2C1_Init+0x74>)
 8001398:	f003 ff44 	bl	8005224 <HAL_I2C_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013a2:	f000 fd4d 	bl	8001e40 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013a6:	2100      	movs	r1, #0
 80013a8:	4809      	ldr	r0, [pc, #36]	; (80013d0 <MX_I2C1_Init+0x74>)
 80013aa:	f003 ffca 	bl	8005342 <HAL_I2CEx_ConfigAnalogFilter>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013b4:	f000 fd44 	bl	8001e40 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013b8:	2100      	movs	r1, #0
 80013ba:	4805      	ldr	r0, [pc, #20]	; (80013d0 <MX_I2C1_Init+0x74>)
 80013bc:	f004 f80c 	bl	80053d8 <HAL_I2CEx_ConfigDigitalFilter>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013c6:	f000 fd3b 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20004680 	.word	0x20004680
 80013d4:	40005400 	.word	0x40005400
 80013d8:	10909cec 	.word	0x10909cec

080013dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <MX_SPI1_Init+0x74>)
 80013e2:	4a1c      	ldr	r2, [pc, #112]	; (8001454 <MX_SPI1_Init+0x78>)
 80013e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <MX_SPI1_Init+0x74>)
 80013e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <MX_SPI1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013f4:	4b16      	ldr	r3, [pc, #88]	; (8001450 <MX_SPI1_Init+0x74>)
 80013f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80013fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013fc:	4b14      	ldr	r3, [pc, #80]	; (8001450 <MX_SPI1_Init+0x74>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001402:	4b13      	ldr	r3, [pc, #76]	; (8001450 <MX_SPI1_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <MX_SPI1_Init+0x74>)
 800140a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800140e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_SPI1_Init+0x74>)
 8001412:	2220      	movs	r2, #32
 8001414:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <MX_SPI1_Init+0x74>)
 8001418:	2200      	movs	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <MX_SPI1_Init+0x74>)
 800141e:	2200      	movs	r2, #0
 8001420:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <MX_SPI1_Init+0x74>)
 8001424:	2200      	movs	r2, #0
 8001426:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001428:	4b09      	ldr	r3, [pc, #36]	; (8001450 <MX_SPI1_Init+0x74>)
 800142a:	2207      	movs	r2, #7
 800142c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800142e:	4b08      	ldr	r3, [pc, #32]	; (8001450 <MX_SPI1_Init+0x74>)
 8001430:	2200      	movs	r2, #0
 8001432:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <MX_SPI1_Init+0x74>)
 8001436:	2208      	movs	r2, #8
 8001438:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800143a:	4805      	ldr	r0, [pc, #20]	; (8001450 <MX_SPI1_Init+0x74>)
 800143c:	f005 fb54 	bl	8006ae8 <HAL_SPI_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001446:	f000 fcfb 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	2000d21c 	.word	0x2000d21c
 8001454:	40013000 	.word	0x40013000

08001458 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b096      	sub	sp, #88	; 0x58
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800146a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]
 800147a:	615a      	str	r2, [r3, #20]
 800147c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	222c      	movs	r2, #44	; 0x2c
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f00f f919 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800148a:	4b39      	ldr	r3, [pc, #228]	; (8001570 <MX_TIM1_Init+0x118>)
 800148c:	4a39      	ldr	r2, [pc, #228]	; (8001574 <MX_TIM1_Init+0x11c>)
 800148e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8 - 1;
 8001490:	4b37      	ldr	r3, [pc, #220]	; (8001570 <MX_TIM1_Init+0x118>)
 8001492:	2207      	movs	r2, #7
 8001494:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001496:	4b36      	ldr	r3, [pc, #216]	; (8001570 <MX_TIM1_Init+0x118>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800149c:	4b34      	ldr	r3, [pc, #208]	; (8001570 <MX_TIM1_Init+0x118>)
 800149e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a4:	4b32      	ldr	r3, [pc, #200]	; (8001570 <MX_TIM1_Init+0x118>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014aa:	4b31      	ldr	r3, [pc, #196]	; (8001570 <MX_TIM1_Init+0x118>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014b0:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <MX_TIM1_Init+0x118>)
 80014b2:	2280      	movs	r2, #128	; 0x80
 80014b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014b6:	482e      	ldr	r0, [pc, #184]	; (8001570 <MX_TIM1_Init+0x118>)
 80014b8:	f006 f962 	bl	8007780 <HAL_TIM_PWM_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80014c2:	f000 fcbd 	bl	8001e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c6:	2300      	movs	r3, #0
 80014c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014ca:	2300      	movs	r3, #0
 80014cc:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014d6:	4619      	mov	r1, r3
 80014d8:	4825      	ldr	r0, [pc, #148]	; (8001570 <MX_TIM1_Init+0x118>)
 80014da:	f007 faa5 	bl	8008a28 <HAL_TIMEx_MasterConfigSynchronization>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80014e4:	f000 fcac 	bl	8001e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014e8:	2360      	movs	r3, #96	; 0x60
 80014ea:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014f0:	2300      	movs	r3, #0
 80014f2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014f4:	2300      	movs	r3, #0
 80014f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014f8:	2300      	movs	r3, #0
 80014fa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014fc:	2300      	movs	r3, #0
 80014fe:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001500:	2300      	movs	r3, #0
 8001502:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001504:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001508:	2200      	movs	r2, #0
 800150a:	4619      	mov	r1, r3
 800150c:	4818      	ldr	r0, [pc, #96]	; (8001570 <MX_TIM1_Init+0x118>)
 800150e:	f006 fdc7 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001518:	f000 fc92 	bl	8001e40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001530:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001534:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800153e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001542:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001548:	2300      	movs	r3, #0
 800154a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	4619      	mov	r1, r3
 8001550:	4807      	ldr	r0, [pc, #28]	; (8001570 <MX_TIM1_Init+0x118>)
 8001552:	f007 faf1 	bl	8008b38 <HAL_TIMEx_ConfigBreakDeadTime>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800155c:	f000 fc70 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001560:	4803      	ldr	r0, [pc, #12]	; (8001570 <MX_TIM1_Init+0x118>)
 8001562:	f001 fc55 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8001566:	bf00      	nop
 8001568:	3758      	adds	r7, #88	; 0x58
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	2000d17c 	.word	0x2000d17c
 8001574:	40012c00 	.word	0x40012c00

08001578 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08a      	sub	sp, #40	; 0x28
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157e:	f107 031c 	add.w	r3, r7, #28
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158a:	463b      	mov	r3, r7
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	615a      	str	r2, [r3, #20]
 800159a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800159c:	4b2c      	ldr	r3, [pc, #176]	; (8001650 <MX_TIM3_Init+0xd8>)
 800159e:	4a2d      	ldr	r2, [pc, #180]	; (8001654 <MX_TIM3_Init+0xdc>)
 80015a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015a2:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a8:	4b29      	ldr	r3, [pc, #164]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015ae:	4b28      	ldr	r3, [pc, #160]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b6:	4b26      	ldr	r3, [pc, #152]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b24      	ldr	r3, [pc, #144]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015c2:	4823      	ldr	r0, [pc, #140]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015c4:	f006 f8dc 	bl	8007780 <HAL_TIM_PWM_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80015ce:	f000 fc37 	bl	8001e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d6:	2300      	movs	r3, #0
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015da:	f107 031c 	add.w	r3, r7, #28
 80015de:	4619      	mov	r1, r3
 80015e0:	481b      	ldr	r0, [pc, #108]	; (8001650 <MX_TIM3_Init+0xd8>)
 80015e2:	f007 fa21 	bl	8008a28 <HAL_TIMEx_MasterConfigSynchronization>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80015ec:	f000 fc28 	bl	8001e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f0:	2360      	movs	r3, #96	; 0x60
 80015f2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001600:	463b      	mov	r3, r7
 8001602:	2200      	movs	r2, #0
 8001604:	4619      	mov	r1, r3
 8001606:	4812      	ldr	r0, [pc, #72]	; (8001650 <MX_TIM3_Init+0xd8>)
 8001608:	f006 fd4a 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001612:	f000 fc15 	bl	8001e40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001616:	463b      	mov	r3, r7
 8001618:	2208      	movs	r2, #8
 800161a:	4619      	mov	r1, r3
 800161c:	480c      	ldr	r0, [pc, #48]	; (8001650 <MX_TIM3_Init+0xd8>)
 800161e:	f006 fd3f 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001628:	f000 fc0a 	bl	8001e40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800162c:	463b      	mov	r3, r7
 800162e:	220c      	movs	r2, #12
 8001630:	4619      	mov	r1, r3
 8001632:	4807      	ldr	r0, [pc, #28]	; (8001650 <MX_TIM3_Init+0xd8>)
 8001634:	f006 fd34 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800163e:	f000 fbff 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001642:	4803      	ldr	r0, [pc, #12]	; (8001650 <MX_TIM3_Init+0xd8>)
 8001644:	f001 fbe4 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	; 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20004f30 	.word	0x20004f30
 8001654:	40000400 	.word	0x40000400

08001658 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b096      	sub	sp, #88	; 0x58
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800166a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]
 800167a:	615a      	str	r2, [r3, #20]
 800167c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	222c      	movs	r2, #44	; 0x2c
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f00f f819 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800168a:	4b39      	ldr	r3, [pc, #228]	; (8001770 <MX_TIM8_Init+0x118>)
 800168c:	4a39      	ldr	r2, [pc, #228]	; (8001774 <MX_TIM8_Init+0x11c>)
 800168e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001690:	4b37      	ldr	r3, [pc, #220]	; (8001770 <MX_TIM8_Init+0x118>)
 8001692:	2200      	movs	r2, #0
 8001694:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001696:	4b36      	ldr	r3, [pc, #216]	; (8001770 <MX_TIM8_Init+0x118>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800169c:	4b34      	ldr	r3, [pc, #208]	; (8001770 <MX_TIM8_Init+0x118>)
 800169e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016a2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a4:	4b32      	ldr	r3, [pc, #200]	; (8001770 <MX_TIM8_Init+0x118>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016aa:	4b31      	ldr	r3, [pc, #196]	; (8001770 <MX_TIM8_Init+0x118>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b0:	4b2f      	ldr	r3, [pc, #188]	; (8001770 <MX_TIM8_Init+0x118>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80016b6:	482e      	ldr	r0, [pc, #184]	; (8001770 <MX_TIM8_Init+0x118>)
 80016b8:	f006 f862 	bl	8007780 <HAL_TIM_PWM_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 80016c2:	f000 fbbd 	bl	8001e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c6:	2300      	movs	r3, #0
 80016c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016ca:	2300      	movs	r3, #0
 80016cc:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016d6:	4619      	mov	r1, r3
 80016d8:	4825      	ldr	r0, [pc, #148]	; (8001770 <MX_TIM8_Init+0x118>)
 80016da:	f007 f9a5 	bl	8008a28 <HAL_TIMEx_MasterConfigSynchronization>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80016e4:	f000 fbac 	bl	8001e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e8:	2360      	movs	r3, #96	; 0x60
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016f0:	2300      	movs	r3, #0
 80016f2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016f4:	2300      	movs	r3, #0
 80016f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016fc:	2300      	movs	r3, #0
 80016fe:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001700:	2300      	movs	r3, #0
 8001702:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001704:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001708:	2204      	movs	r2, #4
 800170a:	4619      	mov	r1, r3
 800170c:	4818      	ldr	r0, [pc, #96]	; (8001770 <MX_TIM8_Init+0x118>)
 800170e:	f006 fcc7 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001718:	f000 fb92 	bl	8001e40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001730:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001734:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800173a:	2300      	movs	r3, #0
 800173c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800173e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001748:	2300      	movs	r3, #0
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	4619      	mov	r1, r3
 8001750:	4807      	ldr	r0, [pc, #28]	; (8001770 <MX_TIM8_Init+0x118>)
 8001752:	f007 f9f1 	bl	8008b38 <HAL_TIMEx_ConfigBreakDeadTime>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 800175c:	f000 fb70 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001760:	4803      	ldr	r0, [pc, #12]	; (8001770 <MX_TIM8_Init+0x118>)
 8001762:	f001 fb55 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8001766:	bf00      	nop
 8001768:	3758      	adds	r7, #88	; 0x58
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200035f4 	.word	0x200035f4
 8001774:	40013400 	.word	0x40013400

08001778 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b096      	sub	sp, #88	; 0x58
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800178a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
 800179a:	615a      	str	r2, [r3, #20]
 800179c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	222c      	movs	r2, #44	; 0x2c
 80017a2:	2100      	movs	r1, #0
 80017a4:	4618      	mov	r0, r3
 80017a6:	f00e ff89 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80017aa:	4b33      	ldr	r3, [pc, #204]	; (8001878 <MX_TIM15_Init+0x100>)
 80017ac:	4a33      	ldr	r2, [pc, #204]	; (800187c <MX_TIM15_Init+0x104>)
 80017ae:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8 - 1;
 80017b0:	4b31      	ldr	r3, [pc, #196]	; (8001878 <MX_TIM15_Init+0x100>)
 80017b2:	2207      	movs	r2, #7
 80017b4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b30      	ldr	r3, [pc, #192]	; (8001878 <MX_TIM15_Init+0x100>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80017bc:	4b2e      	ldr	r3, [pc, #184]	; (8001878 <MX_TIM15_Init+0x100>)
 80017be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b2c      	ldr	r3, [pc, #176]	; (8001878 <MX_TIM15_Init+0x100>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80017ca:	4b2b      	ldr	r3, [pc, #172]	; (8001878 <MX_TIM15_Init+0x100>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b29      	ldr	r3, [pc, #164]	; (8001878 <MX_TIM15_Init+0x100>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80017d6:	4828      	ldr	r0, [pc, #160]	; (8001878 <MX_TIM15_Init+0x100>)
 80017d8:	f005 ffd2 	bl	8007780 <HAL_TIM_PWM_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80017e2:	f000 fb2d 	bl	8001e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e6:	2300      	movs	r3, #0
 80017e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80017ee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017f2:	4619      	mov	r1, r3
 80017f4:	4820      	ldr	r0, [pc, #128]	; (8001878 <MX_TIM15_Init+0x100>)
 80017f6:	f007 f917 	bl	8008a28 <HAL_TIMEx_MasterConfigSynchronization>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001800:	f000 fb1e 	bl	8001e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001804:	2360      	movs	r3, #96	; 0x60
 8001806:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800180c:	2300      	movs	r3, #0
 800180e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001810:	2300      	movs	r3, #0
 8001812:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001818:	2300      	movs	r3, #0
 800181a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800181c:	2300      	movs	r3, #0
 800181e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001820:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001824:	2200      	movs	r2, #0
 8001826:	4619      	mov	r1, r3
 8001828:	4813      	ldr	r0, [pc, #76]	; (8001878 <MX_TIM15_Init+0x100>)
 800182a:	f006 fc39 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001834:	f000 fb04 	bl	8001e40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800184c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001850:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	4619      	mov	r1, r3
 800185a:	4807      	ldr	r0, [pc, #28]	; (8001878 <MX_TIM15_Init+0x100>)
 800185c:	f007 f96c 	bl	8008b38 <HAL_TIMEx_ConfigBreakDeadTime>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8001866:	f000 faeb 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800186a:	4803      	ldr	r0, [pc, #12]	; (8001878 <MX_TIM15_Init+0x100>)
 800186c:	f001 fad0 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8001870:	bf00      	nop
 8001872:	3758      	adds	r7, #88	; 0x58
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	200046cc 	.word	0x200046cc
 800187c:	40014000 	.word	0x40014000

08001880 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b092      	sub	sp, #72	; 0x48
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001886:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
 8001894:	611a      	str	r2, [r3, #16]
 8001896:	615a      	str	r2, [r3, #20]
 8001898:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800189a:	463b      	mov	r3, r7
 800189c:	222c      	movs	r2, #44	; 0x2c
 800189e:	2100      	movs	r1, #0
 80018a0:	4618      	mov	r0, r3
 80018a2:	f00e ff0b 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018a8:	4a30      	ldr	r2, [pc, #192]	; (800196c <MX_TIM16_Init+0xec>)
 80018aa:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 8 - 1;
 80018ac:	4b2e      	ldr	r3, [pc, #184]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018ae:	2207      	movs	r2, #7
 80018b0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b2d      	ldr	r3, [pc, #180]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80018b8:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018be:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c0:	4b29      	ldr	r3, [pc, #164]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80018c6:	4b28      	ldr	r3, [pc, #160]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018cc:	4b26      	ldr	r3, [pc, #152]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80018d2:	4825      	ldr	r0, [pc, #148]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018d4:	f005 fe8c 	bl	80075f0 <HAL_TIM_Base_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 80018de:	f000 faaf 	bl	8001e40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80018e2:	4821      	ldr	r0, [pc, #132]	; (8001968 <MX_TIM16_Init+0xe8>)
 80018e4:	f005 ff4c 	bl	8007780 <HAL_TIM_PWM_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 80018ee:	f000 faa7 	bl	8001e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018f2:	2360      	movs	r3, #96	; 0x60
 80018f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018fa:	2300      	movs	r3, #0
 80018fc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018fe:	2300      	movs	r3, #0
 8001900:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001902:	2300      	movs	r3, #0
 8001904:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800190a:	2300      	movs	r3, #0
 800190c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800190e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001912:	2200      	movs	r2, #0
 8001914:	4619      	mov	r1, r3
 8001916:	4814      	ldr	r0, [pc, #80]	; (8001968 <MX_TIM16_Init+0xe8>)
 8001918:	f006 fbc2 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8001922:	f000 fa8d 	bl	8001e40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800193a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800193e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001944:	463b      	mov	r3, r7
 8001946:	4619      	mov	r1, r3
 8001948:	4807      	ldr	r0, [pc, #28]	; (8001968 <MX_TIM16_Init+0xe8>)
 800194a:	f007 f8f5 	bl	8008b38 <HAL_TIMEx_ConfigBreakDeadTime>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 8001954:	f000 fa74 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001958:	4803      	ldr	r0, [pc, #12]	; (8001968 <MX_TIM16_Init+0xe8>)
 800195a:	f001 fa59 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 800195e:	bf00      	nop
 8001960:	3748      	adds	r7, #72	; 0x48
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000e348 	.word	0x2000e348
 800196c:	40014400 	.word	0x40014400

08001970 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b092      	sub	sp, #72	; 0x48
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001976:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
 8001984:	611a      	str	r2, [r3, #16]
 8001986:	615a      	str	r2, [r3, #20]
 8001988:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800198a:	463b      	mov	r3, r7
 800198c:	222c      	movs	r2, #44	; 0x2c
 800198e:	2100      	movs	r1, #0
 8001990:	4618      	mov	r0, r3
 8001992:	f00e fe93 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001996:	4b30      	ldr	r3, [pc, #192]	; (8001a58 <MX_TIM17_Init+0xe8>)
 8001998:	4a30      	ldr	r2, [pc, #192]	; (8001a5c <MX_TIM17_Init+0xec>)
 800199a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8 - 1;
 800199c:	4b2e      	ldr	r3, [pc, #184]	; (8001a58 <MX_TIM17_Init+0xe8>)
 800199e:	2207      	movs	r2, #7
 80019a0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a2:	4b2d      	ldr	r3, [pc, #180]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 80019a8:	4b2b      	ldr	r3, [pc, #172]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019ae:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b0:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80019b6:	4b28      	ldr	r3, [pc, #160]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019bc:	4b26      	ldr	r3, [pc, #152]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80019c2:	4825      	ldr	r0, [pc, #148]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019c4:	f005 fe14 	bl	80075f0 <HAL_TIM_Base_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 80019ce:	f000 fa37 	bl	8001e40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80019d2:	4821      	ldr	r0, [pc, #132]	; (8001a58 <MX_TIM17_Init+0xe8>)
 80019d4:	f005 fed4 	bl	8007780 <HAL_TIM_PWM_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 80019de:	f000 fa2f 	bl	8001e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019e2:	2360      	movs	r3, #96	; 0x60
 80019e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ea:	2300      	movs	r3, #0
 80019ec:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019ee:	2300      	movs	r3, #0
 80019f0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019f6:	2300      	movs	r3, #0
 80019f8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a02:	2200      	movs	r2, #0
 8001a04:	4619      	mov	r1, r3
 8001a06:	4814      	ldr	r0, [pc, #80]	; (8001a58 <MX_TIM17_Init+0xe8>)
 8001a08:	f006 fb4a 	bl	80080a0 <HAL_TIM_PWM_ConfigChannel>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8001a12:	f000 fa15 	bl	8001e40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a2e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a30:	2300      	movs	r3, #0
 8001a32:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001a34:	463b      	mov	r3, r7
 8001a36:	4619      	mov	r1, r3
 8001a38:	4807      	ldr	r0, [pc, #28]	; (8001a58 <MX_TIM17_Init+0xe8>)
 8001a3a:	f007 f87d 	bl	8008b38 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_TIM17_Init+0xd8>
  {
    Error_Handler();
 8001a44:	f000 f9fc 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8001a48:	4803      	ldr	r0, [pc, #12]	; (8001a58 <MX_TIM17_Init+0xe8>)
 8001a4a:	f001 f9e1 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8001a4e:	bf00      	nop
 8001a50:	3748      	adds	r7, #72	; 0x48
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20004e9c 	.word	0x20004e9c
 8001a5c:	40014800 	.word	0x40014800

08001a60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a64:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a66:	4a15      	ldr	r2, [pc, #84]	; (8001abc <MX_USART2_UART_Init+0x5c>)
 8001a68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a6a:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a86:	220c      	movs	r2, #12
 8001a88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aa2:	4805      	ldr	r0, [pc, #20]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001aa4:	f007 f8e4 	bl	8008c70 <HAL_UART_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001aae:	f000 f9c7 	bl	8001e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000d280 	.word	0x2000d280
 8001abc:	40004400 	.word	0x40004400

08001ac0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ac6:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <MX_DMA_Init+0x90>)
 8001ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aca:	4a21      	ldr	r2, [pc, #132]	; (8001b50 <MX_DMA_Init+0x90>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6493      	str	r3, [r2, #72]	; 0x48
 8001ad2:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <MX_DMA_Init+0x90>)
 8001ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ade:	4b1c      	ldr	r3, [pc, #112]	; (8001b50 <MX_DMA_Init+0x90>)
 8001ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae2:	4a1b      	ldr	r2, [pc, #108]	; (8001b50 <MX_DMA_Init+0x90>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	6493      	str	r3, [r2, #72]	; 0x48
 8001aea:	4b19      	ldr	r3, [pc, #100]	; (8001b50 <MX_DMA_Init+0x90>)
 8001aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2105      	movs	r1, #5
 8001afa:	200b      	movs	r0, #11
 8001afc:	f002 ff6e 	bl	80049dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b00:	200b      	movs	r0, #11
 8001b02:	f002 ff87 	bl	8004a14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2105      	movs	r1, #5
 8001b0a:	200c      	movs	r0, #12
 8001b0c:	f002 ff66 	bl	80049dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b10:	200c      	movs	r0, #12
 8001b12:	f002 ff7f 	bl	8004a14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2105      	movs	r1, #5
 8001b1a:	200d      	movs	r0, #13
 8001b1c:	f002 ff5e 	bl	80049dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b20:	200d      	movs	r0, #13
 8001b22:	f002 ff77 	bl	8004a14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2105      	movs	r1, #5
 8001b2a:	2010      	movs	r0, #16
 8001b2c:	f002 ff56 	bl	80049dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001b30:	2010      	movs	r0, #16
 8001b32:	f002 ff6f 	bl	8004a14 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2105      	movs	r1, #5
 8001b3a:	2045      	movs	r0, #69	; 0x45
 8001b3c:	f002 ff4e 	bl	80049dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 8001b40:	2045      	movs	r0, #69	; 0x45
 8001b42:	f002 ff67 	bl	8004a14 <HAL_NVIC_EnableIRQ>

}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000

08001b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	; 0x28
 8001b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	4b23      	ldr	r3, [pc, #140]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	4a22      	ldr	r2, [pc, #136]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b76:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b82:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b86:	4a1c      	ldr	r2, [pc, #112]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	4a16      	ldr	r2, [pc, #88]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba6:	4b14      	ldr	r3, [pc, #80]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb6:	4a10      	ldr	r2, [pc, #64]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001bb8:	f043 0302 	orr.w	r3, r3, #2
 8001bbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <MX_GPIO_Init+0xa4>)
 8001bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	607b      	str	r3, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	2140      	movs	r1, #64	; 0x40
 8001bce:	480b      	ldr	r0, [pc, #44]	; (8001bfc <MX_GPIO_Init+0xa8>)
 8001bd0:	f003 fb10 	bl	80051f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bd4:	2340      	movs	r3, #64	; 0x40
 8001bd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001be0:	2301      	movs	r3, #1
 8001be2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	4619      	mov	r1, r3
 8001bea:	4804      	ldr	r0, [pc, #16]	; (8001bfc <MX_GPIO_Init+0xa8>)
 8001bec:	f003 f958 	bl	8004ea0 <HAL_GPIO_Init>

}
 8001bf0:	bf00      	nop
 8001bf2:	3728      	adds	r7, #40	; 0x28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	48000400 	.word	0x48000400

08001c00 <StartMainMenuTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainMenuTask */
void StartMainMenuTask(void *argument)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN StartMainMenuTask */
  /* Infinite loop */
  for(;;)
  {
  	printf("Main Menu\r\n");
 8001c08:	4843      	ldr	r0, [pc, #268]	; (8001d18 <StartMainMenuTask+0x118>)
 8001c0a:	f00e fde5 	bl	80107d8 <puts>





    printf("Reading song\r\n");
 8001c0e:	4843      	ldr	r0, [pc, #268]	; (8001d1c <StartMainMenuTask+0x11c>)
 8001c10:	f00e fde2 	bl	80107d8 <puts>


    // Mount
		fres = f_mount(&fs, "", 0);
 8001c14:	2200      	movs	r2, #0
 8001c16:	4942      	ldr	r1, [pc, #264]	; (8001d20 <StartMainMenuTask+0x120>)
 8001c18:	4842      	ldr	r0, [pc, #264]	; (8001d24 <StartMainMenuTask+0x124>)
 8001c1a:	f009 ff91 	bl	800bb40 <f_mount>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b41      	ldr	r3, [pc, #260]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c24:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 8001c26:	4b40      	ldr	r3, [pc, #256]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d103      	bne.n	8001c36 <StartMainMenuTask+0x36>
			transmit_uart("Micro SD card is mounted successfully!\n");
 8001c2e:	483f      	ldr	r0, [pc, #252]	; (8001d2c <StartMainMenuTask+0x12c>)
 8001c30:	f7ff f9d2 	bl	8000fd8 <transmit_uart>
 8001c34:	e006      	b.n	8001c44 <StartMainMenuTask+0x44>
		} else if (fres != FR_OK) {
 8001c36:	4b3c      	ldr	r3, [pc, #240]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <StartMainMenuTask+0x44>
			transmit_uart("Micro SD card's mount error!\n");
 8001c3e:	483c      	ldr	r0, [pc, #240]	; (8001d30 <StartMainMenuTask+0x130>)
 8001c40:	f7ff f9ca 	bl	8000fd8 <transmit_uart>



		//fres = f_open(&fil, "glazunov_violin_concerto.piece", FA_READ);
		//fres = f_open(&fil, "glazunov.txt", FA_READ);
		fres = f_open(&fil, "test2.bin", FA_READ);
 8001c44:	2201      	movs	r2, #1
 8001c46:	493b      	ldr	r1, [pc, #236]	; (8001d34 <StartMainMenuTask+0x134>)
 8001c48:	483b      	ldr	r0, [pc, #236]	; (8001d38 <StartMainMenuTask+0x138>)
 8001c4a:	f009 ffdd 	bl	800bc08 <f_open>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	461a      	mov	r2, r3
 8001c52:	4b35      	ldr	r3, [pc, #212]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c54:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 8001c56:	4b34      	ldr	r3, [pc, #208]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d103      	bne.n	8001c66 <StartMainMenuTask+0x66>
			transmit_uart("File opened for reading.\n");
 8001c5e:	4837      	ldr	r0, [pc, #220]	; (8001d3c <StartMainMenuTask+0x13c>)
 8001c60:	f7ff f9ba 	bl	8000fd8 <transmit_uart>
 8001c64:	e006      	b.n	8001c74 <StartMainMenuTask+0x74>
		} else if (fres != FR_OK) {
 8001c66:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <StartMainMenuTask+0x74>
			transmit_uart("File was not opened for reading!\n");
 8001c6e:	4834      	ldr	r0, [pc, #208]	; (8001d40 <StartMainMenuTask+0x140>)
 8001c70:	f7ff f9b2 	bl	8000fd8 <transmit_uart>





		Piece_vInit(&xPiece, &fil);
 8001c74:	4930      	ldr	r1, [pc, #192]	; (8001d38 <StartMainMenuTask+0x138>)
 8001c76:	4833      	ldr	r0, [pc, #204]	; (8001d44 <StartMainMenuTask+0x144>)
 8001c78:	f000 f8e8 	bl	8001e4c <Piece_vInit>
		Piece_vSetComposition(&xPiece, &fil);
 8001c7c:	492e      	ldr	r1, [pc, #184]	; (8001d38 <StartMainMenuTask+0x138>)
 8001c7e:	4831      	ldr	r0, [pc, #196]	; (8001d44 <StartMainMenuTask+0x144>)
 8001c80:	f000 f91a 	bl	8001eb8 <Piece_vSetComposition>


		// Close file
		fres = f_close(&fil);
 8001c84:	482c      	ldr	r0, [pc, #176]	; (8001d38 <StartMainMenuTask+0x138>)
 8001c86:	f00a fbbe 	bl	800c406 <f_close>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c90:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 8001c92:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <StartMainMenuTask+0x128>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d103      	bne.n	8001ca2 <StartMainMenuTask+0xa2>
			transmit_uart("The file is closed.\n");
 8001c9a:	482b      	ldr	r0, [pc, #172]	; (8001d48 <StartMainMenuTask+0x148>)
 8001c9c:	f7ff f99c 	bl	8000fd8 <transmit_uart>
 8001ca0:	e006      	b.n	8001cb0 <StartMainMenuTask+0xb0>
		} else if (fres != FR_OK) {
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <StartMainMenuTask+0x128>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d002      	beq.n	8001cb0 <StartMainMenuTask+0xb0>
			transmit_uart("The file was not closed.\n");
 8001caa:	4828      	ldr	r0, [pc, #160]	; (8001d4c <StartMainMenuTask+0x14c>)
 8001cac:	f7ff f994 	bl	8000fd8 <transmit_uart>
		}

		f_mount(NULL, "", 1);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	491b      	ldr	r1, [pc, #108]	; (8001d20 <StartMainMenuTask+0x120>)
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f009 ff43 	bl	800bb40 <f_mount>
		if (fres == FR_OK) {
 8001cba:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <StartMainMenuTask+0x128>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d103      	bne.n	8001cca <StartMainMenuTask+0xca>
			transmit_uart("The Micro SD card is unmounted!\n");
 8001cc2:	4823      	ldr	r0, [pc, #140]	; (8001d50 <StartMainMenuTask+0x150>)
 8001cc4:	f7ff f988 	bl	8000fd8 <transmit_uart>
 8001cc8:	e006      	b.n	8001cd8 <StartMainMenuTask+0xd8>
		} else if (fres != FR_OK) {
 8001cca:	4b17      	ldr	r3, [pc, #92]	; (8001d28 <StartMainMenuTask+0x128>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d002      	beq.n	8001cd8 <StartMainMenuTask+0xd8>
			transmit_uart("The Micro SD was not unmounted!");
 8001cd2:	4820      	ldr	r0, [pc, #128]	; (8001d54 <StartMainMenuTask+0x154>)
 8001cd4:	f7ff f980 	bl	8000fd8 <transmit_uart>
		}



		// Initial Command
	  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8001cd8:	2100      	movs	r1, #0
 8001cda:	481f      	ldr	r0, [pc, #124]	; (8001d58 <StartMainMenuTask+0x158>)
 8001cdc:	f005 fda8 	bl	8007830 <HAL_TIM_PWM_Start_IT>
	  HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1);
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	481e      	ldr	r0, [pc, #120]	; (8001d5c <StartMainMenuTask+0x15c>)
 8001ce4:	f005 fda4 	bl	8007830 <HAL_TIM_PWM_Start_IT>
	  HAL_TIM_PWM_Start_IT(&htim16, TIM_CHANNEL_1);
 8001ce8:	2100      	movs	r1, #0
 8001cea:	481d      	ldr	r0, [pc, #116]	; (8001d60 <StartMainMenuTask+0x160>)
 8001cec:	f005 fda0 	bl	8007830 <HAL_TIM_PWM_Start_IT>
	  HAL_TIM_PWM_Start_IT(&htim17, TIM_CHANNEL_1);
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	481c      	ldr	r0, [pc, #112]	; (8001d64 <StartMainMenuTask+0x164>)
 8001cf4:	f005 fd9c 	bl	8007830 <HAL_TIM_PWM_Start_IT>

	  //HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);


		xSynchWakeTime = xTaskGetTickCount();
 8001cf8:	f00c ff28 	bl	800eb4c <xTaskGetTickCount>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4a1a      	ldr	r2, [pc, #104]	; (8001d68 <StartMainMenuTask+0x168>)
 8001d00:	6013      	str	r3, [r2, #0]
		osEventFlagsSet(xEmbeddedViolinEventGroupHandle, (EB_PLAY_TICK | EB_PLAY_STATE));
 8001d02:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <StartMainMenuTask+0x16c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2106      	movs	r1, #6
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f00a fee7 	bl	800cadc <osEventFlagsSet>


		// WAIT EVENT SYNCHRONIZE?

    osDelay(7000000000);
 8001d0e:	4818      	ldr	r0, [pc, #96]	; (8001d70 <StartMainMenuTask+0x170>)
 8001d10:	f00a fe5d 	bl	800c9ce <osDelay>
  	printf("Main Menu\r\n");
 8001d14:	e778      	b.n	8001c08 <StartMainMenuTask+0x8>
 8001d16:	bf00      	nop
 8001d18:	080116c8 	.word	0x080116c8
 8001d1c:	080116d4 	.word	0x080116d4
 8001d20:	080116e4 	.word	0x080116e4
 8001d24:	20003644 	.word	0x20003644
 8001d28:	2000d304 	.word	0x2000d304
 8001d2c:	080116e8 	.word	0x080116e8
 8001d30:	08011710 	.word	0x08011710
 8001d34:	08011730 	.word	0x08011730
 8001d38:	2000d318 	.word	0x2000d318
 8001d3c:	0801173c 	.word	0x0801173c
 8001d40:	08011758 	.word	0x08011758
 8001d44:	200050d8 	.word	0x200050d8
 8001d48:	0801177c 	.word	0x0801177c
 8001d4c:	08011794 	.word	0x08011794
 8001d50:	080117b0 	.word	0x080117b0
 8001d54:	080117d4 	.word	0x080117d4
 8001d58:	2000d17c 	.word	0x2000d17c
 8001d5c:	200046cc 	.word	0x200046cc
 8001d60:	2000e348 	.word	0x2000e348
 8001d64:	20004e9c 	.word	0x20004e9c
 8001d68:	20004718 	.word	0x20004718
 8001d6c:	20003640 	.word	0x20003640
 8001d70:	a13b8600 	.word	0xa13b8600

08001d74 <StartPlayTickTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPlayTickTask */
void StartPlayTickTask(void *argument)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	static const TickType_t xFrequency = pdMS_TO_TICKS(50);
  /* Infinite loop */
	for(;;)
  {
		// wait for a semaphore
		xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 8001d7c:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <StartPlayTickTask+0x4c>)
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <StartPlayTickTask+0x50>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4619      	mov	r1, r3
 8001d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f00a feea 	bl	800cb64 <osEventFlagsWait>
 8001d90:	60f8      	str	r0, [r7, #12]

		if ((xEventGroupValue & EB_ERROR) == 0 && (xEventGroupValue & EB_PLAY_TICK) != 0)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	dbf1      	blt.n	8001d7c <StartPlayTickTask+0x8>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0ec      	beq.n	8001d7c <StartPlayTickTask+0x8>
		{
			while (running)
 8001da2:	e008      	b.n	8001db6 <StartPlayTickTask+0x42>
			{
				printf("Capture Tick\r\n");
 8001da4:	4808      	ldr	r0, [pc, #32]	; (8001dc8 <StartPlayTickTask+0x54>)
 8001da6:	f00e fd17 	bl	80107d8 <puts>
		    vTaskDelayUntil(&xSynchWakeTime, xFrequency);
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <StartPlayTickTask+0x58>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4619      	mov	r1, r3
 8001db0:	4807      	ldr	r0, [pc, #28]	; (8001dd0 <StartPlayTickTask+0x5c>)
 8001db2:	f00c fd07 	bl	800e7c4 <vTaskDelayUntil>
			while (running)
 8001db6:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <StartPlayTickTask+0x60>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1f2      	bne.n	8001da4 <StartPlayTickTask+0x30>
		xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 8001dbe:	e7dd      	b.n	8001d7c <StartPlayTickTask+0x8>
 8001dc0:	20003640 	.word	0x20003640
 8001dc4:	08011a54 	.word	0x08011a54
 8001dc8:	080117f4 	.word	0x080117f4
 8001dcc:	08011a58 	.word	0x08011a58
 8001dd0:	20004718 	.word	0x20004718
 8001dd4:	2000013c 	.word	0x2000013c

08001dd8 <StartPlayState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPlayState */
void StartPlayState(void *argument)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
	uint32_t xEventGroupValue;
	static const int32_t xBitsToWaitFor = (EB_PLAY_STATE);
  /* Infinite loop */
  for(;;)
  {
  	xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 8001de0:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <StartPlayState+0x38>)
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <StartPlayState+0x3c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4619      	mov	r1, r3
 8001dea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dee:	2200      	movs	r2, #0
 8001df0:	f00a feb8 	bl	800cb64 <osEventFlagsWait>
 8001df4:	60f8      	str	r0, [r7, #12]
		if ((xEventGroupValue & EB_ERROR) == 0 && (xEventGroupValue & EB_PLAY_STATE) != 0)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	dbf1      	blt.n	8001de0 <StartPlayState+0x8>
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d0ec      	beq.n	8001de0 <StartPlayState+0x8>
		{
			Piece_vParseCommand(&xPiece);
 8001e06:	4804      	ldr	r0, [pc, #16]	; (8001e18 <StartPlayState+0x40>)
 8001e08:	f000 f8a2 	bl	8001f50 <Piece_vParseCommand>
  	xEventGroupValue = osEventFlagsWait(xEmbeddedViolinEventGroupHandle, xBitsToWaitFor, osFlagsWaitAny, 1000);
 8001e0c:	e7e8      	b.n	8001de0 <StartPlayState+0x8>
 8001e0e:	bf00      	nop
 8001e10:	20003640 	.word	0x20003640
 8001e14:	08011a5c 	.word	0x08011a5c
 8001e18:	200050d8 	.word	0x200050d8

08001e1c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a04      	ldr	r2, [pc, #16]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d101      	bne.n	8001e32 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e2e:	f001 fb1f 	bl	8003470 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40001000 	.word	0x40001000

08001e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e44:	b672      	cpsid	i
}
 8001e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e48:	e7fe      	b.n	8001e48 <Error_Handler+0x8>
	...

08001e4c <Piece_vInit>:
};



void Piece_vInit(PieceHandle_t *pxPiece, FIL *pFil)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
	uint32_t ulNumBytesRead;
	f_read(pFil, pxPiece->xPieceInformation.pusName, sizeof(pxPiece->xPieceInformation.pusName), &ulNumBytesRead);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f103 0108 	add.w	r1, r3, #8
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	2280      	movs	r2, #128	; 0x80
 8001e62:	6838      	ldr	r0, [r7, #0]
 8001e64:	f00a f8b8 	bl	800bfd8 <f_read>
	printf("Name: %s\r\n", pxPiece->xPieceInformation.pusName);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3308      	adds	r3, #8
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4803      	ldr	r0, [pc, #12]	; (8001e7c <Piece_vInit+0x30>)
 8001e70:	f00e fc2c 	bl	80106cc <iprintf>
}
 8001e74:	bf00      	nop
 8001e76:	3710      	adds	r7, #16
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	08011804 	.word	0x08011804

08001e80 <Piece_vSetCompositionByteSize>:


void Piece_vSetCompositionByteSize(PieceHandle_t *pxPiece, FIL *pFil)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
	uint32_t ulNumBytesRead;
	f_read(pFil, &(pxPiece->xComposition.ulCompositionByteSize), sizeof(pxPiece->xComposition.ulCompositionByteSize), &ulNumBytesRead);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f103 0190 	add.w	r1, r3, #144	; 0x90
 8001e90:	f107 030c 	add.w	r3, r7, #12
 8001e94:	2204      	movs	r2, #4
 8001e96:	6838      	ldr	r0, [r7, #0]
 8001e98:	f00a f89e 	bl	800bfd8 <f_read>
	printf("Composition size: %u\r\n", pxPiece->xComposition.ulCompositionByteSize);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4803      	ldr	r0, [pc, #12]	; (8001eb4 <Piece_vSetCompositionByteSize+0x34>)
 8001ea6:	f00e fc11 	bl	80106cc <iprintf>
}
 8001eaa:	bf00      	nop
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	08011810 	.word	0x08011810

08001eb8 <Piece_vSetComposition>:


void Piece_vSetComposition(PieceHandle_t *pxPiece, FIL *pFil)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
	Piece_vSetCompositionByteSize(pxPiece, pFil);
 8001ec2:	6839      	ldr	r1, [r7, #0]
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff ffdb 	bl	8001e80 <Piece_vSetCompositionByteSize>

	uint32_t ulNumBytesRead;
	f_read(pFil, pxPiece->xComposition.pusComposition,
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f103 0194 	add.w	r1, r3, #148	; 0x94
			pxPiece->xComposition.ulCompositionByteSize < sizeof(pxPiece->xComposition.pusComposition) ? pxPiece->xComposition.ulCompositionByteSize : sizeof(pxPiece->xComposition.pusComposition),
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001eda:	bf28      	it	cs
 8001edc:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 8001ee0:	461a      	mov	r2, r3
	f_read(pFil, pxPiece->xComposition.pusComposition,
 8001ee2:	f107 030c 	add.w	r3, r7, #12
 8001ee6:	6838      	ldr	r0, [r7, #0]
 8001ee8:	f00a f876 	bl	800bfd8 <f_read>
			&ulNumBytesRead);


	printf("Number of bytes read: %lu\r\n", ulNumBytesRead);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4808      	ldr	r0, [pc, #32]	; (8001f14 <Piece_vSetComposition+0x5c>)
 8001ef2:	f00e fbeb 	bl	80106cc <iprintf>

	pxPiece->xPieceInstruction.ulInstructionCounter = 0;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]

	pxPiece->xCapture.ulTick = osKernelGetTickCount();
 8001efc:	f00a fcc0 	bl	800c880 <osKernelGetTickCount>
 8001f00:	4602      	mov	r2, r0
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001f08:	3394      	adds	r3, #148	; 0x94
 8001f0a:	601a      	str	r2, [r3, #0]
}
 8001f0c:	bf00      	nop
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	08011828 	.word	0x08011828

08001f18 <Piece_ucParseBeatValue>:


uint8_t Piece_ucParseBeatValue(PieceHandle_t *pxPiece)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	memcpy(&pxPiece->xPieceInstruction.usBeat, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(pxPiece->xPieceInstruction.usBeat));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3305      	adds	r3, #5
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	f102 0194 	add.w	r1, r2, #148	; 0x94
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	440a      	add	r2, r1
 8001f30:	7812      	ldrb	r2, [r2, #0]
 8001f32:	701a      	strb	r2, [r3, #0]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(pxPiece->xPieceInstruction.usBeat);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	1c5a      	adds	r2, r3, #1
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	601a      	str	r2, [r3, #0]

	return pxPiece->xPieceInstruction.usBeat;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	795b      	ldrb	r3, [r3, #5]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <Piece_vParseCommand>:


void Piece_vParseCommand(PieceHandle_t *pxPiece)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
	uint8_t endCommand = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	73fb      	strb	r3, [r7, #15]

	while (!endCommand)
 8001f5c:	e045      	b.n	8001fea <Piece_vParseCommand+0x9a>
	{
		memcpy(&pxPiece->xPieceInstruction.usCommand, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(pxPiece->xPieceInstruction.usCommand));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3304      	adds	r3, #4
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	f102 0194 	add.w	r1, r2, #148	; 0x94
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	440a      	add	r2, r1
 8001f6e:	7812      	ldrb	r2, [r2, #0]
 8001f70:	701a      	strb	r2, [r3, #0]
		pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(pxPiece->xPieceInstruction.usCommand);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	601a      	str	r2, [r3, #0]

		printf("Command Line: %u\r\n", pxPiece->xPieceInstruction.ulInstructionCounter);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4619      	mov	r1, r3
 8001f82:	4827      	ldr	r0, [pc, #156]	; (8002020 <Piece_vParseCommand+0xd0>)
 8001f84:	f00e fba2 	bl	80106cc <iprintf>
		printf("Command: %u\r\n", pxPiece->xPieceInstruction.usCommand);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	791b      	ldrb	r3, [r3, #4]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4825      	ldr	r0, [pc, #148]	; (8002024 <Piece_vParseCommand+0xd4>)
 8001f90:	f00e fb9c 	bl	80106cc <iprintf>

		switch (pxPiece->xPieceInstruction.usCommand)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	791b      	ldrb	r3, [r3, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <Piece_vParseCommand+0x52>
 8001f9c:	2b7f      	cmp	r3, #127	; 0x7f
 8001f9e:	d003      	beq.n	8001fa8 <Piece_vParseCommand+0x58>
 8001fa0:	e006      	b.n	8001fb0 <Piece_vParseCommand+0x60>
		{
		case 0b00000000:
			endCommand = 1;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	73fb      	strb	r3, [r7, #15]
			break;
 8001fa6:	e020      	b.n	8001fea <Piece_vParseCommand+0x9a>
		case 0b01111111:
			Piece_vConfigureAll(pxPiece);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f891 	bl	80020d0 <Piece_vConfigureAll>
			break;
 8001fae:	e01c      	b.n	8001fea <Piece_vParseCommand+0x9a>
		default:
			if (bIsPlayCommand(pxPiece->xPieceInstruction.usCommand))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	791b      	ldrb	r3, [r3, #4]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f000 fb4b 	bl	8002650 <bIsPlayCommand>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d010      	beq.n	8001fe2 <Piece_vParseCommand+0x92>
			{
				uint8_t ucNumNotes = (uint8_t)((0x07) & (pxPiece->xPieceInstruction.usCommand));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	791b      	ldrb	r3, [r3, #4]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	73bb      	strb	r3, [r7, #14]
				//uint8_t ucBeatValue = (uint8_t)(((0x78) & (pxPiece->xPieceInstruction.usCommand)) >> 3);
				uint8_t ucBeatValue = Piece_ucParseBeatValue(pxPiece);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7ff ffa4 	bl	8001f18 <Piece_ucParseBeatValue>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	737b      	strb	r3, [r7, #13]
				Piece_vPlayNotes(pxPiece, ucBeatValue, ucNumNotes);
 8001fd4:	7bba      	ldrb	r2, [r7, #14]
 8001fd6:	7b7b      	ldrb	r3, [r7, #13]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f9d8 	bl	8002390 <Piece_vPlayNotes>
 8001fe0:	e002      	b.n	8001fe8 <Piece_vParseCommand+0x98>
			}
			else
			{
				printf("UNKNOWN COMMAND\r\n");
 8001fe2:	4811      	ldr	r0, [pc, #68]	; (8002028 <Piece_vParseCommand+0xd8>)
 8001fe4:	f00e fbf8 	bl	80107d8 <puts>
			}
			break;
 8001fe8:	bf00      	nop
	while (!endCommand)
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d0b6      	beq.n	8001f5e <Piece_vParseCommand+0xe>
		}
	}



	printf("END OF COMPOSITION\r\n");
 8001ff0:	480e      	ldr	r0, [pc, #56]	; (800202c <Piece_vParseCommand+0xdc>)
 8001ff2:	f00e fbf1 	bl	80107d8 <puts>
	HAL_TIM_PWM_Stop_IT(&G_TIMER_HANDLE, G_TIMER_CHANNEL);
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	480d      	ldr	r0, [pc, #52]	; (8002030 <Piece_vParseCommand+0xe0>)
 8001ffa:	f005 fd65 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&D_TIMER_HANDLE, D_TIMER_CHANNEL);
 8001ffe:	2100      	movs	r1, #0
 8002000:	480c      	ldr	r0, [pc, #48]	; (8002034 <Piece_vParseCommand+0xe4>)
 8002002:	f005 fd61 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&A_TIMER_HANDLE, A_TIMER_CHANNEL);
 8002006:	2100      	movs	r1, #0
 8002008:	480b      	ldr	r0, [pc, #44]	; (8002038 <Piece_vParseCommand+0xe8>)
 800200a:	f005 fd5d 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
 800200e:	2100      	movs	r1, #0
 8002010:	480a      	ldr	r0, [pc, #40]	; (800203c <Piece_vParseCommand+0xec>)
 8002012:	f005 fd59 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
}
 8002016:	bf00      	nop
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	08011844 	.word	0x08011844
 8002024:	08011858 	.word	0x08011858
 8002028:	08011868 	.word	0x08011868
 800202c:	0801187c 	.word	0x0801187c
 8002030:	2000d17c 	.word	0x2000d17c
 8002034:	200046cc 	.word	0x200046cc
 8002038:	2000e348 	.word	0x2000e348
 800203c:	20004e9c 	.word	0x20004e9c

08002040 <Piece_vSetMovement>:



void Piece_vSetMovement(PieceHandle_t *pxPiece, uint8_t usMovement)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	70fb      	strb	r3, [r7, #3]
	pxPiece->xPieceConfiguration.usMovement = usMovement;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	78fa      	ldrb	r2, [r7, #3]
 8002050:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
	printf("Movement: %u\r\n", pxPiece->xPieceConfiguration.usMovement);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800205a:	4619      	mov	r1, r3
 800205c:	4803      	ldr	r0, [pc, #12]	; (800206c <Piece_vSetMovement+0x2c>)
 800205e:	f00e fb35 	bl	80106cc <iprintf>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	08011890 	.word	0x08011890

08002070 <Piece_vSetBPM>:

void Piece_vSetBPM(PieceHandle_t *pxPiece, uint16_t uBPM)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	807b      	strh	r3, [r7, #2]
	pxPiece->xPieceConfiguration.uBPM = uBPM;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	887a      	ldrh	r2, [r7, #2]
 8002080:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
	printf("BPM: %u\r\n", pxPiece->xPieceConfiguration.uBPM);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800208a:	4619      	mov	r1, r3
 800208c:	4803      	ldr	r0, [pc, #12]	; (800209c <Piece_vSetBPM+0x2c>)
 800208e:	f00e fb1d 	bl	80106cc <iprintf>
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	080118a0 	.word	0x080118a0

080020a0 <Piece_vSetDynamic>:

void Piece_vSetDynamic(PieceHandle_t *pxPiece, uint8_t usDynamic)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	70fb      	strb	r3, [r7, #3]
	pxPiece->xPieceConfiguration.usDynamic = usDynamic;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	78fa      	ldrb	r2, [r7, #3]
 80020b0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	printf("Dynamic: %u\r\n", pxPiece->xPieceConfiguration.usDynamic);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80020ba:	4619      	mov	r1, r3
 80020bc:	4803      	ldr	r0, [pc, #12]	; (80020cc <Piece_vSetDynamic+0x2c>)
 80020be:	f00e fb05 	bl	80106cc <iprintf>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	080118ac 	.word	0x080118ac

080020d0 <Piece_vConfigureAll>:

void Piece_vConfigureAll(PieceHandle_t *pxPiece)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
	printf("Configuring All piece...\r\n");
 80020d8:	481e      	ldr	r0, [pc, #120]	; (8002154 <Piece_vConfigureAll+0x84>)
 80020da:	f00e fb7d 	bl	80107d8 <puts>

	uint8_t usMovement;
	memcpy(&usMovement, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(usMovement));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f103 0294 	add.w	r2, r3, #148	; 0x94
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4413      	add	r3, r2
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	73fb      	strb	r3, [r7, #15]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(usMovement);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	601a      	str	r2, [r3, #0]

	uint16_t uBPM;
	memcpy(&uBPM, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(uBPM));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f103 0294 	add.w	r2, r3, #148	; 0x94
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4413      	add	r3, r2
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	b29b      	uxth	r3, r3
 8002108:	81bb      	strh	r3, [r7, #12]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(uBPM);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	1c9a      	adds	r2, r3, #2
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	601a      	str	r2, [r3, #0]

	uint8_t usDynamic;
	memcpy(&usDynamic, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(usDynamic));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f103 0294 	add.w	r2, r3, #148	; 0x94
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4413      	add	r3, r2
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	72fb      	strb	r3, [r7, #11]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(usDynamic);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	601a      	str	r2, [r3, #0]


	Piece_vSetMovement(pxPiece, usMovement);
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	4619      	mov	r1, r3
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff ff84 	bl	8002040 <Piece_vSetMovement>
	Piece_vSetBPM(pxPiece, uBPM);
 8002138:	89bb      	ldrh	r3, [r7, #12]
 800213a:	4619      	mov	r1, r3
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ff97 	bl	8002070 <Piece_vSetBPM>
	Piece_vSetDynamic(pxPiece, usDynamic);
 8002142:	7afb      	ldrb	r3, [r7, #11]
 8002144:	4619      	mov	r1, r3
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ffaa 	bl	80020a0 <Piece_vSetDynamic>
}
 800214c:	bf00      	nop
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	080118bc 	.word	0x080118bc

08002158 <Piece_vCaptureFragment>:




void Piece_vCaptureFragment(PieceHandle_t *pxPiece, int32_t lMSPerDemisemi)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
	int count = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]

	// Capture in CAPTURE_TICK_PERIOD_MS resolution
	while (lMSPerDemisemi >= CAPTURE_TICK_PERIOD_MS)
 8002166:	e01e      	b.n	80021a6 <Piece_vCaptureFragment+0x4e>
	{
		pxPiece->xCapture.ulTick += CAPTURE_TICK_PERIOD_MS;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800216e:	3394      	adds	r3, #148	; 0x94
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800217c:	3394      	adds	r3, #148	; 0x94
 800217e:	601a      	str	r2, [r3, #0]
		count++;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3301      	adds	r3, #1
 8002184:	60fb      	str	r3, [r7, #12]
		lMSPerDemisemi -= CAPTURE_TICK_PERIOD_MS;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	3b32      	subs	r3, #50	; 0x32
 800218a:	603b      	str	r3, [r7, #0]
		printf("Capture Tick %d: %d\r\n", count, CAPTURE_TICK_PERIOD_MS);
 800218c:	2232      	movs	r2, #50	; 0x32
 800218e:	68f9      	ldr	r1, [r7, #12]
 8002190:	4819      	ldr	r0, [pc, #100]	; (80021f8 <Piece_vCaptureFragment+0xa0>)
 8002192:	f00e fa9b 	bl	80106cc <iprintf>
		//Piece_vUpdatePerformanceStats(pxPiece);
		osDelayUntil(pxPiece->xCapture.ulTick);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800219c:	3394      	adds	r3, #148	; 0x94
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f00a fc2f 	bl	800ca04 <osDelayUntil>
	while (lMSPerDemisemi >= CAPTURE_TICK_PERIOD_MS)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	2b31      	cmp	r3, #49	; 0x31
 80021aa:	dcdd      	bgt.n	8002168 <Piece_vCaptureFragment+0x10>
	}

	// Capture the remainder under the CAPTURE_TICK_PERIOD_MS resolution
	if (lMSPerDemisemi > 0)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	dd1b      	ble.n	80021ea <Piece_vCaptureFragment+0x92>
	{
		pxPiece->xCapture.ulTick += lMSPerDemisemi;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80021b8:	3394      	adds	r3, #148	; 0x94
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	441a      	add	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80021c6:	3394      	adds	r3, #148	; 0x94
 80021c8:	601a      	str	r2, [r3, #0]

		count++;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	3301      	adds	r3, #1
 80021ce:	60fb      	str	r3, [r7, #12]
		printf("Capture Tick %d: %d\r\n", count, lMSPerDemisemi);
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	68f9      	ldr	r1, [r7, #12]
 80021d4:	4808      	ldr	r0, [pc, #32]	; (80021f8 <Piece_vCaptureFragment+0xa0>)
 80021d6:	f00e fa79 	bl	80106cc <iprintf>
		//Piece_vUpdatePerformanceStats(pxPiece);
		osDelayUntil(pxPiece->xCapture.ulTick);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80021e0:	3394      	adds	r3, #148	; 0x94
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f00a fc0d 	bl	800ca04 <osDelayUntil>
	}

	lMSPerDemisemi = 0;
 80021ea:	2300      	movs	r3, #0
 80021ec:	603b      	str	r3, [r7, #0]
}
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	080118d8 	.word	0x080118d8

080021fc <Piece_vResetGoal>:




void Piece_vResetGoal(PieceHandle_t *pxPiece)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	pxPiece->xGoal.xGString.bActive = 0;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800220a:	3398      	adds	r3, #152	; 0x98
 800220c:	2200      	movs	r2, #0
 800220e:	701a      	strb	r2, [r3, #0]
	pxPiece->xGoal.xDString.bActive = 0;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002216:	339b      	adds	r3, #155	; 0x9b
 8002218:	2200      	movs	r2, #0
 800221a:	701a      	strb	r2, [r3, #0]
	pxPiece->xGoal.xAString.bActive = 0;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002222:	339e      	adds	r3, #158	; 0x9e
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
	pxPiece->xGoal.xEString.bActive = 0;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800222e:	33a1      	adds	r3, #161	; 0xa1
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <Piece_vParseNoteGoal>:




void Piece_vParseNoteGoal(PieceHandle_t *pxPiece)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	memcpy(&pxPiece->xPieceInstruction.uPlay, pxPiece->xComposition.pusComposition + pxPiece->xPieceInstruction.ulInstructionCounter, sizeof(pxPiece->xPieceInstruction.uPlay));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3306      	adds	r3, #6
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	f102 0194 	add.w	r1, r2, #148	; 0x94
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6812      	ldr	r2, [r2, #0]
 8002256:	440a      	add	r2, r1
 8002258:	8812      	ldrh	r2, [r2, #0]
 800225a:	b292      	uxth	r2, r2
 800225c:	801a      	strh	r2, [r3, #0]
	pxPiece->xPieceInstruction.ulInstructionCounter += sizeof(pxPiece->xPieceInstruction.uPlay);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	1c9a      	adds	r2, r3, #2
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	601a      	str	r2, [r3, #0]
	uint8_t ucTechnique = (uint8_t)(((0xFF00) & (pxPiece->xPieceInstruction.uPlay)) >> 8);
	uint8_t ucNoteBase = (uint8_t)(((0x00C0) & (pxPiece->xPieceInstruction.uPlay)) >> 6); // String
	uint8_t ucNoteOffset = (uint8_t)((0x003F) & (pxPiece->xPieceInstruction.uPlay));
	*/

	uint8_t ucTechnique = (uint8_t)(((0x00FF) & (pxPiece->xPieceInstruction.uPlay)));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	88db      	ldrh	r3, [r3, #6]
 800226c:	73fb      	strb	r3, [r7, #15]
	uint8_t ucNoteBase = (uint8_t)(((0xC000) & (pxPiece->xPieceInstruction.uPlay)) >> (6 + 8)); // String
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	88db      	ldrh	r3, [r3, #6]
 8002272:	0b9b      	lsrs	r3, r3, #14
 8002274:	b29b      	uxth	r3, r3
 8002276:	73bb      	strb	r3, [r7, #14]
	uint8_t ucNoteOffset = (uint8_t)(((0x3F00) & (pxPiece->xPieceInstruction.uPlay)) >> 8);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	88db      	ldrh	r3, [r3, #6]
 800227c:	0a1b      	lsrs	r3, r3, #8
 800227e:	b29b      	uxth	r3, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002286:	737b      	strb	r3, [r7, #13]


	switch (ucNoteBase)
 8002288:	7bbb      	ldrb	r3, [r7, #14]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d856      	bhi.n	800233c <Piece_vParseNoteGoal+0xfc>
 800228e:	a201      	add	r2, pc, #4	; (adr r2, 8002294 <Piece_vParseNoteGoal+0x54>)
 8002290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002294:	080022a5 	.word	0x080022a5
 8002298:	080022cb 	.word	0x080022cb
 800229c:	080022f1 	.word	0x080022f1
 80022a0:	08002317 	.word	0x08002317
	{
	case G_STRING:
		pxPiece->xGoal.xGString.bActive = 1;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022aa:	3398      	adds	r3, #152	; 0x98
 80022ac:	2201      	movs	r2, #1
 80022ae:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xGString.ucTechnique = ucTechnique;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022b6:	3399      	adds	r3, #153	; 0x99
 80022b8:	7bfa      	ldrb	r2, [r7, #15]
 80022ba:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xGString.ucFingerOffset = ucNoteOffset;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022c2:	339a      	adds	r3, #154	; 0x9a
 80022c4:	7b7a      	ldrb	r2, [r7, #13]
 80022c6:	701a      	strb	r2, [r3, #0]
		break;
 80022c8:	e039      	b.n	800233e <Piece_vParseNoteGoal+0xfe>
	case D_STRING:
		pxPiece->xGoal.xDString.bActive = 1;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022d0:	339b      	adds	r3, #155	; 0x9b
 80022d2:	2201      	movs	r2, #1
 80022d4:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xDString.ucTechnique = ucTechnique;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022dc:	339c      	adds	r3, #156	; 0x9c
 80022de:	7bfa      	ldrb	r2, [r7, #15]
 80022e0:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xDString.ucFingerOffset = ucNoteOffset;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022e8:	339d      	adds	r3, #157	; 0x9d
 80022ea:	7b7a      	ldrb	r2, [r7, #13]
 80022ec:	701a      	strb	r2, [r3, #0]
		break;
 80022ee:	e026      	b.n	800233e <Piece_vParseNoteGoal+0xfe>
	case A_STRING:
		pxPiece->xGoal.xAString.bActive = 1;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022f6:	339e      	adds	r3, #158	; 0x9e
 80022f8:	2201      	movs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xAString.ucTechnique = ucTechnique;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002302:	339f      	adds	r3, #159	; 0x9f
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xAString.ucFingerOffset = ucNoteOffset;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800230e:	33a0      	adds	r3, #160	; 0xa0
 8002310:	7b7a      	ldrb	r2, [r7, #13]
 8002312:	701a      	strb	r2, [r3, #0]
		break;
 8002314:	e013      	b.n	800233e <Piece_vParseNoteGoal+0xfe>
	case E_STRING:
		pxPiece->xGoal.xEString.bActive = 1;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800231c:	33a1      	adds	r3, #161	; 0xa1
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xEString.ucTechnique = ucTechnique;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002328:	33a2      	adds	r3, #162	; 0xa2
 800232a:	7bfa      	ldrb	r2, [r7, #15]
 800232c:	701a      	strb	r2, [r3, #0]
		pxPiece->xGoal.xEString.ucFingerOffset = ucNoteOffset;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002334:	33a3      	adds	r3, #163	; 0xa3
 8002336:	7b7a      	ldrb	r2, [r7, #13]
 8002338:	701a      	strb	r2, [r3, #0]
		break;
 800233a:	e000      	b.n	800233e <Piece_vParseNoteGoal+0xfe>
	default:
		break;
 800233c:	bf00      	nop
	}
}
 800233e:	bf00      	nop
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop

0800234c <Piece_vParseGoal>:


void Piece_vParseGoal(PieceHandle_t *pxPiece, uint8_t ucNumNotes)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	70fb      	strb	r3, [r7, #3]
	if (ucNumNotes > 4) ucNumNotes = 4;
 8002358:	78fb      	ldrb	r3, [r7, #3]
 800235a:	2b04      	cmp	r3, #4
 800235c:	d901      	bls.n	8002362 <Piece_vParseGoal+0x16>
 800235e:	2304      	movs	r3, #4
 8002360:	70fb      	strb	r3, [r7, #3]
	// [!] Should throw error and abort if ucNumNotes > 4

	for (int16_t i = 0; i < ucNumNotes; i++)
 8002362:	2300      	movs	r3, #0
 8002364:	81fb      	strh	r3, [r7, #14]
 8002366:	e008      	b.n	800237a <Piece_vParseGoal+0x2e>
	{
		Piece_vParseNoteGoal(pxPiece);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f7ff ff69 	bl	8002240 <Piece_vParseNoteGoal>
	for (int16_t i = 0; i < ucNumNotes; i++)
 800236e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002372:	b29b      	uxth	r3, r3
 8002374:	3301      	adds	r3, #1
 8002376:	b29b      	uxth	r3, r3
 8002378:	81fb      	strh	r3, [r7, #14]
 800237a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800237e:	78fb      	ldrb	r3, [r7, #3]
 8002380:	429a      	cmp	r2, r3
 8002382:	dbf1      	blt.n	8002368 <Piece_vParseGoal+0x1c>
	}
}
 8002384:	bf00      	nop
 8002386:	bf00      	nop
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <Piece_vPlayNotes>:




void Piece_vPlayNotes(PieceHandle_t *pxPiece, uint8_t ucBeatValue, uint8_t ucNumNotes)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	70fb      	strb	r3, [r7, #3]
 800239c:	4613      	mov	r3, r2
 800239e:	70bb      	strb	r3, [r7, #2]
	printf("Play Notes: %u\r\n", ucNumNotes);
 80023a0:	78bb      	ldrb	r3, [r7, #2]
 80023a2:	4619      	mov	r1, r3
 80023a4:	48a0      	ldr	r0, [pc, #640]	; (8002628 <Piece_vPlayNotes+0x298>)
 80023a6:	f00e f991 	bl	80106cc <iprintf>
	printf("Beat Value: %u\r\n", ucBeatValue);
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	4619      	mov	r1, r3
 80023ae:	489f      	ldr	r0, [pc, #636]	; (800262c <Piece_vPlayNotes+0x29c>)
 80023b0:	f00e f98c 	bl	80106cc <iprintf>

	Piece_vResetGoal(pxPiece);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ff21 	bl	80021fc <Piece_vResetGoal>
	Piece_vParseGoal(pxPiece, ucNumNotes);
 80023ba:	78bb      	ldrb	r3, [r7, #2]
 80023bc:	4619      	mov	r1, r3
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ffc4 	bl	800234c <Piece_vParseGoal>
	Piece_Debug_vPrintGoal(pxPiece);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f98d 	bl	80026e4 <Piece_Debug_vPrintGoal>

	float fTupletScale;
	switch (ucBeatValue)
 80023ca:	78fb      	ldrb	r3, [r7, #3]
 80023cc:	2b04      	cmp	r3, #4
 80023ce:	d820      	bhi.n	8002412 <Piece_vPlayNotes+0x82>
 80023d0:	a201      	add	r2, pc, #4	; (adr r2, 80023d8 <Piece_vPlayNotes+0x48>)
 80023d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d6:	bf00      	nop
 80023d8:	080023ed 	.word	0x080023ed
 80023dc:	080023f5 	.word	0x080023f5
 80023e0:	080023fb 	.word	0x080023fb
 80023e4:	08002403 	.word	0x08002403
 80023e8:	0800240b 	.word	0x0800240b
	{
	case NOPELET:
		fTupletScale = NOPELET_SCALE;
 80023ec:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80023f0:	617b      	str	r3, [r7, #20]
		break;
 80023f2:	e012      	b.n	800241a <Piece_vPlayNotes+0x8a>
	case TRIPLET:
		fTupletScale = TRIPLET_SCALE;
 80023f4:	4b8e      	ldr	r3, [pc, #568]	; (8002630 <Piece_vPlayNotes+0x2a0>)
 80023f6:	617b      	str	r3, [r7, #20]
		break;
 80023f8:	e00f      	b.n	800241a <Piece_vPlayNotes+0x8a>
	case QUINTUPLET:
		fTupletScale = QUINTUPLET_SCALE;
 80023fa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80023fe:	617b      	str	r3, [r7, #20]
		break;
 8002400:	e00b      	b.n	800241a <Piece_vPlayNotes+0x8a>
	case SEXTUPLET:
		fTupletScale = SEXTUPLET_SCALE;
 8002402:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002406:	617b      	str	r3, [r7, #20]
		break;
 8002408:	e007      	b.n	800241a <Piece_vPlayNotes+0x8a>
	case SEPTUPLET:
		fTupletScale = SEPTUPLET_SCALE;
 800240a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800240e:	617b      	str	r3, [r7, #20]
		break;
 8002410:	e003      	b.n	800241a <Piece_vPlayNotes+0x8a>
	default:
		fTupletScale = NOPELET_SCALE;
 8002412:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002416:	617b      	str	r3, [r7, #20]
		break;
 8002418:	bf00      	nop
	}

	uint32_t ulMSPerBeatValue;
	float fMSPerChrochet = (float)((60.0/(float)pxPiece->xPieceConfiguration.uBPM)) * 1000.0f; // Divide by 8 because 32nd beat resolution is 1/2^3 of quarter note BPM reference, for B is a quarter note
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8002420:	ee07 3a90 	vmov	s15, r3
 8002424:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002428:	eddf 6a82 	vldr	s13, [pc, #520]	; 8002634 <Piece_vPlayNotes+0x2a4>
 800242c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002430:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8002638 <Piece_vPlayNotes+0x2a8>
 8002434:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002438:	edc7 7a03 	vstr	s15, [r7, #12]
	switch (ucBeatValue)
 800243c:	78fb      	ldrb	r3, [r7, #3]
 800243e:	2b0b      	cmp	r3, #11
 8002440:	f200 80d6 	bhi.w	80025f0 <Piece_vPlayNotes+0x260>
 8002444:	a201      	add	r2, pc, #4	; (adr r2, 800244c <Piece_vPlayNotes+0xbc>)
 8002446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244a:	bf00      	nop
 800244c:	0800247d 	.word	0x0800247d
 8002450:	0800249d 	.word	0x0800249d
 8002454:	080024bd 	.word	0x080024bd
 8002458:	080024dd 	.word	0x080024dd
 800245c:	080024fd 	.word	0x080024fd
 8002460:	08002519 	.word	0x08002519
 8002464:	08002531 	.word	0x08002531
 8002468:	08002551 	.word	0x08002551
 800246c:	08002571 	.word	0x08002571
 8002470:	08002591 	.word	0x08002591
 8002474:	080025b1 	.word	0x080025b1
 8002478:	080025d1 	.word	0x080025d1
	{
	case LARGE:
		// [!] Subtle missalignment (+/- 1ms) based on float to integer conversion. Keep track in the future
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*LARGE_SCALE*fTupletScale);
 800247c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002480:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 800263c <Piece_vPlayNotes+0x2ac>
 8002484:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002488:	edd7 7a05 	vldr	s15, [r7, #20]
 800248c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002490:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002494:	ee17 3a90 	vmov	r3, s15
 8002498:	613b      	str	r3, [r7, #16]
		break;
 800249a:	e0b5      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case LONG:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*LONG_SCALE*fTupletScale);
 800249c:	edd7 7a03 	vldr	s15, [r7, #12]
 80024a0:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80024a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80024ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024b4:	ee17 3a90 	vmov	r3, s15
 80024b8:	613b      	str	r3, [r7, #16]
		break;
 80024ba:	e0a5      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case BREVE:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*BREVE_SCALE*fTupletScale);
 80024bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80024c0:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80024c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80024cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024d4:	ee17 3a90 	vmov	r3, s15
 80024d8:	613b      	str	r3, [r7, #16]
		break;
 80024da:	e095      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case SEMIBREVE:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*SEMIBREVE_SCALE*fTupletScale);
 80024dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80024e0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80024ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024f4:	ee17 3a90 	vmov	r3, s15
 80024f8:	613b      	str	r3, [r7, #16]
		break;
 80024fa:	e085      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case MINIM:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*MINIM_SCALE*fTupletScale);
 80024fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002500:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002504:	edd7 7a05 	vldr	s15, [r7, #20]
 8002508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800250c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002510:	ee17 3a90 	vmov	r3, s15
 8002514:	613b      	str	r3, [r7, #16]
		break;
 8002516:	e077      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case CROTCHET:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*CROTCHET_SCALE*fTupletScale);
 8002518:	ed97 7a03 	vldr	s14, [r7, #12]
 800251c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002524:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002528:	ee17 3a90 	vmov	r3, s15
 800252c:	613b      	str	r3, [r7, #16]
		break;
 800252e:	e06b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case QUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*QUAVER_SCALE*fTupletScale);
 8002530:	edd7 7a03 	vldr	s15, [r7, #12]
 8002534:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002538:	ee27 7a87 	vmul.f32	s14, s15, s14
 800253c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002544:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002548:	ee17 3a90 	vmov	r3, s15
 800254c:	613b      	str	r3, [r7, #16]
		break;
 800254e:	e05b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case SEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*SEMIQUAVER_SCALE*fTupletScale);
 8002550:	edd7 7a03 	vldr	s15, [r7, #12]
 8002554:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002558:	ee27 7a87 	vmul.f32	s14, s15, s14
 800255c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002564:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002568:	ee17 3a90 	vmov	r3, s15
 800256c:	613b      	str	r3, [r7, #16]
		break;
 800256e:	e04b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case DEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*DEMISEMIQUAVER_SCALE*fTupletScale);
 8002570:	edd7 7a03 	vldr	s15, [r7, #12]
 8002574:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8002578:	ee27 7a87 	vmul.f32	s14, s15, s14
 800257c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002584:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002588:	ee17 3a90 	vmov	r3, s15
 800258c:	613b      	str	r3, [r7, #16]
		break;
 800258e:	e03b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case HEMIDEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*HEMIDEMISEMIQUAVER_SCALE*fTupletScale);
 8002590:	edd7 7a03 	vldr	s15, [r7, #12]
 8002594:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002640 <Piece_vPlayNotes+0x2b0>
 8002598:	ee27 7a87 	vmul.f32	s14, s15, s14
 800259c:	edd7 7a05 	vldr	s15, [r7, #20]
 80025a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025a8:	ee17 3a90 	vmov	r3, s15
 80025ac:	613b      	str	r3, [r7, #16]
		break;
 80025ae:	e02b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case SEMIHEMIDEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*SEMIHEMIDEMISEMIQUAVER_SCALE*fTupletScale);
 80025b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80025b4:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002644 <Piece_vPlayNotes+0x2b4>
 80025b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80025c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025c8:	ee17 3a90 	vmov	r3, s15
 80025cc:	613b      	str	r3, [r7, #16]
		break;
 80025ce:	e01b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	case DEMISEMIHEMIDEMISEMIQUAVER:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*DEMISEMIHEMIDEMISEMIQUAVER_SCALE*fTupletScale);
 80025d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80025d4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002648 <Piece_vPlayNotes+0x2b8>
 80025d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80025e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025e8:	ee17 3a90 	vmov	r3, s15
 80025ec:	613b      	str	r3, [r7, #16]
		break;
 80025ee:	e00b      	b.n	8002608 <Piece_vPlayNotes+0x278>
	default:
		ulMSPerBeatValue = (int32_t)(fMSPerChrochet*CROTCHET_SCALE*fTupletScale);
 80025f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80025f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80025f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002600:	ee17 3a90 	vmov	r3, s15
 8002604:	613b      	str	r3, [r7, #16]
		break;
 8002606:	bf00      	nop
	}


	if (ucNumNotes == 0)
 8002608:	78bb      	ldrb	r3, [r7, #2]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d102      	bne.n	8002614 <Piece_vPlayNotes+0x284>
	{
		printf("REST\r\n");
 800260e:	480f      	ldr	r0, [pc, #60]	; (800264c <Piece_vPlayNotes+0x2bc>)
 8002610:	f00e f8e2 	bl	80107d8 <puts>
	}

	Piece_vCaptureFragment(pxPiece, ulMSPerBeatValue);
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	4619      	mov	r1, r3
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f7ff fd9d 	bl	8002158 <Piece_vCaptureFragment>
}
 800261e:	bf00      	nop
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	080118f0 	.word	0x080118f0
 800262c:	08011904 	.word	0x08011904
 8002630:	3f2aaaab 	.word	0x3f2aaaab
 8002634:	42700000 	.word	0x42700000
 8002638:	447a0000 	.word	0x447a0000
 800263c:	42000000 	.word	0x42000000
 8002640:	3d800000 	.word	0x3d800000
 8002644:	3d000000 	.word	0x3d000000
 8002648:	3c800000 	.word	0x3c800000
 800264c:	08011918 	.word	0x08011918

08002650 <bIsPlayCommand>:


uint8_t bIsPlayCommand(uint8_t usCommand)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
	return usCommand >= 0b10000000;
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	09db      	lsrs	r3, r3, #7
 8002662:	b2db      	uxtb	r3, r3
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <Piece_usGetPitchTick>:



uint16_t Piece_usGetPitchTick(uint8_t ucString, uint8_t ucOffset)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	460a      	mov	r2, r1
 800267a:	71fb      	strb	r3, [r7, #7]
 800267c:	4613      	mov	r3, r2
 800267e:	71bb      	strb	r3, [r7, #6]
	uint8_t ucPitchTickIndex;

	switch (ucString)
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	2b03      	cmp	r3, #3
 8002684:	d816      	bhi.n	80026b4 <Piece_usGetPitchTick+0x44>
 8002686:	a201      	add	r2, pc, #4	; (adr r2, 800268c <Piece_usGetPitchTick+0x1c>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	0800269d 	.word	0x0800269d
 8002690:	080026a3 	.word	0x080026a3
 8002694:	080026a9 	.word	0x080026a9
 8002698:	080026af 	.word	0x080026af
	{
	case G_STRING:
		ucPitchTickIndex = G_STRING_PITCH_TICK_OFFSET;
 800269c:	2300      	movs	r3, #0
 800269e:	73fb      	strb	r3, [r7, #15]
		break;
 80026a0:	e00b      	b.n	80026ba <Piece_usGetPitchTick+0x4a>
	case D_STRING:
		ucPitchTickIndex = D_STRING_PITCH_TICK_OFFSET;
 80026a2:	230a      	movs	r3, #10
 80026a4:	73fb      	strb	r3, [r7, #15]
		break;
 80026a6:	e008      	b.n	80026ba <Piece_usGetPitchTick+0x4a>
	case A_STRING:
		ucPitchTickIndex = A_STRING_PITCH_TICK_OFFSET;
 80026a8:	2314      	movs	r3, #20
 80026aa:	73fb      	strb	r3, [r7, #15]
		break;
 80026ac:	e005      	b.n	80026ba <Piece_usGetPitchTick+0x4a>
	case E_STRING:
		ucPitchTickIndex = E_STRING_PITCH_TICK_OFFSET;
 80026ae:	231e      	movs	r3, #30
 80026b0:	73fb      	strb	r3, [r7, #15]
		break;
 80026b2:	e002      	b.n	80026ba <Piece_usGetPitchTick+0x4a>
	default:
		ucPitchTickIndex = G_STRING_PITCH_TICK_OFFSET;
 80026b4:	2300      	movs	r3, #0
 80026b6:	73fb      	strb	r3, [r7, #15]
		break;
 80026b8:	bf00      	nop
	}

	ucPitchTickIndex += ucOffset;
 80026ba:	7bfa      	ldrb	r2, [r7, #15]
 80026bc:	79bb      	ldrb	r3, [r7, #6]
 80026be:	4413      	add	r3, r2
 80026c0:	73fb      	strb	r3, [r7, #15]
	ucPitchTickIndex = (ucPitchTickIndex < NUM_PITCH_TICKS) ? ucPitchTickIndex : NUM_PITCH_TICKS - 1;
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	2b47      	cmp	r3, #71	; 0x47
 80026c6:	bf28      	it	cs
 80026c8:	2347      	movcs	r3, #71	; 0x47
 80026ca:	73fb      	strb	r3, [r7, #15]

	return pusPitchTickMap[ucPitchTickIndex];
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	4a04      	ldr	r2, [pc, #16]	; (80026e0 <Piece_usGetPitchTick+0x70>)
 80026d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	20000004 	.word	0x20000004

080026e4 <Piece_Debug_vPrintGoal>:
}



void Piece_Debug_vPrintGoal(PieceHandle_t *pxPiece)
{
 80026e4:	b590      	push	{r4, r7, lr}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
	printf("GOAL:\r\n");
 80026ec:	4877      	ldr	r0, [pc, #476]	; (80028cc <Piece_Debug_vPrintGoal+0x1e8>)
 80026ee:	f00e f873 	bl	80107d8 <puts>

	if (pxPiece->xGoal.xGString.bActive)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80026f8:	3398      	adds	r3, #152	; 0x98
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d02e      	beq.n	800275e <Piece_Debug_vPrintGoal+0x7a>
	{
		printf("	G: %u, %u\r\n", pxPiece->xGoal.xGString.ucFingerOffset, Piece_usGetPitchTick(G_STRING, pxPiece->xGoal.xGString.ucFingerOffset));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002706:	339a      	adds	r3, #154	; 0x9a
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	461c      	mov	r4, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002712:	339a      	adds	r3, #154	; 0x9a
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4619      	mov	r1, r3
 8002718:	2000      	movs	r0, #0
 800271a:	f7ff ffa9 	bl	8002670 <Piece_usGetPitchTick>
 800271e:	4603      	mov	r3, r0
 8002720:	461a      	mov	r2, r3
 8002722:	4621      	mov	r1, r4
 8002724:	486a      	ldr	r0, [pc, #424]	; (80028d0 <Piece_Debug_vPrintGoal+0x1ec>)
 8002726:	f00d ffd1 	bl	80106cc <iprintf>

		G_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(G_STRING, pxPiece->xGoal.xGString.ucFingerOffset);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002730:	339a      	adds	r3, #154	; 0x9a
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	4619      	mov	r1, r3
 8002736:	2000      	movs	r0, #0
 8002738:	f7ff ff9a 	bl	8002670 <Piece_usGetPitchTick>
 800273c:	4603      	mov	r3, r0
 800273e:	461a      	mov	r2, r3
 8002740:	4b64      	ldr	r3, [pc, #400]	; (80028d4 <Piece_Debug_vPrintGoal+0x1f0>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	62da      	str	r2, [r3, #44]	; 0x2c
		G_TIMER_HANDLE.Instance->CCR1 = G_TIMER_HANDLE.Instance->ARR/2;
 8002746:	4b63      	ldr	r3, [pc, #396]	; (80028d4 <Piece_Debug_vPrintGoal+0x1f0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800274c:	4b61      	ldr	r3, [pc, #388]	; (80028d4 <Piece_Debug_vPrintGoal+0x1f0>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	0852      	lsrs	r2, r2, #1
 8002752:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&G_TIMER_HANDLE, G_TIMER_CHANNEL);
 8002754:	2100      	movs	r1, #0
 8002756:	485f      	ldr	r0, [pc, #380]	; (80028d4 <Piece_Debug_vPrintGoal+0x1f0>)
 8002758:	f005 f86a 	bl	8007830 <HAL_TIM_PWM_Start_IT>
 800275c:	e003      	b.n	8002766 <Piece_Debug_vPrintGoal+0x82>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&G_TIMER_HANDLE, G_TIMER_CHANNEL);
 800275e:	2100      	movs	r1, #0
 8002760:	485c      	ldr	r0, [pc, #368]	; (80028d4 <Piece_Debug_vPrintGoal+0x1f0>)
 8002762:	f005 f9b1 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
	}

	if (pxPiece->xGoal.xDString.bActive)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800276c:	339b      	adds	r3, #155	; 0x9b
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d02e      	beq.n	80027d2 <Piece_Debug_vPrintGoal+0xee>
	{
		printf("	D: %u, %u\r\n", pxPiece->xGoal.xDString.ucFingerOffset, Piece_usGetPitchTick(D_STRING, pxPiece->xGoal.xDString.ucFingerOffset));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800277a:	339d      	adds	r3, #157	; 0x9d
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	461c      	mov	r4, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002786:	339d      	adds	r3, #157	; 0x9d
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	4619      	mov	r1, r3
 800278c:	2001      	movs	r0, #1
 800278e:	f7ff ff6f 	bl	8002670 <Piece_usGetPitchTick>
 8002792:	4603      	mov	r3, r0
 8002794:	461a      	mov	r2, r3
 8002796:	4621      	mov	r1, r4
 8002798:	484f      	ldr	r0, [pc, #316]	; (80028d8 <Piece_Debug_vPrintGoal+0x1f4>)
 800279a:	f00d ff97 	bl	80106cc <iprintf>

		D_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(D_STRING, pxPiece->xGoal.xDString.ucFingerOffset);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80027a4:	339d      	adds	r3, #157	; 0x9d
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	2001      	movs	r0, #1
 80027ac:	f7ff ff60 	bl	8002670 <Piece_usGetPitchTick>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	4b49      	ldr	r3, [pc, #292]	; (80028dc <Piece_Debug_vPrintGoal+0x1f8>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	62da      	str	r2, [r3, #44]	; 0x2c
		D_TIMER_HANDLE.Instance->CCR1 = D_TIMER_HANDLE.Instance->ARR/2;
 80027ba:	4b48      	ldr	r3, [pc, #288]	; (80028dc <Piece_Debug_vPrintGoal+0x1f8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c0:	4b46      	ldr	r3, [pc, #280]	; (80028dc <Piece_Debug_vPrintGoal+0x1f8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	0852      	lsrs	r2, r2, #1
 80027c6:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&D_TIMER_HANDLE, D_TIMER_CHANNEL);
 80027c8:	2100      	movs	r1, #0
 80027ca:	4844      	ldr	r0, [pc, #272]	; (80028dc <Piece_Debug_vPrintGoal+0x1f8>)
 80027cc:	f005 f830 	bl	8007830 <HAL_TIM_PWM_Start_IT>
 80027d0:	e003      	b.n	80027da <Piece_Debug_vPrintGoal+0xf6>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&D_TIMER_HANDLE, D_TIMER_CHANNEL);
 80027d2:	2100      	movs	r1, #0
 80027d4:	4841      	ldr	r0, [pc, #260]	; (80028dc <Piece_Debug_vPrintGoal+0x1f8>)
 80027d6:	f005 f977 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
	}

	if (pxPiece->xGoal.xAString.bActive)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80027e0:	339e      	adds	r3, #158	; 0x9e
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d02e      	beq.n	8002846 <Piece_Debug_vPrintGoal+0x162>
	{
		printf("	A: %u, %u\r\n", pxPiece->xGoal.xAString.ucFingerOffset, Piece_usGetPitchTick(A_STRING, pxPiece->xGoal.xAString.ucFingerOffset));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80027ee:	33a0      	adds	r3, #160	; 0xa0
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461c      	mov	r4, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80027fa:	33a0      	adds	r3, #160	; 0xa0
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	4619      	mov	r1, r3
 8002800:	2002      	movs	r0, #2
 8002802:	f7ff ff35 	bl	8002670 <Piece_usGetPitchTick>
 8002806:	4603      	mov	r3, r0
 8002808:	461a      	mov	r2, r3
 800280a:	4621      	mov	r1, r4
 800280c:	4834      	ldr	r0, [pc, #208]	; (80028e0 <Piece_Debug_vPrintGoal+0x1fc>)
 800280e:	f00d ff5d 	bl	80106cc <iprintf>

		A_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(A_STRING, pxPiece->xGoal.xAString.ucFingerOffset);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002818:	33a0      	adds	r3, #160	; 0xa0
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	4619      	mov	r1, r3
 800281e:	2002      	movs	r0, #2
 8002820:	f7ff ff26 	bl	8002670 <Piece_usGetPitchTick>
 8002824:	4603      	mov	r3, r0
 8002826:	461a      	mov	r2, r3
 8002828:	4b2e      	ldr	r3, [pc, #184]	; (80028e4 <Piece_Debug_vPrintGoal+0x200>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c
		A_TIMER_HANDLE.Instance->CCR1 = A_TIMER_HANDLE.Instance->ARR/2;
 800282e:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <Piece_Debug_vPrintGoal+0x200>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002834:	4b2b      	ldr	r3, [pc, #172]	; (80028e4 <Piece_Debug_vPrintGoal+0x200>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	0852      	lsrs	r2, r2, #1
 800283a:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&A_TIMER_HANDLE, A_TIMER_CHANNEL);
 800283c:	2100      	movs	r1, #0
 800283e:	4829      	ldr	r0, [pc, #164]	; (80028e4 <Piece_Debug_vPrintGoal+0x200>)
 8002840:	f004 fff6 	bl	8007830 <HAL_TIM_PWM_Start_IT>
 8002844:	e003      	b.n	800284e <Piece_Debug_vPrintGoal+0x16a>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&A_TIMER_HANDLE, A_TIMER_CHANNEL);
 8002846:	2100      	movs	r1, #0
 8002848:	4826      	ldr	r0, [pc, #152]	; (80028e4 <Piece_Debug_vPrintGoal+0x200>)
 800284a:	f005 f93d 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
	}

	if (pxPiece->xGoal.xEString.bActive)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002854:	33a1      	adds	r3, #161	; 0xa1
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d02e      	beq.n	80028ba <Piece_Debug_vPrintGoal+0x1d6>
	{
		printf("	E: %u, %u\r\n", pxPiece->xGoal.xEString.ucFingerOffset, Piece_usGetPitchTick(E_STRING, pxPiece->xGoal.xEString.ucFingerOffset));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002862:	33a3      	adds	r3, #163	; 0xa3
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	461c      	mov	r4, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800286e:	33a3      	adds	r3, #163	; 0xa3
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	4619      	mov	r1, r3
 8002874:	2003      	movs	r0, #3
 8002876:	f7ff fefb 	bl	8002670 <Piece_usGetPitchTick>
 800287a:	4603      	mov	r3, r0
 800287c:	461a      	mov	r2, r3
 800287e:	4621      	mov	r1, r4
 8002880:	4819      	ldr	r0, [pc, #100]	; (80028e8 <Piece_Debug_vPrintGoal+0x204>)
 8002882:	f00d ff23 	bl	80106cc <iprintf>

		E_TIMER_HANDLE.Instance->ARR = Piece_usGetPitchTick(E_STRING, pxPiece->xGoal.xEString.ucFingerOffset);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800288c:	33a3      	adds	r3, #163	; 0xa3
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	2003      	movs	r0, #3
 8002894:	f7ff feec 	bl	8002670 <Piece_usGetPitchTick>
 8002898:	4603      	mov	r3, r0
 800289a:	461a      	mov	r2, r3
 800289c:	4b13      	ldr	r3, [pc, #76]	; (80028ec <Piece_Debug_vPrintGoal+0x208>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	62da      	str	r2, [r3, #44]	; 0x2c
		E_TIMER_HANDLE.Instance->CCR1 = E_TIMER_HANDLE.Instance->ARR/2;
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <Piece_Debug_vPrintGoal+0x208>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028a8:	4b10      	ldr	r3, [pc, #64]	; (80028ec <Piece_Debug_vPrintGoal+0x208>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	0852      	lsrs	r2, r2, #1
 80028ae:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Start_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
 80028b0:	2100      	movs	r1, #0
 80028b2:	480e      	ldr	r0, [pc, #56]	; (80028ec <Piece_Debug_vPrintGoal+0x208>)
 80028b4:	f004 ffbc 	bl	8007830 <HAL_TIM_PWM_Start_IT>
	}
	else
	{
		HAL_TIM_PWM_Stop_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
	}
}
 80028b8:	e003      	b.n	80028c2 <Piece_Debug_vPrintGoal+0x1de>
		HAL_TIM_PWM_Stop_IT(&E_TIMER_HANDLE, E_TIMER_CHANNEL);
 80028ba:	2100      	movs	r1, #0
 80028bc:	480b      	ldr	r0, [pc, #44]	; (80028ec <Piece_Debug_vPrintGoal+0x208>)
 80028be:	f005 f903 	bl	8007ac8 <HAL_TIM_PWM_Stop_IT>
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd90      	pop	{r4, r7, pc}
 80028ca:	bf00      	nop
 80028cc:	08011930 	.word	0x08011930
 80028d0:	08011938 	.word	0x08011938
 80028d4:	2000d17c 	.word	0x2000d17c
 80028d8:	08011948 	.word	0x08011948
 80028dc:	200046cc 	.word	0x200046cc
 80028e0:	08011958 	.word	0x08011958
 80028e4:	2000e348 	.word	0x2000e348
 80028e8:	08011968 	.word	0x08011968
 80028ec:	20004e9c 	.word	0x20004e9c

080028f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	4b11      	ldr	r3, [pc, #68]	; (800293c <HAL_MspInit+0x4c>)
 80028f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028fa:	4a10      	ldr	r2, [pc, #64]	; (800293c <HAL_MspInit+0x4c>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6613      	str	r3, [r2, #96]	; 0x60
 8002902:	4b0e      	ldr	r3, [pc, #56]	; (800293c <HAL_MspInit+0x4c>)
 8002904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800290e:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_MspInit+0x4c>)
 8002910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <HAL_MspInit+0x4c>)
 8002914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002918:	6593      	str	r3, [r2, #88]	; 0x58
 800291a:	4b08      	ldr	r3, [pc, #32]	; (800293c <HAL_MspInit+0x4c>)
 800291c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002926:	2200      	movs	r2, #0
 8002928:	210f      	movs	r1, #15
 800292a:	f06f 0001 	mvn.w	r0, #1
 800292e:	f002 f855 	bl	80049dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002932:	bf00      	nop
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000

08002940 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	; 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a2a      	ldr	r2, [pc, #168]	; (8002a08 <HAL_ADC_MspInit+0xc8>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d14e      	bne.n	8002a00 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002962:	4b2a      	ldr	r3, [pc, #168]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002966:	4a29      	ldr	r2, [pc, #164]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 8002968:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800296c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800296e:	4b27      	ldr	r3, [pc, #156]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002972:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800297a:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297e:	4a23      	ldr	r2, [pc, #140]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 8002980:	f043 0304 	orr.w	r3, r3, #4
 8002984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002986:	4b21      	ldr	r3, [pc, #132]	; (8002a0c <HAL_ADC_MspInit+0xcc>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002992:	230f      	movs	r3, #15
 8002994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002996:	230b      	movs	r3, #11
 8002998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800299e:	f107 0314 	add.w	r3, r7, #20
 80029a2:	4619      	mov	r1, r3
 80029a4:	481a      	ldr	r0, [pc, #104]	; (8002a10 <HAL_ADC_MspInit+0xd0>)
 80029a6:	f002 fa7b 	bl	8004ea0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80029aa:	4b1a      	ldr	r3, [pc, #104]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029ac:	4a1a      	ldr	r2, [pc, #104]	; (8002a18 <HAL_ADC_MspInit+0xd8>)
 80029ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80029b0:	4b18      	ldr	r3, [pc, #96]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029bc:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029be:	2200      	movs	r2, #0
 80029c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029c2:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029c4:	2280      	movs	r2, #128	; 0x80
 80029c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029c8:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029d0:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029d6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029d8:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029da:	2220      	movs	r2, #32
 80029dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029e4:	480b      	ldr	r0, [pc, #44]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029e6:	f002 f823 	bl	8004a30 <HAL_DMA_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 80029f0:	f7ff fa26 	bl	8001e40 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a07      	ldr	r2, [pc, #28]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80029fa:	4a06      	ldr	r2, [pc, #24]	; (8002a14 <HAL_ADC_MspInit+0xd4>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a00:	bf00      	nop
 8002a02:	3728      	adds	r7, #40	; 0x28
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	50040000 	.word	0x50040000
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	48000800 	.word	0x48000800
 8002a14:	20005048 	.word	0x20005048
 8002a18:	40020008 	.word	0x40020008

08002a1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	; 0x28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a24:	f107 0314 	add.w	r3, r7, #20
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	60da      	str	r2, [r3, #12]
 8002a32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a17      	ldr	r2, [pc, #92]	; (8002a98 <HAL_I2C_MspInit+0x7c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d128      	bne.n	8002a90 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3e:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <HAL_I2C_MspInit+0x80>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a42:	4a16      	ldr	r2, [pc, #88]	; (8002a9c <HAL_I2C_MspInit+0x80>)
 8002a44:	f043 0302 	orr.w	r3, r3, #2
 8002a48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a4a:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <HAL_I2C_MspInit+0x80>)
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002a56:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a5c:	2312      	movs	r3, #18
 8002a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a60:	2301      	movs	r3, #1
 8002a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a64:	2303      	movs	r3, #3
 8002a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a68:	2304      	movs	r3, #4
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a6c:	f107 0314 	add.w	r3, r7, #20
 8002a70:	4619      	mov	r1, r3
 8002a72:	480b      	ldr	r0, [pc, #44]	; (8002aa0 <HAL_I2C_MspInit+0x84>)
 8002a74:	f002 fa14 	bl	8004ea0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a78:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <HAL_I2C_MspInit+0x80>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a7c:	4a07      	ldr	r2, [pc, #28]	; (8002a9c <HAL_I2C_MspInit+0x80>)
 8002a7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a82:	6593      	str	r3, [r2, #88]	; 0x58
 8002a84:	4b05      	ldr	r3, [pc, #20]	; (8002a9c <HAL_I2C_MspInit+0x80>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a90:	bf00      	nop
 8002a92:	3728      	adds	r7, #40	; 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40005400 	.word	0x40005400
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	48000400 	.word	0x48000400

08002aa4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b08a      	sub	sp, #40	; 0x28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aac:	f107 0314 	add.w	r3, r7, #20
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	605a      	str	r2, [r3, #4]
 8002ab6:	609a      	str	r2, [r3, #8]
 8002ab8:	60da      	str	r2, [r3, #12]
 8002aba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a25      	ldr	r2, [pc, #148]	; (8002b58 <HAL_SPI_MspInit+0xb4>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d144      	bne.n	8002b50 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ac6:	4b25      	ldr	r3, [pc, #148]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aca:	4a24      	ldr	r2, [pc, #144]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002acc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ad0:	6613      	str	r3, [r2, #96]	; 0x60
 8002ad2:	4b22      	ldr	r3, [pc, #136]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ad6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ada:	613b      	str	r3, [r7, #16]
 8002adc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ade:	4b1f      	ldr	r3, [pc, #124]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae2:	4a1e      	ldr	r2, [pc, #120]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aea:	4b1c      	ldr	r3, [pc, #112]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af6:	4b19      	ldr	r3, [pc, #100]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	4a18      	ldr	r2, [pc, #96]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002afc:	f043 0302 	orr.w	r3, r3, #2
 8002b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b02:	4b16      	ldr	r3, [pc, #88]	; (8002b5c <HAL_SPI_MspInit+0xb8>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	60bb      	str	r3, [r7, #8]
 8002b0c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b0e:	2320      	movs	r3, #32
 8002b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b12:	2302      	movs	r3, #2
 8002b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b1e:	2305      	movs	r3, #5
 8002b20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	4619      	mov	r1, r3
 8002b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2c:	f002 f9b8 	bl	8004ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002b30:	2330      	movs	r3, #48	; 0x30
 8002b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b34:	2302      	movs	r3, #2
 8002b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b40:	2305      	movs	r3, #5
 8002b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4805      	ldr	r0, [pc, #20]	; (8002b60 <HAL_SPI_MspInit+0xbc>)
 8002b4c:	f002 f9a8 	bl	8004ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b50:	bf00      	nop
 8002b52:	3728      	adds	r7, #40	; 0x28
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40013000 	.word	0x40013000
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	48000400 	.word	0x48000400

08002b64 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a80      	ldr	r2, [pc, #512]	; (8002d74 <HAL_TIM_PWM_MspInit+0x210>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d10c      	bne.n	8002b90 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b76:	4b80      	ldr	r3, [pc, #512]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b7a:	4a7f      	ldr	r2, [pc, #508]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002b7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b80:	6613      	str	r3, [r2, #96]	; 0x60
 8002b82:	4b7d      	ldr	r3, [pc, #500]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002b8e:	e0ed      	b.n	8002d6c <HAL_TIM_PWM_MspInit+0x208>
  else if(htim_pwm->Instance==TIM3)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a79      	ldr	r2, [pc, #484]	; (8002d7c <HAL_TIM_PWM_MspInit+0x218>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	f040 809a 	bne.w	8002cd0 <HAL_TIM_PWM_MspInit+0x16c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b9c:	4b76      	ldr	r3, [pc, #472]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba0:	4a75      	ldr	r2, [pc, #468]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002ba2:	f043 0302 	orr.w	r3, r3, #2
 8002ba6:	6593      	str	r3, [r2, #88]	; 0x58
 8002ba8:	4b73      	ldr	r3, [pc, #460]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8002bb4:	4b72      	ldr	r3, [pc, #456]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bb6:	4a73      	ldr	r2, [pc, #460]	; (8002d84 <HAL_TIM_PWM_MspInit+0x220>)
 8002bb8:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Request = DMA_REQUEST_5;
 8002bba:	4b71      	ldr	r3, [pc, #452]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bbc:	2205      	movs	r2, #5
 8002bbe:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bc0:	4b6f      	ldr	r3, [pc, #444]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bc6:	4b6e      	ldr	r3, [pc, #440]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002bcc:	4b6c      	ldr	r3, [pc, #432]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bce:	2280      	movs	r2, #128	; 0x80
 8002bd0:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bd2:	4b6b      	ldr	r3, [pc, #428]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bd8:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bda:	4b69      	ldr	r3, [pc, #420]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002be0:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8002be2:	4b67      	ldr	r3, [pc, #412]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8002be8:	4b65      	ldr	r3, [pc, #404]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8002bee:	4864      	ldr	r0, [pc, #400]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002bf0:	f001 ff1e 	bl	8004a30 <HAL_DMA_Init>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_TIM_PWM_MspInit+0x9a>
      Error_Handler();
 8002bfa:	f7ff f921 	bl	8001e40 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a5f      	ldr	r2, [pc, #380]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002c02:	625a      	str	r2, [r3, #36]	; 0x24
 8002c04:	4a5e      	ldr	r2, [pc, #376]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a5c      	ldr	r2, [pc, #368]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002c0e:	639a      	str	r2, [r3, #56]	; 0x38
 8002c10:	4a5b      	ldr	r2, [pc, #364]	; (8002d80 <HAL_TIM_PWM_MspInit+0x21c>)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 8002c16:	4b5c      	ldr	r3, [pc, #368]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c18:	4a5c      	ldr	r2, [pc, #368]	; (8002d8c <HAL_TIM_PWM_MspInit+0x228>)
 8002c1a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_5;
 8002c1c:	4b5a      	ldr	r3, [pc, #360]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c1e:	2205      	movs	r2, #5
 8002c20:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c22:	4b59      	ldr	r3, [pc, #356]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c24:	2210      	movs	r2, #16
 8002c26:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c28:	4b57      	ldr	r3, [pc, #348]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002c2e:	4b56      	ldr	r3, [pc, #344]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c30:	2280      	movs	r2, #128	; 0x80
 8002c32:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c34:	4b54      	ldr	r3, [pc, #336]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c3a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c3c:	4b52      	ldr	r3, [pc, #328]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c42:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 8002c44:	4b50      	ldr	r3, [pc, #320]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002c4a:	4b4f      	ldr	r3, [pc, #316]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8002c50:	484d      	ldr	r0, [pc, #308]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c52:	f001 feed 	bl	8004a30 <HAL_DMA_Init>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_TIM_PWM_MspInit+0xfc>
      Error_Handler();
 8002c5c:	f7ff f8f0 	bl	8001e40 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a49      	ldr	r2, [pc, #292]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c64:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c66:	4a48      	ldr	r2, [pc, #288]	; (8002d88 <HAL_TIM_PWM_MspInit+0x224>)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8002c6c:	4b48      	ldr	r3, [pc, #288]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c6e:	4a49      	ldr	r2, [pc, #292]	; (8002d94 <HAL_TIM_PWM_MspInit+0x230>)
 8002c70:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Request = DMA_REQUEST_5;
 8002c72:	4b47      	ldr	r3, [pc, #284]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c74:	2205      	movs	r2, #5
 8002c76:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c78:	4b45      	ldr	r3, [pc, #276]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c7e:	4b44      	ldr	r3, [pc, #272]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8002c84:	4b42      	ldr	r3, [pc, #264]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c86:	2280      	movs	r2, #128	; 0x80
 8002c88:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c8a:	4b41      	ldr	r3, [pc, #260]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c90:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c92:	4b3f      	ldr	r3, [pc, #252]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c98:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 8002c9a:	4b3d      	ldr	r3, [pc, #244]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8002ca0:	4b3b      	ldr	r3, [pc, #236]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8002ca6:	483a      	ldr	r0, [pc, #232]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002ca8:	f001 fec2 	bl	8004a30 <HAL_DMA_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_TIM_PWM_MspInit+0x152>
      Error_Handler();
 8002cb2:	f7ff f8c5 	bl	8001e40 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a35      	ldr	r2, [pc, #212]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002cba:	631a      	str	r2, [r3, #48]	; 0x30
 8002cbc:	4a34      	ldr	r2, [pc, #208]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a32      	ldr	r2, [pc, #200]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002cc6:	621a      	str	r2, [r3, #32]
 8002cc8:	4a31      	ldr	r2, [pc, #196]	; (8002d90 <HAL_TIM_PWM_MspInit+0x22c>)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6293      	str	r3, [r2, #40]	; 0x28
}
 8002cce:	e04d      	b.n	8002d6c <HAL_TIM_PWM_MspInit+0x208>
  else if(htim_pwm->Instance==TIM8)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a30      	ldr	r2, [pc, #192]	; (8002d98 <HAL_TIM_PWM_MspInit+0x234>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d137      	bne.n	8002d4a <HAL_TIM_PWM_MspInit+0x1e6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002cda:	4b27      	ldr	r3, [pc, #156]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cde:	4a26      	ldr	r2, [pc, #152]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002ce0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ce4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ce6:	4b24      	ldr	r3, [pc, #144]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
    hdma_tim8_ch2.Instance = DMA2_Channel7;
 8002cf2:	4b2a      	ldr	r3, [pc, #168]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002cf4:	4a2a      	ldr	r2, [pc, #168]	; (8002da0 <HAL_TIM_PWM_MspInit+0x23c>)
 8002cf6:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Request = DMA_REQUEST_7;
 8002cf8:	4b28      	ldr	r3, [pc, #160]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002cfa:	2207      	movs	r2, #7
 8002cfc:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cfe:	4b27      	ldr	r3, [pc, #156]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d00:	2210      	movs	r2, #16
 8002d02:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d04:	4b25      	ldr	r3, [pc, #148]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002d0a:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d0c:	2280      	movs	r2, #128	; 0x80
 8002d0e:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d10:	4b22      	ldr	r3, [pc, #136]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d16:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d18:	4b20      	ldr	r3, [pc, #128]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d1e:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8002d20:	4b1e      	ldr	r3, [pc, #120]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002d26:	4b1d      	ldr	r3, [pc, #116]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8002d2c:	481b      	ldr	r0, [pc, #108]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d2e:	f001 fe7f 	bl	8004a30 <HAL_DMA_Init>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_TIM_PWM_MspInit+0x1d8>
      Error_Handler();
 8002d38:	f7ff f882 	bl	8001e40 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a17      	ldr	r2, [pc, #92]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d40:	629a      	str	r2, [r3, #40]	; 0x28
 8002d42:	4a16      	ldr	r2, [pc, #88]	; (8002d9c <HAL_TIM_PWM_MspInit+0x238>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6293      	str	r3, [r2, #40]	; 0x28
}
 8002d48:	e010      	b.n	8002d6c <HAL_TIM_PWM_MspInit+0x208>
  else if(htim_pwm->Instance==TIM15)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a15      	ldr	r2, [pc, #84]	; (8002da4 <HAL_TIM_PWM_MspInit+0x240>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d10b      	bne.n	8002d6c <HAL_TIM_PWM_MspInit+0x208>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d58:	4a07      	ldr	r2, [pc, #28]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d5e:	6613      	str	r3, [r2, #96]	; 0x60
 8002d60:	4b05      	ldr	r3, [pc, #20]	; (8002d78 <HAL_TIM_PWM_MspInit+0x214>)
 8002d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d68:	60bb      	str	r3, [r7, #8]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
}
 8002d6c:	bf00      	nop
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40012c00 	.word	0x40012c00
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	40000400 	.word	0x40000400
 8002d80:	20005090 	.word	0x20005090
 8002d84:	4002006c 	.word	0x4002006c
 8002d88:	20004ee8 	.word	0x20004ee8
 8002d8c:	4002001c 	.word	0x4002001c
 8002d90:	2000d1cc 	.word	0x2000d1cc
 8002d94:	40020030 	.word	0x40020030
 8002d98:	40013400 	.word	0x40013400
 8002d9c:	200035a8 	.word	0x200035a8
 8002da0:	40020480 	.word	0x40020480
 8002da4:	40014000 	.word	0x40014000

08002da8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a13      	ldr	r2, [pc, #76]	; (8002e04 <HAL_TIM_Base_MspInit+0x5c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d10c      	bne.n	8002dd4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002dba:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dbe:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc4:	6613      	str	r3, [r2, #96]	; 0x60
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002dd2:	e010      	b.n	8002df6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a0c      	ldr	r2, [pc, #48]	; (8002e0c <HAL_TIM_Base_MspInit+0x64>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d10b      	bne.n	8002df6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002dde:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de2:	4a09      	ldr	r2, [pc, #36]	; (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002de4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002de8:	6613      	str	r3, [r2, #96]	; 0x60
 8002dea:	4b07      	ldr	r3, [pc, #28]	; (8002e08 <HAL_TIM_Base_MspInit+0x60>)
 8002dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002df2:	60bb      	str	r3, [r7, #8]
 8002df4:	68bb      	ldr	r3, [r7, #8]
}
 8002df6:	bf00      	nop
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	40014400 	.word	0x40014400
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40014800 	.word	0x40014800

08002e10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08e      	sub	sp, #56	; 0x38
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a76      	ldr	r2, [pc, #472]	; (8003008 <HAL_TIM_MspPostInit+0x1f8>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d11e      	bne.n	8002e70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e32:	4b76      	ldr	r3, [pc, #472]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e36:	4a75      	ldr	r2, [pc, #468]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e3e:	4b73      	ldr	r3, [pc, #460]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	623b      	str	r3, [r7, #32]
 8002e48:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e50:	2302      	movs	r3, #2
 8002e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e54:	2300      	movs	r3, #0
 8002e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e64:	4619      	mov	r1, r3
 8002e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e6a:	f002 f819 	bl	8004ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002e6e:	e0c7      	b.n	8003000 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM3)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a66      	ldr	r2, [pc, #408]	; (8003010 <HAL_TIM_MspPostInit+0x200>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d138      	bne.n	8002eec <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7a:	4b64      	ldr	r3, [pc, #400]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7e:	4a63      	ldr	r2, [pc, #396]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e80:	f043 0302 	orr.w	r3, r3, #2
 8002e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e86:	4b61      	ldr	r3, [pc, #388]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	61fb      	str	r3, [r7, #28]
 8002e90:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e92:	4b5e      	ldr	r3, [pc, #376]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e96:	4a5d      	ldr	r2, [pc, #372]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002e98:	f043 0304 	orr.w	r3, r3, #4
 8002e9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e9e:	4b5b      	ldr	r3, [pc, #364]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	61bb      	str	r3, [r7, #24]
 8002ea8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002eba:	2302      	movs	r3, #2
 8002ebc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ebe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4853      	ldr	r0, [pc, #332]	; (8003014 <HAL_TIM_MspPostInit+0x204>)
 8002ec6:	f001 ffeb 	bl	8004ea0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002eca:	2340      	movs	r3, #64	; 0x40
 8002ecc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002eda:	2302      	movs	r3, #2
 8002edc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	484c      	ldr	r0, [pc, #304]	; (8003018 <HAL_TIM_MspPostInit+0x208>)
 8002ee6:	f001 ffdb 	bl	8004ea0 <HAL_GPIO_Init>
}
 8002eea:	e089      	b.n	8003000 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM8)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a4a      	ldr	r2, [pc, #296]	; (800301c <HAL_TIM_MspPostInit+0x20c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d11c      	bne.n	8002f30 <HAL_TIM_MspPostInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ef6:	4b45      	ldr	r3, [pc, #276]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002efa:	4a44      	ldr	r2, [pc, #272]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002efc:	f043 0304 	orr.w	r3, r3, #4
 8002f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f02:	4b42      	ldr	r3, [pc, #264]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f06:	f003 0304 	and.w	r3, r3, #4
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002f0e:	2380      	movs	r3, #128	; 0x80
 8002f10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f12:	2302      	movs	r3, #2
 8002f14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f26:	4619      	mov	r1, r3
 8002f28:	483b      	ldr	r0, [pc, #236]	; (8003018 <HAL_TIM_MspPostInit+0x208>)
 8002f2a:	f001 ffb9 	bl	8004ea0 <HAL_GPIO_Init>
}
 8002f2e:	e067      	b.n	8003000 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM15)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a3a      	ldr	r2, [pc, #232]	; (8003020 <HAL_TIM_MspPostInit+0x210>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d11d      	bne.n	8002f76 <HAL_TIM_MspPostInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3a:	4b34      	ldr	r3, [pc, #208]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f3e:	4a33      	ldr	r2, [pc, #204]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f40:	f043 0302 	orr.w	r3, r3, #2
 8002f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f46:	4b31      	ldr	r3, [pc, #196]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002f52:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f60:	2300      	movs	r3, #0
 8002f62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002f64:	230e      	movs	r3, #14
 8002f66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4829      	ldr	r0, [pc, #164]	; (8003014 <HAL_TIM_MspPostInit+0x204>)
 8002f70:	f001 ff96 	bl	8004ea0 <HAL_GPIO_Init>
}
 8002f74:	e044      	b.n	8003000 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM16)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a2a      	ldr	r2, [pc, #168]	; (8003024 <HAL_TIM_MspPostInit+0x214>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d11d      	bne.n	8002fbc <HAL_TIM_MspPostInit+0x1ac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f80:	4b22      	ldr	r3, [pc, #136]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f84:	4a21      	ldr	r2, [pc, #132]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f8c:	4b1f      	ldr	r3, [pc, #124]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f98:	2340      	movs	r3, #64	; 0x40
 8002f9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002fa8:	230e      	movs	r3, #14
 8002faa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fb6:	f001 ff73 	bl	8004ea0 <HAL_GPIO_Init>
}
 8002fba:	e021      	b.n	8003000 <HAL_TIM_MspPostInit+0x1f0>
  else if(htim->Instance==TIM17)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a19      	ldr	r2, [pc, #100]	; (8003028 <HAL_TIM_MspPostInit+0x218>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d11c      	bne.n	8003000 <HAL_TIM_MspPostInit+0x1f0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc6:	4b11      	ldr	r3, [pc, #68]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fca:	4a10      	ldr	r2, [pc, #64]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	; (800300c <HAL_TIM_MspPostInit+0x1fc>)
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	60bb      	str	r3, [r7, #8]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002fde:	2380      	movs	r3, #128	; 0x80
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM17;
 8002fee:	230e      	movs	r3, #14
 8002ff0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ffc:	f001 ff50 	bl	8004ea0 <HAL_GPIO_Init>
}
 8003000:	bf00      	nop
 8003002:	3738      	adds	r7, #56	; 0x38
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40012c00 	.word	0x40012c00
 800300c:	40021000 	.word	0x40021000
 8003010:	40000400 	.word	0x40000400
 8003014:	48000400 	.word	0x48000400
 8003018:	48000800 	.word	0x48000800
 800301c:	40013400 	.word	0x40013400
 8003020:	40014000 	.word	0x40014000
 8003024:	40014400 	.word	0x40014400
 8003028:	40014800 	.word	0x40014800

0800302c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b08a      	sub	sp, #40	; 0x28
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	609a      	str	r2, [r3, #8]
 8003040:	60da      	str	r2, [r3, #12]
 8003042:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a17      	ldr	r2, [pc, #92]	; (80030a8 <HAL_UART_MspInit+0x7c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d128      	bne.n	80030a0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800304e:	4b17      	ldr	r3, [pc, #92]	; (80030ac <HAL_UART_MspInit+0x80>)
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003052:	4a16      	ldr	r2, [pc, #88]	; (80030ac <HAL_UART_MspInit+0x80>)
 8003054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003058:	6593      	str	r3, [r2, #88]	; 0x58
 800305a:	4b14      	ldr	r3, [pc, #80]	; (80030ac <HAL_UART_MspInit+0x80>)
 800305c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003066:	4b11      	ldr	r3, [pc, #68]	; (80030ac <HAL_UART_MspInit+0x80>)
 8003068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <HAL_UART_MspInit+0x80>)
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003072:	4b0e      	ldr	r3, [pc, #56]	; (80030ac <HAL_UART_MspInit+0x80>)
 8003074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800307e:	230c      	movs	r3, #12
 8003080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003082:	2302      	movs	r3, #2
 8003084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	2300      	movs	r3, #0
 8003088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800308a:	2303      	movs	r3, #3
 800308c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800308e:	2307      	movs	r3, #7
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003092:	f107 0314 	add.w	r3, r7, #20
 8003096:	4619      	mov	r1, r3
 8003098:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800309c:	f001 ff00 	bl	8004ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80030a0:	bf00      	nop
 80030a2:	3728      	adds	r7, #40	; 0x28
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40004400 	.word	0x40004400
 80030ac:	40021000 	.word	0x40021000

080030b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08c      	sub	sp, #48	; 0x30
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80030b8:	2300      	movs	r3, #0
 80030ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80030bc:	2300      	movs	r3, #0
 80030be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80030c0:	2200      	movs	r2, #0
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	2036      	movs	r0, #54	; 0x36
 80030c6:	f001 fc89 	bl	80049dc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030ca:	2036      	movs	r0, #54	; 0x36
 80030cc:	f001 fca2 	bl	8004a14 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80030d0:	4b1e      	ldr	r3, [pc, #120]	; (800314c <HAL_InitTick+0x9c>)
 80030d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d4:	4a1d      	ldr	r2, [pc, #116]	; (800314c <HAL_InitTick+0x9c>)
 80030d6:	f043 0310 	orr.w	r3, r3, #16
 80030da:	6593      	str	r3, [r2, #88]	; 0x58
 80030dc:	4b1b      	ldr	r3, [pc, #108]	; (800314c <HAL_InitTick+0x9c>)
 80030de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030e8:	f107 0210 	add.w	r2, r7, #16
 80030ec:	f107 0314 	add.w	r3, r7, #20
 80030f0:	4611      	mov	r1, r2
 80030f2:	4618      	mov	r0, r3
 80030f4:	f002 ffaa 	bl	800604c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80030f8:	f002 ff7c 	bl	8005ff4 <HAL_RCC_GetPCLK1Freq>
 80030fc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003100:	4a13      	ldr	r2, [pc, #76]	; (8003150 <HAL_InitTick+0xa0>)
 8003102:	fba2 2303 	umull	r2, r3, r2, r3
 8003106:	0c9b      	lsrs	r3, r3, #18
 8003108:	3b01      	subs	r3, #1
 800310a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800310c:	4b11      	ldr	r3, [pc, #68]	; (8003154 <HAL_InitTick+0xa4>)
 800310e:	4a12      	ldr	r2, [pc, #72]	; (8003158 <HAL_InitTick+0xa8>)
 8003110:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003112:	4b10      	ldr	r3, [pc, #64]	; (8003154 <HAL_InitTick+0xa4>)
 8003114:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003118:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800311a:	4a0e      	ldr	r2, [pc, #56]	; (8003154 <HAL_InitTick+0xa4>)
 800311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003120:	4b0c      	ldr	r3, [pc, #48]	; (8003154 <HAL_InitTick+0xa4>)
 8003122:	2200      	movs	r2, #0
 8003124:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003126:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <HAL_InitTick+0xa4>)
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800312c:	4809      	ldr	r0, [pc, #36]	; (8003154 <HAL_InitTick+0xa4>)
 800312e:	f004 fa5f 	bl	80075f0 <HAL_TIM_Base_Init>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d104      	bne.n	8003142 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003138:	4806      	ldr	r0, [pc, #24]	; (8003154 <HAL_InitTick+0xa4>)
 800313a:	f004 fab1 	bl	80076a0 <HAL_TIM_Base_Start_IT>
 800313e:	4603      	mov	r3, r0
 8003140:	e000      	b.n	8003144 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
}
 8003144:	4618      	mov	r0, r3
 8003146:	3730      	adds	r7, #48	; 0x30
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40021000 	.word	0x40021000
 8003150:	431bde83 	.word	0x431bde83
 8003154:	2000e394 	.word	0x2000e394
 8003158:	40001000 	.word	0x40001000

0800315c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003160:	e7fe      	b.n	8003160 <NMI_Handler+0x4>

08003162 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003162:	b480      	push	{r7}
 8003164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003166:	e7fe      	b.n	8003166 <HardFault_Handler+0x4>

08003168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800316c:	e7fe      	b.n	800316c <MemManage_Handler+0x4>

0800316e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800316e:	b480      	push	{r7}
 8003170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003172:	e7fe      	b.n	8003172 <BusFault_Handler+0x4>

08003174 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003178:	e7fe      	b.n	8003178 <UsageFault_Handler+0x4>

0800317a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800317a:	b480      	push	{r7}
 800317c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800318c:	4802      	ldr	r0, [pc, #8]	; (8003198 <DMA1_Channel1_IRQHandler+0x10>)
 800318e:	f001 fda8 	bl	8004ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	20005048 	.word	0x20005048

0800319c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80031a0:	4802      	ldr	r0, [pc, #8]	; (80031ac <DMA1_Channel2_IRQHandler+0x10>)
 80031a2:	f001 fd9e 	bl	8004ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	20004ee8 	.word	0x20004ee8

080031b0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 80031b4:	4802      	ldr	r0, [pc, #8]	; (80031c0 <DMA1_Channel3_IRQHandler+0x10>)
 80031b6:	f001 fd94 	bl	8004ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	2000d1cc 	.word	0x2000d1cc

080031c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80031c8:	4802      	ldr	r0, [pc, #8]	; (80031d4 <DMA1_Channel6_IRQHandler+0x10>)
 80031ca:	f001 fd8a 	bl	8004ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	20005090 	.word	0x20005090

080031d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if (Timer1 > 0)
 80031dc:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <TIM6_DAC_IRQHandler+0x38>)
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d005      	beq.n	80031f0 <TIM6_DAC_IRQHandler+0x18>
	{
		Timer1--;
 80031e4:	4b0a      	ldr	r3, [pc, #40]	; (8003210 <TIM6_DAC_IRQHandler+0x38>)
 80031e6:	881b      	ldrh	r3, [r3, #0]
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	4b08      	ldr	r3, [pc, #32]	; (8003210 <TIM6_DAC_IRQHandler+0x38>)
 80031ee:	801a      	strh	r2, [r3, #0]
	}

	if (Timer2 > 0)
 80031f0:	4b08      	ldr	r3, [pc, #32]	; (8003214 <TIM6_DAC_IRQHandler+0x3c>)
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <TIM6_DAC_IRQHandler+0x2c>
	{
		Timer2--;
 80031f8:	4b06      	ldr	r3, [pc, #24]	; (8003214 <TIM6_DAC_IRQHandler+0x3c>)
 80031fa:	881b      	ldrh	r3, [r3, #0]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	b29a      	uxth	r2, r3
 8003200:	4b04      	ldr	r3, [pc, #16]	; (8003214 <TIM6_DAC_IRQHandler+0x3c>)
 8003202:	801a      	strh	r2, [r3, #0]
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003204:	4804      	ldr	r0, [pc, #16]	; (8003218 <TIM6_DAC_IRQHandler+0x40>)
 8003206:	f004 fe2b 	bl	8007e60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800320a:	bf00      	nop
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	200035a2 	.word	0x200035a2
 8003214:	200035a0 	.word	0x200035a0
 8003218:	2000e394 	.word	0x2000e394

0800321c <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8003220:	4802      	ldr	r0, [pc, #8]	; (800322c <DMA2_Channel7_IRQHandler+0x10>)
 8003222:	f001 fd5e 	bl	8004ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	200035a8 	.word	0x200035a8

08003230 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323c:	2300      	movs	r3, #0
 800323e:	617b      	str	r3, [r7, #20]
 8003240:	e00a      	b.n	8003258 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003242:	f3af 8000 	nop.w
 8003246:	4601      	mov	r1, r0
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	1c5a      	adds	r2, r3, #1
 800324c:	60ba      	str	r2, [r7, #8]
 800324e:	b2ca      	uxtb	r2, r1
 8003250:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	3301      	adds	r3, #1
 8003256:	617b      	str	r3, [r7, #20]
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	429a      	cmp	r2, r3
 800325e:	dbf0      	blt.n	8003242 <_read+0x12>
	}

return len;
 8003260:	687b      	ldr	r3, [r7, #4]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b086      	sub	sp, #24
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003276:	2300      	movs	r3, #0
 8003278:	617b      	str	r3, [r7, #20]
 800327a:	e009      	b.n	8003290 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	60ba      	str	r2, [r7, #8]
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd fe95 	bl	8000fb4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	3301      	adds	r3, #1
 800328e:	617b      	str	r3, [r7, #20]
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	429a      	cmp	r2, r3
 8003296:	dbf1      	blt.n	800327c <_write+0x12>
	}
	return len;
 8003298:	687b      	ldr	r3, [r7, #4]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <_close>:

int _close(int file)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
	return -1;
 80032aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
 80032c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80032ca:	605a      	str	r2, [r3, #4]
	return 0;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <_isatty>:

int _isatty(int file)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
	return 1;
 80032e2:	2301      	movs	r3, #1
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
	return 0;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3714      	adds	r7, #20
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003314:	4a14      	ldr	r2, [pc, #80]	; (8003368 <_sbrk+0x5c>)
 8003316:	4b15      	ldr	r3, [pc, #84]	; (800336c <_sbrk+0x60>)
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003320:	4b13      	ldr	r3, [pc, #76]	; (8003370 <_sbrk+0x64>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d102      	bne.n	800332e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003328:	4b11      	ldr	r3, [pc, #68]	; (8003370 <_sbrk+0x64>)
 800332a:	4a12      	ldr	r2, [pc, #72]	; (8003374 <_sbrk+0x68>)
 800332c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800332e:	4b10      	ldr	r3, [pc, #64]	; (8003370 <_sbrk+0x64>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4413      	add	r3, r2
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	429a      	cmp	r2, r3
 800333a:	d207      	bcs.n	800334c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800333c:	f00d f986 	bl	801064c <__errno>
 8003340:	4603      	mov	r3, r0
 8003342:	220c      	movs	r2, #12
 8003344:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800334a:	e009      	b.n	8003360 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800334c:	4b08      	ldr	r3, [pc, #32]	; (8003370 <_sbrk+0x64>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003352:	4b07      	ldr	r3, [pc, #28]	; (8003370 <_sbrk+0x64>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4413      	add	r3, r2
 800335a:	4a05      	ldr	r2, [pc, #20]	; (8003370 <_sbrk+0x64>)
 800335c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800335e:	68fb      	ldr	r3, [r7, #12]
}
 8003360:	4618      	mov	r0, r3
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	20018000 	.word	0x20018000
 800336c:	00000400 	.word	0x00000400
 8003370:	20000140 	.word	0x20000140
 8003374:	200104a8 	.word	0x200104a8

08003378 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800337c:	4b15      	ldr	r3, [pc, #84]	; (80033d4 <SystemInit+0x5c>)
 800337e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003382:	4a14      	ldr	r2, [pc, #80]	; (80033d4 <SystemInit+0x5c>)
 8003384:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003388:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800338c:	4b12      	ldr	r3, [pc, #72]	; (80033d8 <SystemInit+0x60>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a11      	ldr	r2, [pc, #68]	; (80033d8 <SystemInit+0x60>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003398:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <SystemInit+0x60>)
 800339a:	2200      	movs	r2, #0
 800339c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800339e:	4b0e      	ldr	r3, [pc, #56]	; (80033d8 <SystemInit+0x60>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a0d      	ldr	r2, [pc, #52]	; (80033d8 <SystemInit+0x60>)
 80033a4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80033a8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80033ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80033ae:	4b0a      	ldr	r3, [pc, #40]	; (80033d8 <SystemInit+0x60>)
 80033b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033b4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033b6:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <SystemInit+0x60>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a07      	ldr	r2, [pc, #28]	; (80033d8 <SystemInit+0x60>)
 80033bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033c0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80033c2:	4b05      	ldr	r3, [pc, #20]	; (80033d8 <SystemInit+0x60>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	619a      	str	r2, [r3, #24]
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	e000ed00 	.word	0xe000ed00
 80033d8:	40021000 	.word	0x40021000

080033dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80033dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003414 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033e0:	f7ff ffca 	bl	8003378 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80033e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80033e6:	e003      	b.n	80033f0 <LoopCopyDataInit>

080033e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80033e8:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80033ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80033ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80033ee:	3104      	adds	r1, #4

080033f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80033f0:	480a      	ldr	r0, [pc, #40]	; (800341c <LoopForever+0xa>)
	ldr	r3, =_edata
 80033f2:	4b0b      	ldr	r3, [pc, #44]	; (8003420 <LoopForever+0xe>)
	adds	r2, r0, r1
 80033f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80033f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80033f8:	d3f6      	bcc.n	80033e8 <CopyDataInit>
	ldr	r2, =_sbss
 80033fa:	4a0a      	ldr	r2, [pc, #40]	; (8003424 <LoopForever+0x12>)
	b	LoopFillZerobss
 80033fc:	e002      	b.n	8003404 <LoopFillZerobss>

080033fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80033fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003400:	f842 3b04 	str.w	r3, [r2], #4

08003404 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <LoopForever+0x16>)
	cmp	r2, r3
 8003406:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003408:	d3f9      	bcc.n	80033fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800340a:	f00d f925 	bl	8010658 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800340e:	f7fd fdf9 	bl	8001004 <main>

08003412 <LoopForever>:

LoopForever:
    b LoopForever
 8003412:	e7fe      	b.n	8003412 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003414:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003418:	08011f90 	.word	0x08011f90
	ldr	r0, =_sdata
 800341c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003420:	2000011c 	.word	0x2000011c
	ldr	r2, =_sbss
 8003424:	2000011c 	.word	0x2000011c
	ldr	r3, = _ebss
 8003428:	200104a8 	.word	0x200104a8

0800342c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800342c:	e7fe      	b.n	800342c <ADC1_2_IRQHandler>
	...

08003430 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800343a:	4b0c      	ldr	r3, [pc, #48]	; (800346c <HAL_Init+0x3c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a0b      	ldr	r2, [pc, #44]	; (800346c <HAL_Init+0x3c>)
 8003440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003444:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003446:	2003      	movs	r0, #3
 8003448:	f001 fabd 	bl	80049c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800344c:	2000      	movs	r0, #0
 800344e:	f7ff fe2f 	bl	80030b0 <HAL_InitTick>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	71fb      	strb	r3, [r7, #7]
 800345c:	e001      	b.n	8003462 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800345e:	f7ff fa47 	bl	80028f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003462:	79fb      	ldrb	r3, [r7, #7]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40022000 	.word	0x40022000

08003470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003474:	4b06      	ldr	r3, [pc, #24]	; (8003490 <HAL_IncTick+0x20>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	461a      	mov	r2, r3
 800347a:	4b06      	ldr	r3, [pc, #24]	; (8003494 <HAL_IncTick+0x24>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4413      	add	r3, r2
 8003480:	4a04      	ldr	r2, [pc, #16]	; (8003494 <HAL_IncTick+0x24>)
 8003482:	6013      	str	r3, [r2, #0]
}
 8003484:	bf00      	nop
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	2000009c 	.word	0x2000009c
 8003494:	2000e3e0 	.word	0x2000e3e0

08003498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return uwTick;
 800349c:	4b03      	ldr	r3, [pc, #12]	; (80034ac <HAL_GetTick+0x14>)
 800349e:	681b      	ldr	r3, [r3, #0]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	2000e3e0 	.word	0x2000e3e0

080034b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034b8:	f7ff ffee 	bl	8003498 <HAL_GetTick>
 80034bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034c8:	d005      	beq.n	80034d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80034ca:	4b0a      	ldr	r3, [pc, #40]	; (80034f4 <HAL_Delay+0x44>)
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4413      	add	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034d6:	bf00      	nop
 80034d8:	f7ff ffde 	bl	8003498 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d8f7      	bhi.n	80034d8 <HAL_Delay+0x28>
  {
  }
}
 80034e8:	bf00      	nop
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	2000009c 	.word	0x2000009c

080034f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	431a      	orrs	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	609a      	str	r2, [r3, #8]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800351e:	b480      	push	{r7}
 8003520:	b083      	sub	sp, #12
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
 8003526:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	609a      	str	r2, [r3, #8]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003560:	b480      	push	{r7}
 8003562:	b087      	sub	sp, #28
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
 800356c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	3360      	adds	r3, #96	; 0x60
 8003572:	461a      	mov	r2, r3
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	4b08      	ldr	r3, [pc, #32]	; (80035a4 <LL_ADC_SetOffset+0x44>)
 8003582:	4013      	ands	r3, r2
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	4313      	orrs	r3, r2
 8003590:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003598:	bf00      	nop
 800359a:	371c      	adds	r7, #28
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	03fff000 	.word	0x03fff000

080035a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3360      	adds	r3, #96	; 0x60
 80035b6:	461a      	mov	r2, r3
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4413      	add	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	3360      	adds	r3, #96	; 0x60
 80035e4:	461a      	mov	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4413      	add	r3, r2
 80035ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	3330      	adds	r3, #48	; 0x30
 8003640:	461a      	mov	r2, r3
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	0a1b      	lsrs	r3, r3, #8
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	f003 030c 	and.w	r3, r3, #12
 800364c:	4413      	add	r3, r2
 800364e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	f003 031f 	and.w	r3, r3, #31
 800365a:	211f      	movs	r1, #31
 800365c:	fa01 f303 	lsl.w	r3, r1, r3
 8003660:	43db      	mvns	r3, r3
 8003662:	401a      	ands	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	0e9b      	lsrs	r3, r3, #26
 8003668:	f003 011f 	and.w	r1, r3, #31
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f003 031f 	and.w	r3, r3, #31
 8003672:	fa01 f303 	lsl.w	r3, r1, r3
 8003676:	431a      	orrs	r2, r3
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800367c:	bf00      	nop
 800367e:	371c      	adds	r7, #28
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003688:	b480      	push	{r7}
 800368a:	b087      	sub	sp, #28
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	3314      	adds	r3, #20
 8003698:	461a      	mov	r2, r3
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	0e5b      	lsrs	r3, r3, #25
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	4413      	add	r3, r2
 80036a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	0d1b      	lsrs	r3, r3, #20
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2107      	movs	r1, #7
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	43db      	mvns	r3, r3
 80036bc:	401a      	ands	r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	0d1b      	lsrs	r3, r3, #20
 80036c2:	f003 031f 	and.w	r3, r3, #31
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	fa01 f303 	lsl.w	r3, r1, r3
 80036cc:	431a      	orrs	r2, r3
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80036d2:	bf00      	nop
 80036d4:	371c      	adds	r7, #28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
	...

080036e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036f8:	43db      	mvns	r3, r3
 80036fa:	401a      	ands	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f003 0318 	and.w	r3, r3, #24
 8003702:	4908      	ldr	r1, [pc, #32]	; (8003724 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003704:	40d9      	lsrs	r1, r3
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	400b      	ands	r3, r1
 800370a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370e:	431a      	orrs	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003716:	bf00      	nop
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	0007ffff 	.word	0x0007ffff

08003728 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f003 031f 	and.w	r3, r3, #31
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003754:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6093      	str	r3, [r2, #8]
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003778:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800377c:	d101      	bne.n	8003782 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800377e:	2301      	movs	r3, #1
 8003780:	e000      	b.n	8003784 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80037a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037cc:	d101      	bne.n	80037d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80037f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037f4:	f043 0201 	orr.w	r2, r3, #1
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b01      	cmp	r3, #1
 800381a:	d101      	bne.n	8003820 <LL_ADC_IsEnabled+0x18>
 800381c:	2301      	movs	r3, #1
 800381e:	e000      	b.n	8003822 <LL_ADC_IsEnabled+0x1a>
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800382e:	b480      	push	{r7}
 8003830:	b083      	sub	sp, #12
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800383e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003842:	f043 0204 	orr.w	r2, r3, #4
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b04      	cmp	r3, #4
 8003868:	d101      	bne.n	800386e <LL_ADC_REG_IsConversionOngoing+0x18>
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b08      	cmp	r3, #8
 800388e:	d101      	bne.n	8003894 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003890:	2301      	movs	r3, #1
 8003892:	e000      	b.n	8003896 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
	...

080038a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038a4:	b590      	push	{r4, r7, lr}
 80038a6:	b089      	sub	sp, #36	; 0x24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e136      	b.n	8003b2c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d109      	bne.n	80038e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f7ff f837 	bl	8002940 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff ff3f 	bl	8003768 <LL_ADC_IsDeepPowerDownEnabled>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d004      	beq.n	80038fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff ff25 	bl	8003744 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff ff5a 	bl	80037b8 <LL_ADC_IsInternalRegulatorEnabled>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d115      	bne.n	8003936 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff ff3e 	bl	8003790 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003914:	4b87      	ldr	r3, [pc, #540]	; (8003b34 <HAL_ADC_Init+0x290>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	099b      	lsrs	r3, r3, #6
 800391a:	4a87      	ldr	r2, [pc, #540]	; (8003b38 <HAL_ADC_Init+0x294>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	099b      	lsrs	r3, r3, #6
 8003922:	3301      	adds	r3, #1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003928:	e002      	b.n	8003930 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	3b01      	subs	r3, #1
 800392e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f9      	bne.n	800392a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff ff3c 	bl	80037b8 <LL_ADC_IsInternalRegulatorEnabled>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10d      	bne.n	8003962 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003956:	f043 0201 	orr.w	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4618      	mov	r0, r3
 8003968:	f7ff ff75 	bl	8003856 <LL_ADC_REG_IsConversionOngoing>
 800396c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	2b00      	cmp	r3, #0
 8003978:	f040 80cf 	bne.w	8003b1a <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2b00      	cmp	r3, #0
 8003980:	f040 80cb 	bne.w	8003b1a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003988:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800398c:	f043 0202 	orr.w	r2, r3, #2
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff ff35 	bl	8003808 <LL_ADC_IsEnabled>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d115      	bne.n	80039d0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039a4:	4865      	ldr	r0, [pc, #404]	; (8003b3c <HAL_ADC_Init+0x298>)
 80039a6:	f7ff ff2f 	bl	8003808 <LL_ADC_IsEnabled>
 80039aa:	4604      	mov	r4, r0
 80039ac:	4864      	ldr	r0, [pc, #400]	; (8003b40 <HAL_ADC_Init+0x29c>)
 80039ae:	f7ff ff2b 	bl	8003808 <LL_ADC_IsEnabled>
 80039b2:	4603      	mov	r3, r0
 80039b4:	431c      	orrs	r4, r3
 80039b6:	4863      	ldr	r0, [pc, #396]	; (8003b44 <HAL_ADC_Init+0x2a0>)
 80039b8:	f7ff ff26 	bl	8003808 <LL_ADC_IsEnabled>
 80039bc:	4603      	mov	r3, r0
 80039be:	4323      	orrs	r3, r4
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d105      	bne.n	80039d0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	4619      	mov	r1, r3
 80039ca:	485f      	ldr	r0, [pc, #380]	; (8003b48 <HAL_ADC_Init+0x2a4>)
 80039cc:	f7ff fd94 	bl	80034f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	7e5b      	ldrb	r3, [r3, #25]
 80039d4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039da:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80039e0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80039e6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039ee:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039f0:	4313      	orrs	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d106      	bne.n	8003a0c <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	3b01      	subs	r3, #1
 8003a04:	045b      	lsls	r3, r3, #17
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d009      	beq.n	8003a28 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a18:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a20:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	4b47      	ldr	r3, [pc, #284]	; (8003b4c <HAL_ADC_Init+0x2a8>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	69b9      	ldr	r1, [r7, #24]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff ff08 	bl	8003856 <LL_ADC_REG_IsConversionOngoing>
 8003a46:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff ff15 	bl	800387c <LL_ADC_INJ_IsConversionOngoing>
 8003a52:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d13d      	bne.n	8003ad6 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d13a      	bne.n	8003ad6 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a64:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a6c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a7c:	f023 0302 	bic.w	r3, r3, #2
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	69b9      	ldr	r1, [r7, #24]
 8003a86:	430b      	orrs	r3, r1
 8003a88:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d118      	bne.n	8003ac6 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003a9e:	f023 0304 	bic.w	r3, r3, #4
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003aaa:	4311      	orrs	r1, r2
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003ab0:	4311      	orrs	r1, r2
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 0201 	orr.w	r2, r2, #1
 8003ac2:	611a      	str	r2, [r3, #16]
 8003ac4:	e007      	b.n	8003ad6 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	691a      	ldr	r2, [r3, #16]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0201 	bic.w	r2, r2, #1
 8003ad4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d10c      	bne.n	8003af8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae4:	f023 010f 	bic.w	r1, r3, #15
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	1e5a      	subs	r2, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	631a      	str	r2, [r3, #48]	; 0x30
 8003af6:	e007      	b.n	8003b08 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 020f 	bic.w	r2, r2, #15
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b0c:	f023 0303 	bic.w	r3, r3, #3
 8003b10:	f043 0201 	orr.w	r2, r3, #1
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	655a      	str	r2, [r3, #84]	; 0x54
 8003b18:	e007      	b.n	8003b2a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1e:	f043 0210 	orr.w	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3724      	adds	r7, #36	; 0x24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd90      	pop	{r4, r7, pc}
 8003b34:	20000094 	.word	0x20000094
 8003b38:	053e2d63 	.word	0x053e2d63
 8003b3c:	50040000 	.word	0x50040000
 8003b40:	50040100 	.word	0x50040100
 8003b44:	50040200 	.word	0x50040200
 8003b48:	50040300 	.word	0x50040300
 8003b4c:	fff0c007 	.word	0xfff0c007

08003b50 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b5c:	4850      	ldr	r0, [pc, #320]	; (8003ca0 <HAL_ADC_Start_DMA+0x150>)
 8003b5e:	f7ff fde3 	bl	8003728 <LL_ADC_GetMultimode>
 8003b62:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff fe74 	bl	8003856 <LL_ADC_REG_IsConversionOngoing>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f040 808e 	bne.w	8003c92 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_ADC_Start_DMA+0x34>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e089      	b.n	8003c98 <HAL_ADC_Start_DMA+0x148>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d005      	beq.n	8003b9e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	2b05      	cmp	r3, #5
 8003b96:	d002      	beq.n	8003b9e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	2b09      	cmp	r3, #9
 8003b9c:	d172      	bne.n	8003c84 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 fc98 	bl	80044d4 <ADC_Enable>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003ba8:	7dfb      	ldrb	r3, [r7, #23]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d165      	bne.n	8003c7a <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bb6:	f023 0301 	bic.w	r3, r3, #1
 8003bba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a37      	ldr	r2, [pc, #220]	; (8003ca4 <HAL_ADC_Start_DMA+0x154>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d002      	beq.n	8003bd2 <HAL_ADC_Start_DMA+0x82>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	e000      	b.n	8003bd4 <HAL_ADC_Start_DMA+0x84>
 8003bd2:	4b35      	ldr	r3, [pc, #212]	; (8003ca8 <HAL_ADC_Start_DMA+0x158>)
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	6812      	ldr	r2, [r2, #0]
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d002      	beq.n	8003be2 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d105      	bne.n	8003bee <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d006      	beq.n	8003c08 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfe:	f023 0206 	bic.w	r2, r3, #6
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	659a      	str	r2, [r3, #88]	; 0x58
 8003c06:	e002      	b.n	8003c0e <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c12:	4a26      	ldr	r2, [pc, #152]	; (8003cac <HAL_ADC_Start_DMA+0x15c>)
 8003c14:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1a:	4a25      	ldr	r2, [pc, #148]	; (8003cb0 <HAL_ADC_Start_DMA+0x160>)
 8003c1c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c22:	4a24      	ldr	r2, [pc, #144]	; (8003cb4 <HAL_ADC_Start_DMA+0x164>)
 8003c24:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	221c      	movs	r2, #28
 8003c2c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f042 0210 	orr.w	r2, r2, #16
 8003c44:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68da      	ldr	r2, [r3, #12]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3340      	adds	r3, #64	; 0x40
 8003c60:	4619      	mov	r1, r3
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f000 ff9b 	bl	8004ba0 <HAL_DMA_Start_IT>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7ff fddb 	bl	800382e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003c78:	e00d      	b.n	8003c96 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8003c82:	e008      	b.n	8003c96 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003c90:	e001      	b.n	8003c96 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c92:	2302      	movs	r3, #2
 8003c94:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3718      	adds	r7, #24
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	50040300 	.word	0x50040300
 8003ca4:	50040100 	.word	0x50040100
 8003ca8:	50040000 	.word	0x50040000
 8003cac:	08004599 	.word	0x08004599
 8003cb0:	08004671 	.word	0x08004671
 8003cb4:	0800468d 	.word	0x0800468d

08003cb8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b0b6      	sub	sp, #216	; 0xd8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d101      	bne.n	8003d16 <HAL_ADC_ConfigChannel+0x22>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e3c7      	b.n	80044a6 <HAL_ADC_ConfigChannel+0x7b2>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7ff fd97 	bl	8003856 <LL_ADC_REG_IsConversionOngoing>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f040 83a8 	bne.w	8004480 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b05      	cmp	r3, #5
 8003d36:	d824      	bhi.n	8003d82 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	3b02      	subs	r3, #2
 8003d3e:	2b03      	cmp	r3, #3
 8003d40:	d81b      	bhi.n	8003d7a <HAL_ADC_ConfigChannel+0x86>
 8003d42:	a201      	add	r2, pc, #4	; (adr r2, 8003d48 <HAL_ADC_ConfigChannel+0x54>)
 8003d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d48:	08003d59 	.word	0x08003d59
 8003d4c:	08003d61 	.word	0x08003d61
 8003d50:	08003d69 	.word	0x08003d69
 8003d54:	08003d71 	.word	0x08003d71
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	220c      	movs	r2, #12
 8003d5c:	605a      	str	r2, [r3, #4]
          break;
 8003d5e:	e011      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	2212      	movs	r2, #18
 8003d64:	605a      	str	r2, [r3, #4]
          break;
 8003d66:	e00d      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	2218      	movs	r2, #24
 8003d6c:	605a      	str	r2, [r3, #4]
          break;
 8003d6e:	e009      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d76:	605a      	str	r2, [r3, #4]
          break;
 8003d78:	e004      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	2206      	movs	r2, #6
 8003d7e:	605a      	str	r2, [r3, #4]
          break;
 8003d80:	e000      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003d82:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6818      	ldr	r0, [r3, #0]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	6859      	ldr	r1, [r3, #4]
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	461a      	mov	r2, r3
 8003d92:	f7ff fc4d 	bl	8003630 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff fd5b 	bl	8003856 <LL_ADC_REG_IsConversionOngoing>
 8003da0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7ff fd67 	bl	800387c <LL_ADC_INJ_IsConversionOngoing>
 8003dae:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003db2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f040 81a6 	bne.w	8004108 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003dbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f040 81a1 	bne.w	8004108 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	6819      	ldr	r1, [r3, #0]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f7ff fc58 	bl	8003688 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	695a      	ldr	r2, [r3, #20]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	08db      	lsrs	r3, r3, #3
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d00a      	beq.n	8003e10 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6818      	ldr	r0, [r3, #0]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	6919      	ldr	r1, [r3, #16]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003e0a:	f7ff fba9 	bl	8003560 <LL_ADC_SetOffset>
 8003e0e:	e17b      	b.n	8004108 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2100      	movs	r1, #0
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff fbc6 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10a      	bne.n	8003e3c <HAL_ADC_ConfigChannel+0x148>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff fbbb 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003e32:	4603      	mov	r3, r0
 8003e34:	0e9b      	lsrs	r3, r3, #26
 8003e36:	f003 021f 	and.w	r2, r3, #31
 8003e3a:	e01e      	b.n	8003e7a <HAL_ADC_ConfigChannel+0x186>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2100      	movs	r1, #0
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff fbb0 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003e52:	fa93 f3a3 	rbit	r3, r3
 8003e56:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003e5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8003e6a:	2320      	movs	r3, #32
 8003e6c:	e004      	b.n	8003e78 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003e6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e72:	fab3 f383 	clz	r3, r3
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d105      	bne.n	8003e92 <HAL_ADC_ConfigChannel+0x19e>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	0e9b      	lsrs	r3, r3, #26
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	e018      	b.n	8003ec4 <HAL_ADC_ConfigChannel+0x1d0>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003e9e:	fa93 f3a3 	rbit	r3, r3
 8003ea2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003ea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003eaa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003eae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003eb6:	2320      	movs	r3, #32
 8003eb8:	e004      	b.n	8003ec4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003eba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ebe:	fab3 f383 	clz	r3, r3
 8003ec2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d106      	bne.n	8003ed6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	2100      	movs	r1, #0
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7ff fb7f 	bl	80035d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2101      	movs	r1, #1
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff fb63 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10a      	bne.n	8003f02 <HAL_ADC_ConfigChannel+0x20e>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff fb58 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	0e9b      	lsrs	r3, r3, #26
 8003efc:	f003 021f 	and.w	r2, r3, #31
 8003f00:	e01e      	b.n	8003f40 <HAL_ADC_ConfigChannel+0x24c>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2101      	movs	r1, #1
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff fb4d 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003f18:	fa93 f3a3 	rbit	r3, r3
 8003f1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003f20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003f28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003f30:	2320      	movs	r3, #32
 8003f32:	e004      	b.n	8003f3e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003f34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f38:	fab3 f383 	clz	r3, r3
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d105      	bne.n	8003f58 <HAL_ADC_ConfigChannel+0x264>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	0e9b      	lsrs	r3, r3, #26
 8003f52:	f003 031f 	and.w	r3, r3, #31
 8003f56:	e018      	b.n	8003f8a <HAL_ADC_ConfigChannel+0x296>
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f64:	fa93 f3a3 	rbit	r3, r3
 8003f68:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003f6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003f70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003f74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003f7c:	2320      	movs	r3, #32
 8003f7e:	e004      	b.n	8003f8a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003f80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f84:	fab3 f383 	clz	r3, r3
 8003f88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d106      	bne.n	8003f9c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2200      	movs	r2, #0
 8003f94:	2101      	movs	r1, #1
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff fb1c 	bl	80035d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2102      	movs	r1, #2
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff fb00 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10a      	bne.n	8003fc8 <HAL_ADC_ConfigChannel+0x2d4>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2102      	movs	r1, #2
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff faf5 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	0e9b      	lsrs	r3, r3, #26
 8003fc2:	f003 021f 	and.w	r2, r3, #31
 8003fc6:	e01e      	b.n	8004006 <HAL_ADC_ConfigChannel+0x312>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2102      	movs	r1, #2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7ff faea 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003fde:	fa93 f3a3 	rbit	r3, r3
 8003fe2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003fe6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003fee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8003ff6:	2320      	movs	r3, #32
 8003ff8:	e004      	b.n	8004004 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003ffa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ffe:	fab3 f383 	clz	r3, r3
 8004002:	b2db      	uxtb	r3, r3
 8004004:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800400e:	2b00      	cmp	r3, #0
 8004010:	d105      	bne.n	800401e <HAL_ADC_ConfigChannel+0x32a>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	0e9b      	lsrs	r3, r3, #26
 8004018:	f003 031f 	and.w	r3, r3, #31
 800401c:	e016      	b.n	800404c <HAL_ADC_ConfigChannel+0x358>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800402a:	fa93 f3a3 	rbit	r3, r3
 800402e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004030:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004032:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004036:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800403e:	2320      	movs	r3, #32
 8004040:	e004      	b.n	800404c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8004042:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004046:	fab3 f383 	clz	r3, r3
 800404a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800404c:	429a      	cmp	r2, r3
 800404e:	d106      	bne.n	800405e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2200      	movs	r2, #0
 8004056:	2102      	movs	r1, #2
 8004058:	4618      	mov	r0, r3
 800405a:	f7ff fabb 	bl	80035d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2103      	movs	r1, #3
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff fa9f 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 800406a:	4603      	mov	r3, r0
 800406c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10a      	bne.n	800408a <HAL_ADC_ConfigChannel+0x396>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2103      	movs	r1, #3
 800407a:	4618      	mov	r0, r3
 800407c:	f7ff fa94 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8004080:	4603      	mov	r3, r0
 8004082:	0e9b      	lsrs	r3, r3, #26
 8004084:	f003 021f 	and.w	r2, r3, #31
 8004088:	e017      	b.n	80040ba <HAL_ADC_ConfigChannel+0x3c6>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2103      	movs	r1, #3
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff fa89 	bl	80035a8 <LL_ADC_GetOffsetChannel>
 8004096:	4603      	mov	r3, r0
 8004098:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800409a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800409c:	fa93 f3a3 	rbit	r3, r3
 80040a0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80040a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040a4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80040a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80040ac:	2320      	movs	r3, #32
 80040ae:	e003      	b.n	80040b8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80040b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040b2:	fab3 f383 	clz	r3, r3
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d105      	bne.n	80040d2 <HAL_ADC_ConfigChannel+0x3de>
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	0e9b      	lsrs	r3, r3, #26
 80040cc:	f003 031f 	and.w	r3, r3, #31
 80040d0:	e011      	b.n	80040f6 <HAL_ADC_ConfigChannel+0x402>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80040da:	fa93 f3a3 	rbit	r3, r3
 80040de:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80040e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040e2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80040e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80040ea:	2320      	movs	r3, #32
 80040ec:	e003      	b.n	80040f6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80040ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040f0:	fab3 f383 	clz	r3, r3
 80040f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d106      	bne.n	8004108 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2200      	movs	r2, #0
 8004100:	2103      	movs	r1, #3
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fa66 	bl	80035d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4618      	mov	r0, r3
 800410e:	f7ff fb7b 	bl	8003808 <LL_ADC_IsEnabled>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	f040 813f 	bne.w	8004398 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	6819      	ldr	r1, [r3, #0]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	461a      	mov	r2, r3
 8004128:	f7ff fada 	bl	80036e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4a8e      	ldr	r2, [pc, #568]	; (800436c <HAL_ADC_ConfigChannel+0x678>)
 8004132:	4293      	cmp	r3, r2
 8004134:	f040 8130 	bne.w	8004398 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004144:	2b00      	cmp	r3, #0
 8004146:	d10b      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x46c>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	0e9b      	lsrs	r3, r3, #26
 800414e:	3301      	adds	r3, #1
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	2b09      	cmp	r3, #9
 8004156:	bf94      	ite	ls
 8004158:	2301      	movls	r3, #1
 800415a:	2300      	movhi	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	e019      	b.n	8004194 <HAL_ADC_ConfigChannel+0x4a0>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004166:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004168:	fa93 f3a3 	rbit	r3, r3
 800416c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800416e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004170:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004172:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004178:	2320      	movs	r3, #32
 800417a:	e003      	b.n	8004184 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800417c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	3301      	adds	r3, #1
 8004186:	f003 031f 	and.w	r3, r3, #31
 800418a:	2b09      	cmp	r3, #9
 800418c:	bf94      	ite	ls
 800418e:	2301      	movls	r3, #1
 8004190:	2300      	movhi	r3, #0
 8004192:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004194:	2b00      	cmp	r3, #0
 8004196:	d079      	beq.n	800428c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d107      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x4c0>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	0e9b      	lsrs	r3, r3, #26
 80041aa:	3301      	adds	r3, #1
 80041ac:	069b      	lsls	r3, r3, #26
 80041ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041b2:	e015      	b.n	80041e0 <HAL_ADC_ConfigChannel+0x4ec>
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041bc:	fa93 f3a3 	rbit	r3, r3
 80041c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80041c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041c4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80041c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80041cc:	2320      	movs	r3, #32
 80041ce:	e003      	b.n	80041d8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80041d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041d2:	fab3 f383 	clz	r3, r3
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	3301      	adds	r3, #1
 80041da:	069b      	lsls	r3, r3, #26
 80041dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d109      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x50c>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	0e9b      	lsrs	r3, r3, #26
 80041f2:	3301      	adds	r3, #1
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	2101      	movs	r1, #1
 80041fa:	fa01 f303 	lsl.w	r3, r1, r3
 80041fe:	e017      	b.n	8004230 <HAL_ADC_ConfigChannel+0x53c>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004206:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004208:	fa93 f3a3 	rbit	r3, r3
 800420c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800420e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004210:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004212:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004218:	2320      	movs	r3, #32
 800421a:	e003      	b.n	8004224 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 800421c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800421e:	fab3 f383 	clz	r3, r3
 8004222:	b2db      	uxtb	r3, r3
 8004224:	3301      	adds	r3, #1
 8004226:	f003 031f 	and.w	r3, r3, #31
 800422a:	2101      	movs	r1, #1
 800422c:	fa01 f303 	lsl.w	r3, r1, r3
 8004230:	ea42 0103 	orr.w	r1, r2, r3
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10a      	bne.n	8004256 <HAL_ADC_ConfigChannel+0x562>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	0e9b      	lsrs	r3, r3, #26
 8004246:	3301      	adds	r3, #1
 8004248:	f003 021f 	and.w	r2, r3, #31
 800424c:	4613      	mov	r3, r2
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	4413      	add	r3, r2
 8004252:	051b      	lsls	r3, r3, #20
 8004254:	e018      	b.n	8004288 <HAL_ADC_ConfigChannel+0x594>
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800425e:	fa93 f3a3 	rbit	r3, r3
 8004262:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004266:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800426e:	2320      	movs	r3, #32
 8004270:	e003      	b.n	800427a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004274:	fab3 f383 	clz	r3, r3
 8004278:	b2db      	uxtb	r3, r3
 800427a:	3301      	adds	r3, #1
 800427c:	f003 021f 	and.w	r2, r3, #31
 8004280:	4613      	mov	r3, r2
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	4413      	add	r3, r2
 8004286:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004288:	430b      	orrs	r3, r1
 800428a:	e080      	b.n	800438e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004294:	2b00      	cmp	r3, #0
 8004296:	d107      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x5b4>
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	0e9b      	lsrs	r3, r3, #26
 800429e:	3301      	adds	r3, #1
 80042a0:	069b      	lsls	r3, r3, #26
 80042a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042a6:	e015      	b.n	80042d4 <HAL_ADC_ConfigChannel+0x5e0>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042b0:	fa93 f3a3 	rbit	r3, r3
 80042b4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80042b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80042ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80042c0:	2320      	movs	r3, #32
 80042c2:	e003      	b.n	80042cc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80042c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c6:	fab3 f383 	clz	r3, r3
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	3301      	adds	r3, #1
 80042ce:	069b      	lsls	r3, r3, #26
 80042d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d109      	bne.n	80042f4 <HAL_ADC_ConfigChannel+0x600>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	0e9b      	lsrs	r3, r3, #26
 80042e6:	3301      	adds	r3, #1
 80042e8:	f003 031f 	and.w	r3, r3, #31
 80042ec:	2101      	movs	r1, #1
 80042ee:	fa01 f303 	lsl.w	r3, r1, r3
 80042f2:	e017      	b.n	8004324 <HAL_ADC_ConfigChannel+0x630>
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	fa93 f3a3 	rbit	r3, r3
 8004300:	61fb      	str	r3, [r7, #28]
  return result;
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 800430c:	2320      	movs	r3, #32
 800430e:	e003      	b.n	8004318 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004312:	fab3 f383 	clz	r3, r3
 8004316:	b2db      	uxtb	r3, r3
 8004318:	3301      	adds	r3, #1
 800431a:	f003 031f 	and.w	r3, r3, #31
 800431e:	2101      	movs	r1, #1
 8004320:	fa01 f303 	lsl.w	r3, r1, r3
 8004324:	ea42 0103 	orr.w	r1, r2, r3
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10d      	bne.n	8004350 <HAL_ADC_ConfigChannel+0x65c>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	0e9b      	lsrs	r3, r3, #26
 800433a:	3301      	adds	r3, #1
 800433c:	f003 021f 	and.w	r2, r3, #31
 8004340:	4613      	mov	r3, r2
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	4413      	add	r3, r2
 8004346:	3b1e      	subs	r3, #30
 8004348:	051b      	lsls	r3, r3, #20
 800434a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800434e:	e01d      	b.n	800438c <HAL_ADC_ConfigChannel+0x698>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	fa93 f3a3 	rbit	r3, r3
 800435c:	613b      	str	r3, [r7, #16]
  return result;
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d103      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004368:	2320      	movs	r3, #32
 800436a:	e005      	b.n	8004378 <HAL_ADC_ConfigChannel+0x684>
 800436c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	fab3 f383 	clz	r3, r3
 8004376:	b2db      	uxtb	r3, r3
 8004378:	3301      	adds	r3, #1
 800437a:	f003 021f 	and.w	r2, r3, #31
 800437e:	4613      	mov	r3, r2
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	4413      	add	r3, r2
 8004384:	3b1e      	subs	r3, #30
 8004386:	051b      	lsls	r3, r3, #20
 8004388:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800438c:	430b      	orrs	r3, r1
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	6892      	ldr	r2, [r2, #8]
 8004392:	4619      	mov	r1, r3
 8004394:	f7ff f978 	bl	8003688 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	4b44      	ldr	r3, [pc, #272]	; (80044b0 <HAL_ADC_ConfigChannel+0x7bc>)
 800439e:	4013      	ands	r3, r2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d07a      	beq.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043a4:	4843      	ldr	r0, [pc, #268]	; (80044b4 <HAL_ADC_ConfigChannel+0x7c0>)
 80043a6:	f7ff f8cd 	bl	8003544 <LL_ADC_GetCommonPathInternalCh>
 80043aa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a41      	ldr	r2, [pc, #260]	; (80044b8 <HAL_ADC_ConfigChannel+0x7c4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d12c      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80043b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d126      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a3c      	ldr	r2, [pc, #240]	; (80044bc <HAL_ADC_ConfigChannel+0x7c8>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d004      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0x6e4>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a3b      	ldr	r2, [pc, #236]	; (80044c0 <HAL_ADC_ConfigChannel+0x7cc>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d15d      	bne.n	8004494 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80043e0:	4619      	mov	r1, r3
 80043e2:	4834      	ldr	r0, [pc, #208]	; (80044b4 <HAL_ADC_ConfigChannel+0x7c0>)
 80043e4:	f7ff f89b 	bl	800351e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043e8:	4b36      	ldr	r3, [pc, #216]	; (80044c4 <HAL_ADC_ConfigChannel+0x7d0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	099b      	lsrs	r3, r3, #6
 80043ee:	4a36      	ldr	r2, [pc, #216]	; (80044c8 <HAL_ADC_ConfigChannel+0x7d4>)
 80043f0:	fba2 2303 	umull	r2, r3, r2, r3
 80043f4:	099b      	lsrs	r3, r3, #6
 80043f6:	1c5a      	adds	r2, r3, #1
 80043f8:	4613      	mov	r3, r2
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	4413      	add	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004402:	e002      	b.n	800440a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3b01      	subs	r3, #1
 8004408:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f9      	bne.n	8004404 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004410:	e040      	b.n	8004494 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a2d      	ldr	r2, [pc, #180]	; (80044cc <HAL_ADC_ConfigChannel+0x7d8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d118      	bne.n	800444e <HAL_ADC_ConfigChannel+0x75a>
 800441c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004420:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d112      	bne.n	800444e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a23      	ldr	r2, [pc, #140]	; (80044bc <HAL_ADC_ConfigChannel+0x7c8>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d004      	beq.n	800443c <HAL_ADC_ConfigChannel+0x748>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a22      	ldr	r2, [pc, #136]	; (80044c0 <HAL_ADC_ConfigChannel+0x7cc>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d12d      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800443c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004440:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004444:	4619      	mov	r1, r3
 8004446:	481b      	ldr	r0, [pc, #108]	; (80044b4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004448:	f7ff f869 	bl	800351e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800444c:	e024      	b.n	8004498 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1f      	ldr	r2, [pc, #124]	; (80044d0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d120      	bne.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004458:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800445c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d11a      	bne.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a14      	ldr	r2, [pc, #80]	; (80044bc <HAL_ADC_ConfigChannel+0x7c8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d115      	bne.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800446e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004472:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004476:	4619      	mov	r1, r3
 8004478:	480e      	ldr	r0, [pc, #56]	; (80044b4 <HAL_ADC_ConfigChannel+0x7c0>)
 800447a:	f7ff f850 	bl	800351e <LL_ADC_SetCommonPathInternalCh>
 800447e:	e00c      	b.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004484:	f043 0220 	orr.w	r2, r3, #32
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004492:	e002      	b.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004494:	bf00      	nop
 8004496:	e000      	b.n	800449a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004498:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80044a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	37d8      	adds	r7, #216	; 0xd8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	80080000 	.word	0x80080000
 80044b4:	50040300 	.word	0x50040300
 80044b8:	c7520000 	.word	0xc7520000
 80044bc:	50040000 	.word	0x50040000
 80044c0:	50040200 	.word	0x50040200
 80044c4:	20000094 	.word	0x20000094
 80044c8:	053e2d63 	.word	0x053e2d63
 80044cc:	cb840000 	.word	0xcb840000
 80044d0:	80000001 	.word	0x80000001

080044d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7ff f991 	bl	8003808 <LL_ADC_IsEnabled>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d14d      	bne.n	8004588 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	4b28      	ldr	r3, [pc, #160]	; (8004594 <ADC_Enable+0xc0>)
 80044f4:	4013      	ands	r3, r2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00d      	beq.n	8004516 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	f043 0210 	orr.w	r2, r3, #16
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450a:	f043 0201 	orr.w	r2, r3, #1
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e039      	b.n	800458a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff f960 	bl	80037e0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004520:	f7fe ffba 	bl	8003498 <HAL_GetTick>
 8004524:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004526:	e028      	b.n	800457a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff f96b 	bl	8003808 <LL_ADC_IsEnabled>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d104      	bne.n	8004542 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff f94f 	bl	80037e0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004542:	f7fe ffa9 	bl	8003498 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d914      	bls.n	800457a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b01      	cmp	r3, #1
 800455c:	d00d      	beq.n	800457a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004562:	f043 0210 	orr.w	r2, r3, #16
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800456e:	f043 0201 	orr.w	r2, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e007      	b.n	800458a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	2b01      	cmp	r3, #1
 8004586:	d1cf      	bne.n	8004528 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	8000003f 	.word	0x8000003f

08004598 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045aa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d14b      	bne.n	800464a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d021      	beq.n	8004610 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff f81a 	bl	800360a <LL_ADC_REG_IsTriggerSourceSWStart>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d032      	beq.n	8004642 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d12b      	bne.n	8004642 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d11f      	bne.n	8004642 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	f043 0201 	orr.w	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	655a      	str	r2, [r3, #84]	; 0x54
 800460e:	e018      	b.n	8004642 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d111      	bne.n	8004642 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800462e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d105      	bne.n	8004642 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463a:	f043 0201 	orr.w	r2, r3, #1
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f7ff fb38 	bl	8003cb8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004648:	e00e      	b.n	8004668 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464e:	f003 0310 	and.w	r3, r3, #16
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f7ff fb42 	bl	8003ce0 <HAL_ADC_ErrorCallback>
}
 800465c:	e004      	b.n	8004668 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	4798      	blx	r3
}
 8004668:	bf00      	nop
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7ff fb24 	bl	8003ccc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004684:	bf00      	nop
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004698:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800469e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046aa:	f043 0204 	orr.w	r2, r3, #4
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f7ff fb14 	bl	8003ce0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80046b8:	bf00      	nop
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <LL_ADC_IsEnabled>:
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <LL_ADC_IsEnabled+0x18>
 80046d4:	2301      	movs	r3, #1
 80046d6:	e000      	b.n	80046da <LL_ADC_IsEnabled+0x1a>
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d101      	bne.n	80046fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80046fa:	2301      	movs	r3, #1
 80046fc:	e000      	b.n	8004700 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800470c:	b590      	push	{r4, r7, lr}
 800470e:	b09f      	sub	sp, #124	; 0x7c
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004722:	2b01      	cmp	r3, #1
 8004724:	d101      	bne.n	800472a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004726:	2302      	movs	r3, #2
 8004728:	e093      	b.n	8004852 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004732:	2300      	movs	r3, #0
 8004734:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004736:	2300      	movs	r3, #0
 8004738:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a47      	ldr	r2, [pc, #284]	; (800485c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d102      	bne.n	800474a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004744:	4b46      	ldr	r3, [pc, #280]	; (8004860 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004746:	60bb      	str	r3, [r7, #8]
 8004748:	e001      	b.n	800474e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800474a:	2300      	movs	r3, #0
 800474c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10b      	bne.n	800476c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004758:	f043 0220 	orr.w	r2, r3, #32
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e072      	b.n	8004852 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff ffb9 	bl	80046e6 <LL_ADC_REG_IsConversionOngoing>
 8004774:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff ffb3 	bl	80046e6 <LL_ADC_REG_IsConversionOngoing>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d154      	bne.n	8004830 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004786:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004788:	2b00      	cmp	r3, #0
 800478a:	d151      	bne.n	8004830 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800478c:	4b35      	ldr	r3, [pc, #212]	; (8004864 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800478e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d02c      	beq.n	80047f2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	6859      	ldr	r1, [r3, #4]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80047aa:	035b      	lsls	r3, r3, #13
 80047ac:	430b      	orrs	r3, r1
 80047ae:	431a      	orrs	r2, r3
 80047b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047b2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047b4:	4829      	ldr	r0, [pc, #164]	; (800485c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80047b6:	f7ff ff83 	bl	80046c0 <LL_ADC_IsEnabled>
 80047ba:	4604      	mov	r4, r0
 80047bc:	4828      	ldr	r0, [pc, #160]	; (8004860 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80047be:	f7ff ff7f 	bl	80046c0 <LL_ADC_IsEnabled>
 80047c2:	4603      	mov	r3, r0
 80047c4:	431c      	orrs	r4, r3
 80047c6:	4828      	ldr	r0, [pc, #160]	; (8004868 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80047c8:	f7ff ff7a 	bl	80046c0 <LL_ADC_IsEnabled>
 80047cc:	4603      	mov	r3, r0
 80047ce:	4323      	orrs	r3, r4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d137      	bne.n	8004844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80047d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80047dc:	f023 030f 	bic.w	r3, r3, #15
 80047e0:	683a      	ldr	r2, [r7, #0]
 80047e2:	6811      	ldr	r1, [r2, #0]
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	6892      	ldr	r2, [r2, #8]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	431a      	orrs	r2, r3
 80047ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ee:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047f0:	e028      	b.n	8004844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80047f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047fc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047fe:	4817      	ldr	r0, [pc, #92]	; (800485c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004800:	f7ff ff5e 	bl	80046c0 <LL_ADC_IsEnabled>
 8004804:	4604      	mov	r4, r0
 8004806:	4816      	ldr	r0, [pc, #88]	; (8004860 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004808:	f7ff ff5a 	bl	80046c0 <LL_ADC_IsEnabled>
 800480c:	4603      	mov	r3, r0
 800480e:	431c      	orrs	r4, r3
 8004810:	4815      	ldr	r0, [pc, #84]	; (8004868 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004812:	f7ff ff55 	bl	80046c0 <LL_ADC_IsEnabled>
 8004816:	4603      	mov	r3, r0
 8004818:	4323      	orrs	r3, r4
 800481a:	2b00      	cmp	r3, #0
 800481c:	d112      	bne.n	8004844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800481e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004826:	f023 030f 	bic.w	r3, r3, #15
 800482a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800482c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800482e:	e009      	b.n	8004844 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004834:	f043 0220 	orr.w	r2, r3, #32
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004842:	e000      	b.n	8004846 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004844:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800484e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004852:	4618      	mov	r0, r3
 8004854:	377c      	adds	r7, #124	; 0x7c
 8004856:	46bd      	mov	sp, r7
 8004858:	bd90      	pop	{r4, r7, pc}
 800485a:	bf00      	nop
 800485c:	50040000 	.word	0x50040000
 8004860:	50040100 	.word	0x50040100
 8004864:	50040300 	.word	0x50040300
 8004868:	50040200 	.word	0x50040200

0800486c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800487c:	4b0c      	ldr	r3, [pc, #48]	; (80048b0 <__NVIC_SetPriorityGrouping+0x44>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004888:	4013      	ands	r3, r2
 800488a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004894:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800489c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800489e:	4a04      	ldr	r2, [pc, #16]	; (80048b0 <__NVIC_SetPriorityGrouping+0x44>)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	60d3      	str	r3, [r2, #12]
}
 80048a4:	bf00      	nop
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	e000ed00 	.word	0xe000ed00

080048b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048b4:	b480      	push	{r7}
 80048b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048b8:	4b04      	ldr	r3, [pc, #16]	; (80048cc <__NVIC_GetPriorityGrouping+0x18>)
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	0a1b      	lsrs	r3, r3, #8
 80048be:	f003 0307 	and.w	r3, r3, #7
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	db0b      	blt.n	80048fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048e2:	79fb      	ldrb	r3, [r7, #7]
 80048e4:	f003 021f 	and.w	r2, r3, #31
 80048e8:	4907      	ldr	r1, [pc, #28]	; (8004908 <__NVIC_EnableIRQ+0x38>)
 80048ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	2001      	movs	r0, #1
 80048f2:	fa00 f202 	lsl.w	r2, r0, r2
 80048f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	e000e100 	.word	0xe000e100

0800490c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	4603      	mov	r3, r0
 8004914:	6039      	str	r1, [r7, #0]
 8004916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491c:	2b00      	cmp	r3, #0
 800491e:	db0a      	blt.n	8004936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	b2da      	uxtb	r2, r3
 8004924:	490c      	ldr	r1, [pc, #48]	; (8004958 <__NVIC_SetPriority+0x4c>)
 8004926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492a:	0112      	lsls	r2, r2, #4
 800492c:	b2d2      	uxtb	r2, r2
 800492e:	440b      	add	r3, r1
 8004930:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004934:	e00a      	b.n	800494c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	b2da      	uxtb	r2, r3
 800493a:	4908      	ldr	r1, [pc, #32]	; (800495c <__NVIC_SetPriority+0x50>)
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	3b04      	subs	r3, #4
 8004944:	0112      	lsls	r2, r2, #4
 8004946:	b2d2      	uxtb	r2, r2
 8004948:	440b      	add	r3, r1
 800494a:	761a      	strb	r2, [r3, #24]
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	e000e100 	.word	0xe000e100
 800495c:	e000ed00 	.word	0xe000ed00

08004960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004960:	b480      	push	{r7}
 8004962:	b089      	sub	sp, #36	; 0x24
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	f1c3 0307 	rsb	r3, r3, #7
 800497a:	2b04      	cmp	r3, #4
 800497c:	bf28      	it	cs
 800497e:	2304      	movcs	r3, #4
 8004980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	3304      	adds	r3, #4
 8004986:	2b06      	cmp	r3, #6
 8004988:	d902      	bls.n	8004990 <NVIC_EncodePriority+0x30>
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	3b03      	subs	r3, #3
 800498e:	e000      	b.n	8004992 <NVIC_EncodePriority+0x32>
 8004990:	2300      	movs	r3, #0
 8004992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004994:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	fa02 f303 	lsl.w	r3, r2, r3
 800499e:	43da      	mvns	r2, r3
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	401a      	ands	r2, r3
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	fa01 f303 	lsl.w	r3, r1, r3
 80049b2:	43d9      	mvns	r1, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049b8:	4313      	orrs	r3, r2
         );
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3724      	adds	r7, #36	; 0x24
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b082      	sub	sp, #8
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f7ff ff4c 	bl	800486c <__NVIC_SetPriorityGrouping>
}
 80049d4:	bf00      	nop
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
 80049e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049ee:	f7ff ff61 	bl	80048b4 <__NVIC_GetPriorityGrouping>
 80049f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	68b9      	ldr	r1, [r7, #8]
 80049f8:	6978      	ldr	r0, [r7, #20]
 80049fa:	f7ff ffb1 	bl	8004960 <NVIC_EncodePriority>
 80049fe:	4602      	mov	r2, r0
 8004a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a04:	4611      	mov	r1, r2
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff ff80 	bl	800490c <__NVIC_SetPriority>
}
 8004a0c:	bf00      	nop
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff ff54 	bl	80048d0 <__NVIC_EnableIRQ>
}
 8004a28:	bf00      	nop
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e098      	b.n	8004b74 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	461a      	mov	r2, r3
 8004a48:	4b4d      	ldr	r3, [pc, #308]	; (8004b80 <HAL_DMA_Init+0x150>)
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d80f      	bhi.n	8004a6e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	461a      	mov	r2, r3
 8004a54:	4b4b      	ldr	r3, [pc, #300]	; (8004b84 <HAL_DMA_Init+0x154>)
 8004a56:	4413      	add	r3, r2
 8004a58:	4a4b      	ldr	r2, [pc, #300]	; (8004b88 <HAL_DMA_Init+0x158>)
 8004a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5e:	091b      	lsrs	r3, r3, #4
 8004a60:	009a      	lsls	r2, r3, #2
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a48      	ldr	r2, [pc, #288]	; (8004b8c <HAL_DMA_Init+0x15c>)
 8004a6a:	641a      	str	r2, [r3, #64]	; 0x40
 8004a6c:	e00e      	b.n	8004a8c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	4b46      	ldr	r3, [pc, #280]	; (8004b90 <HAL_DMA_Init+0x160>)
 8004a76:	4413      	add	r3, r2
 8004a78:	4a43      	ldr	r2, [pc, #268]	; (8004b88 <HAL_DMA_Init+0x158>)
 8004a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7e:	091b      	lsrs	r3, r3, #4
 8004a80:	009a      	lsls	r2, r3, #2
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a42      	ldr	r2, [pc, #264]	; (8004b94 <HAL_DMA_Init+0x164>)
 8004a8a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aa6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ac8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ae6:	d039      	beq.n	8004b5c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	4a27      	ldr	r2, [pc, #156]	; (8004b8c <HAL_DMA_Init+0x15c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d11a      	bne.n	8004b28 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004af2:	4b29      	ldr	r3, [pc, #164]	; (8004b98 <HAL_DMA_Init+0x168>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afa:	f003 031c 	and.w	r3, r3, #28
 8004afe:	210f      	movs	r1, #15
 8004b00:	fa01 f303 	lsl.w	r3, r1, r3
 8004b04:	43db      	mvns	r3, r3
 8004b06:	4924      	ldr	r1, [pc, #144]	; (8004b98 <HAL_DMA_Init+0x168>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004b0c:	4b22      	ldr	r3, [pc, #136]	; (8004b98 <HAL_DMA_Init+0x168>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6859      	ldr	r1, [r3, #4]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b18:	f003 031c 	and.w	r3, r3, #28
 8004b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b20:	491d      	ldr	r1, [pc, #116]	; (8004b98 <HAL_DMA_Init+0x168>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	600b      	str	r3, [r1, #0]
 8004b26:	e019      	b.n	8004b5c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004b28:	4b1c      	ldr	r3, [pc, #112]	; (8004b9c <HAL_DMA_Init+0x16c>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b30:	f003 031c 	and.w	r3, r3, #28
 8004b34:	210f      	movs	r1, #15
 8004b36:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3a:	43db      	mvns	r3, r3
 8004b3c:	4917      	ldr	r1, [pc, #92]	; (8004b9c <HAL_DMA_Init+0x16c>)
 8004b3e:	4013      	ands	r3, r2
 8004b40:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004b42:	4b16      	ldr	r3, [pc, #88]	; (8004b9c <HAL_DMA_Init+0x16c>)
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6859      	ldr	r1, [r3, #4]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4e:	f003 031c 	and.w	r3, r3, #28
 8004b52:	fa01 f303 	lsl.w	r3, r1, r3
 8004b56:	4911      	ldr	r1, [pc, #68]	; (8004b9c <HAL_DMA_Init+0x16c>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	40020407 	.word	0x40020407
 8004b84:	bffdfff8 	.word	0xbffdfff8
 8004b88:	cccccccd 	.word	0xcccccccd
 8004b8c:	40020000 	.word	0x40020000
 8004b90:	bffdfbf8 	.word	0xbffdfbf8
 8004b94:	40020400 	.word	0x40020400
 8004b98:	400200a8 	.word	0x400200a8
 8004b9c:	400204a8 	.word	0x400204a8

08004ba0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d101      	bne.n	8004bc0 <HAL_DMA_Start_IT+0x20>
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	e04b      	b.n	8004c58 <HAL_DMA_Start_IT+0xb8>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d13a      	bne.n	8004c4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0201 	bic.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	68b9      	ldr	r1, [r7, #8]
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 f921 	bl	8004e40 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d008      	beq.n	8004c18 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 020e 	orr.w	r2, r2, #14
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	e00f      	b.n	8004c38 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0204 	bic.w	r2, r2, #4
 8004c26:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 020a 	orr.w	r2, r2, #10
 8004c36:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e005      	b.n	8004c56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d005      	beq.n	8004c84 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	73fb      	strb	r3, [r7, #15]
 8004c82:	e029      	b.n	8004cd8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 020e 	bic.w	r2, r2, #14
 8004c92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f022 0201 	bic.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca8:	f003 021c 	and.w	r2, r3, #28
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb0:	2101      	movs	r1, #1
 8004cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8004cb6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	4798      	blx	r3
    }
  }
  return status;
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfe:	f003 031c 	and.w	r3, r3, #28
 8004d02:	2204      	movs	r2, #4
 8004d04:	409a      	lsls	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d026      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x7a>
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d021      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0320 	and.w	r3, r3, #32
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d107      	bne.n	8004d36 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0204 	bic.w	r2, r2, #4
 8004d34:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3a:	f003 021c 	and.w	r2, r3, #28
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d42:	2104      	movs	r1, #4
 8004d44:	fa01 f202 	lsl.w	r2, r1, r2
 8004d48:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d071      	beq.n	8004e36 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004d5a:	e06c      	b.n	8004e36 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d60:	f003 031c 	and.w	r3, r3, #28
 8004d64:	2202      	movs	r2, #2
 8004d66:	409a      	lsls	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d02e      	beq.n	8004dce <HAL_DMA_IRQHandler+0xec>
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d029      	beq.n	8004dce <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0320 	and.w	r3, r3, #32
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d10b      	bne.n	8004da0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 020a 	bic.w	r2, r2, #10
 8004d96:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da4:	f003 021c 	and.w	r2, r3, #28
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dac:	2102      	movs	r1, #2
 8004dae:	fa01 f202 	lsl.w	r2, r1, r2
 8004db2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d038      	beq.n	8004e36 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004dcc:	e033      	b.n	8004e36 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd2:	f003 031c 	and.w	r3, r3, #28
 8004dd6:	2208      	movs	r2, #8
 8004dd8:	409a      	lsls	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d02a      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x156>
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f003 0308 	and.w	r3, r3, #8
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d025      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 020e 	bic.w	r2, r2, #14
 8004dfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e00:	f003 021c 	and.w	r2, r3, #28
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e08:	2101      	movs	r1, #1
 8004e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d004      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004e36:	bf00      	nop
 8004e38:	bf00      	nop
}
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e52:	f003 021c 	and.w	r2, r3, #28
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2b10      	cmp	r3, #16
 8004e70:	d108      	bne.n	8004e84 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e82:	e007      	b.n	8004e94 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	60da      	str	r2, [r3, #12]
}
 8004e94:	bf00      	nop
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b087      	sub	sp, #28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004eae:	e17f      	b.n	80051b0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f000 8171 	beq.w	80051aa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d00b      	beq.n	8004ee8 <HAL_GPIO_Init+0x48>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d007      	beq.n	8004ee8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004edc:	2b11      	cmp	r3, #17
 8004ede:	d003      	beq.n	8004ee8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b12      	cmp	r3, #18
 8004ee6:	d130      	bne.n	8004f4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	005b      	lsls	r3, r3, #1
 8004ef2:	2203      	movs	r2, #3
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4013      	ands	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f1e:	2201      	movs	r2, #1
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	43db      	mvns	r3, r3
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	091b      	lsrs	r3, r3, #4
 8004f34:	f003 0201 	and.w	r2, r3, #1
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d118      	bne.n	8004f88 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	43db      	mvns	r3, r3
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	08db      	lsrs	r3, r3, #3
 8004f72:	f003 0201 	and.w	r2, r3, #1
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	2203      	movs	r2, #3
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	43db      	mvns	r3, r3
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	689a      	ldr	r2, [r3, #8]
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d003      	beq.n	8004fc8 <HAL_GPIO_Init+0x128>
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b12      	cmp	r3, #18
 8004fc6:	d123      	bne.n	8005010 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	08da      	lsrs	r2, r3, #3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3208      	adds	r2, #8
 8004fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	220f      	movs	r2, #15
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	08da      	lsrs	r2, r3, #3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	3208      	adds	r2, #8
 800500a:	6939      	ldr	r1, [r7, #16]
 800500c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	2203      	movs	r2, #3
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4013      	ands	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 0203 	and.w	r2, r3, #3
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	4313      	orrs	r3, r2
 800503c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 80ac 	beq.w	80051aa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005052:	4b5f      	ldr	r3, [pc, #380]	; (80051d0 <HAL_GPIO_Init+0x330>)
 8005054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005056:	4a5e      	ldr	r2, [pc, #376]	; (80051d0 <HAL_GPIO_Init+0x330>)
 8005058:	f043 0301 	orr.w	r3, r3, #1
 800505c:	6613      	str	r3, [r2, #96]	; 0x60
 800505e:	4b5c      	ldr	r3, [pc, #368]	; (80051d0 <HAL_GPIO_Init+0x330>)
 8005060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	60bb      	str	r3, [r7, #8]
 8005068:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800506a:	4a5a      	ldr	r2, [pc, #360]	; (80051d4 <HAL_GPIO_Init+0x334>)
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	089b      	lsrs	r3, r3, #2
 8005070:	3302      	adds	r3, #2
 8005072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005076:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	220f      	movs	r2, #15
 8005082:	fa02 f303 	lsl.w	r3, r2, r3
 8005086:	43db      	mvns	r3, r3
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	4013      	ands	r3, r2
 800508c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005094:	d025      	beq.n	80050e2 <HAL_GPIO_Init+0x242>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a4f      	ldr	r2, [pc, #316]	; (80051d8 <HAL_GPIO_Init+0x338>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d01f      	beq.n	80050de <HAL_GPIO_Init+0x23e>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a4e      	ldr	r2, [pc, #312]	; (80051dc <HAL_GPIO_Init+0x33c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d019      	beq.n	80050da <HAL_GPIO_Init+0x23a>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a4d      	ldr	r2, [pc, #308]	; (80051e0 <HAL_GPIO_Init+0x340>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d013      	beq.n	80050d6 <HAL_GPIO_Init+0x236>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a4c      	ldr	r2, [pc, #304]	; (80051e4 <HAL_GPIO_Init+0x344>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d00d      	beq.n	80050d2 <HAL_GPIO_Init+0x232>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a4b      	ldr	r2, [pc, #300]	; (80051e8 <HAL_GPIO_Init+0x348>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d007      	beq.n	80050ce <HAL_GPIO_Init+0x22e>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a4a      	ldr	r2, [pc, #296]	; (80051ec <HAL_GPIO_Init+0x34c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d101      	bne.n	80050ca <HAL_GPIO_Init+0x22a>
 80050c6:	2306      	movs	r3, #6
 80050c8:	e00c      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050ca:	2307      	movs	r3, #7
 80050cc:	e00a      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050ce:	2305      	movs	r3, #5
 80050d0:	e008      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050d2:	2304      	movs	r3, #4
 80050d4:	e006      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050d6:	2303      	movs	r3, #3
 80050d8:	e004      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050da:	2302      	movs	r3, #2
 80050dc:	e002      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050de:	2301      	movs	r3, #1
 80050e0:	e000      	b.n	80050e4 <HAL_GPIO_Init+0x244>
 80050e2:	2300      	movs	r3, #0
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	f002 0203 	and.w	r2, r2, #3
 80050ea:	0092      	lsls	r2, r2, #2
 80050ec:	4093      	lsls	r3, r2
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050f4:	4937      	ldr	r1, [pc, #220]	; (80051d4 <HAL_GPIO_Init+0x334>)
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	089b      	lsrs	r3, r3, #2
 80050fa:	3302      	adds	r3, #2
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005102:	4b3b      	ldr	r3, [pc, #236]	; (80051f0 <HAL_GPIO_Init+0x350>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	43db      	mvns	r3, r3
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	4013      	ands	r3, r2
 8005110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4313      	orrs	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005126:	4a32      	ldr	r2, [pc, #200]	; (80051f0 <HAL_GPIO_Init+0x350>)
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800512c:	4b30      	ldr	r3, [pc, #192]	; (80051f0 <HAL_GPIO_Init+0x350>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	43db      	mvns	r3, r3
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	4013      	ands	r3, r2
 800513a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d003      	beq.n	8005150 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	4313      	orrs	r3, r2
 800514e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005150:	4a27      	ldr	r2, [pc, #156]	; (80051f0 <HAL_GPIO_Init+0x350>)
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005156:	4b26      	ldr	r3, [pc, #152]	; (80051f0 <HAL_GPIO_Init+0x350>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	43db      	mvns	r3, r3
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4013      	ands	r3, r2
 8005164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d003      	beq.n	800517a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	4313      	orrs	r3, r2
 8005178:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800517a:	4a1d      	ldr	r2, [pc, #116]	; (80051f0 <HAL_GPIO_Init+0x350>)
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005180:	4b1b      	ldr	r3, [pc, #108]	; (80051f0 <HAL_GPIO_Init+0x350>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	43db      	mvns	r3, r3
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4013      	ands	r3, r2
 800518e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80051a4:	4a12      	ldr	r2, [pc, #72]	; (80051f0 <HAL_GPIO_Init+0x350>)
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	3301      	adds	r3, #1
 80051ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	fa22 f303 	lsr.w	r3, r2, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f47f ae78 	bne.w	8004eb0 <HAL_GPIO_Init+0x10>
  }
}
 80051c0:	bf00      	nop
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40010000 	.word	0x40010000
 80051d8:	48000400 	.word	0x48000400
 80051dc:	48000800 	.word	0x48000800
 80051e0:	48000c00 	.word	0x48000c00
 80051e4:	48001000 	.word	0x48001000
 80051e8:	48001400 	.word	0x48001400
 80051ec:	48001800 	.word	0x48001800
 80051f0:	40010400 	.word	0x40010400

080051f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	460b      	mov	r3, r1
 80051fe:	807b      	strh	r3, [r7, #2]
 8005200:	4613      	mov	r3, r2
 8005202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005204:	787b      	ldrb	r3, [r7, #1]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800520a:	887a      	ldrh	r2, [r7, #2]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005210:	e002      	b.n	8005218 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005212:	887a      	ldrh	r2, [r7, #2]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e081      	b.n	800533a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d106      	bne.n	8005250 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fd fbe6 	bl	8002a1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2224      	movs	r2, #36	; 0x24
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 0201 	bic.w	r2, r2, #1
 8005266:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005274:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005284:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d107      	bne.n	800529e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800529a:	609a      	str	r2, [r3, #8]
 800529c:	e006      	b.n	80052ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80052aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d104      	bne.n	80052be <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68da      	ldr	r2, [r3, #12]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691a      	ldr	r2, [r3, #16]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	ea42 0103 	orr.w	r1, r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	021a      	lsls	r2, r3, #8
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	69d9      	ldr	r1, [r3, #28]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a1a      	ldr	r2, [r3, #32]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b20      	cmp	r3, #32
 8005356:	d138      	bne.n	80053ca <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800535e:	2b01      	cmp	r3, #1
 8005360:	d101      	bne.n	8005366 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005362:	2302      	movs	r3, #2
 8005364:	e032      	b.n	80053cc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2224      	movs	r2, #36	; 0x24
 8005372:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0201 	bic.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005394:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	6819      	ldr	r1, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f042 0201 	orr.w	r2, r2, #1
 80053b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2220      	movs	r2, #32
 80053ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	e000      	b.n	80053cc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80053ca:	2302      	movs	r3, #2
  }
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b20      	cmp	r3, #32
 80053ec:	d139      	bne.n	8005462 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d101      	bne.n	80053fc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80053f8:	2302      	movs	r3, #2
 80053fa:	e033      	b.n	8005464 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2224      	movs	r2, #36	; 0x24
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f022 0201 	bic.w	r2, r2, #1
 800541a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800542a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	4313      	orrs	r3, r2
 8005434:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0201 	orr.w	r2, r2, #1
 800544c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2220      	movs	r2, #32
 8005452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800545e:	2300      	movs	r3, #0
 8005460:	e000      	b.n	8005464 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005462:	2302      	movs	r3, #2
  }
}
 8005464:	4618      	mov	r0, r3
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005474:	4b04      	ldr	r3, [pc, #16]	; (8005488 <HAL_PWREx_GetVoltageRange+0x18>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800547c:	4618      	mov	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40007000 	.word	0x40007000

0800548c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800549a:	d130      	bne.n	80054fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800549c:	4b23      	ldr	r3, [pc, #140]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80054a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054a8:	d038      	beq.n	800551c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054aa:	4b20      	ldr	r3, [pc, #128]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80054b2:	4a1e      	ldr	r2, [pc, #120]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054ba:	4b1d      	ldr	r3, [pc, #116]	; (8005530 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2232      	movs	r2, #50	; 0x32
 80054c0:	fb02 f303 	mul.w	r3, r2, r3
 80054c4:	4a1b      	ldr	r2, [pc, #108]	; (8005534 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80054c6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ca:	0c9b      	lsrs	r3, r3, #18
 80054cc:	3301      	adds	r3, #1
 80054ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054d0:	e002      	b.n	80054d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	3b01      	subs	r3, #1
 80054d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054d8:	4b14      	ldr	r3, [pc, #80]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054e4:	d102      	bne.n	80054ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1f2      	bne.n	80054d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054ec:	4b0f      	ldr	r3, [pc, #60]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054f8:	d110      	bne.n	800551c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e00f      	b.n	800551e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80054fe:	4b0b      	ldr	r3, [pc, #44]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800550a:	d007      	beq.n	800551c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800550c:	4b07      	ldr	r3, [pc, #28]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005514:	4a05      	ldr	r2, [pc, #20]	; (800552c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800551a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40007000 	.word	0x40007000
 8005530:	20000094 	.word	0x20000094
 8005534:	431bde83 	.word	0x431bde83

08005538 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e3d4      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800554a:	4ba1      	ldr	r3, [pc, #644]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005554:	4b9e      	ldr	r3, [pc, #632]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f003 0303 	and.w	r3, r3, #3
 800555c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0310 	and.w	r3, r3, #16
 8005566:	2b00      	cmp	r3, #0
 8005568:	f000 80e4 	beq.w	8005734 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d007      	beq.n	8005582 <HAL_RCC_OscConfig+0x4a>
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	2b0c      	cmp	r3, #12
 8005576:	f040 808b 	bne.w	8005690 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	2b01      	cmp	r3, #1
 800557e:	f040 8087 	bne.w	8005690 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005582:	4b93      	ldr	r3, [pc, #588]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d005      	beq.n	800559a <HAL_RCC_OscConfig+0x62>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e3ac      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1a      	ldr	r2, [r3, #32]
 800559e:	4b8c      	ldr	r3, [pc, #560]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0308 	and.w	r3, r3, #8
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d004      	beq.n	80055b4 <HAL_RCC_OscConfig+0x7c>
 80055aa:	4b89      	ldr	r3, [pc, #548]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055b2:	e005      	b.n	80055c0 <HAL_RCC_OscConfig+0x88>
 80055b4:	4b86      	ldr	r3, [pc, #536]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055ba:	091b      	lsrs	r3, r3, #4
 80055bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d223      	bcs.n	800560c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f000 fd71 	bl	80060b0 <RCC_SetFlashLatencyFromMSIRange>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d001      	beq.n	80055d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e38d      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055d8:	4b7d      	ldr	r3, [pc, #500]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a7c      	ldr	r2, [pc, #496]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055de:	f043 0308 	orr.w	r3, r3, #8
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	4b7a      	ldr	r3, [pc, #488]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a1b      	ldr	r3, [r3, #32]
 80055f0:	4977      	ldr	r1, [pc, #476]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055f6:	4b76      	ldr	r3, [pc, #472]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	69db      	ldr	r3, [r3, #28]
 8005602:	021b      	lsls	r3, r3, #8
 8005604:	4972      	ldr	r1, [pc, #456]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005606:	4313      	orrs	r3, r2
 8005608:	604b      	str	r3, [r1, #4]
 800560a:	e025      	b.n	8005658 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800560c:	4b70      	ldr	r3, [pc, #448]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a6f      	ldr	r2, [pc, #444]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005612:	f043 0308 	orr.w	r3, r3, #8
 8005616:	6013      	str	r3, [r2, #0]
 8005618:	4b6d      	ldr	r3, [pc, #436]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a1b      	ldr	r3, [r3, #32]
 8005624:	496a      	ldr	r1, [pc, #424]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005626:	4313      	orrs	r3, r2
 8005628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800562a:	4b69      	ldr	r3, [pc, #420]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	69db      	ldr	r3, [r3, #28]
 8005636:	021b      	lsls	r3, r3, #8
 8005638:	4965      	ldr	r1, [pc, #404]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800563a:	4313      	orrs	r3, r2
 800563c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d109      	bne.n	8005658 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a1b      	ldr	r3, [r3, #32]
 8005648:	4618      	mov	r0, r3
 800564a:	f000 fd31 	bl	80060b0 <RCC_SetFlashLatencyFromMSIRange>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e34d      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005658:	f000 fc36 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 800565c:	4602      	mov	r2, r0
 800565e:	4b5c      	ldr	r3, [pc, #368]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	091b      	lsrs	r3, r3, #4
 8005664:	f003 030f 	and.w	r3, r3, #15
 8005668:	495a      	ldr	r1, [pc, #360]	; (80057d4 <HAL_RCC_OscConfig+0x29c>)
 800566a:	5ccb      	ldrb	r3, [r1, r3]
 800566c:	f003 031f 	and.w	r3, r3, #31
 8005670:	fa22 f303 	lsr.w	r3, r2, r3
 8005674:	4a58      	ldr	r2, [pc, #352]	; (80057d8 <HAL_RCC_OscConfig+0x2a0>)
 8005676:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005678:	4b58      	ldr	r3, [pc, #352]	; (80057dc <HAL_RCC_OscConfig+0x2a4>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4618      	mov	r0, r3
 800567e:	f7fd fd17 	bl	80030b0 <HAL_InitTick>
 8005682:	4603      	mov	r3, r0
 8005684:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d052      	beq.n	8005732 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800568c:	7bfb      	ldrb	r3, [r7, #15]
 800568e:	e331      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d032      	beq.n	80056fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005698:	4b4d      	ldr	r3, [pc, #308]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a4c      	ldr	r2, [pc, #304]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800569e:	f043 0301 	orr.w	r3, r3, #1
 80056a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056a4:	f7fd fef8 	bl	8003498 <HAL_GetTick>
 80056a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056aa:	e008      	b.n	80056be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056ac:	f7fd fef4 	bl	8003498 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e31a      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056be:	4b44      	ldr	r3, [pc, #272]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d0f0      	beq.n	80056ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056ca:	4b41      	ldr	r3, [pc, #260]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a40      	ldr	r2, [pc, #256]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056d0:	f043 0308 	orr.w	r3, r3, #8
 80056d4:	6013      	str	r3, [r2, #0]
 80056d6:	4b3e      	ldr	r3, [pc, #248]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	493b      	ldr	r1, [pc, #236]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056e8:	4b39      	ldr	r3, [pc, #228]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	69db      	ldr	r3, [r3, #28]
 80056f4:	021b      	lsls	r3, r3, #8
 80056f6:	4936      	ldr	r1, [pc, #216]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	604b      	str	r3, [r1, #4]
 80056fc:	e01a      	b.n	8005734 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80056fe:	4b34      	ldr	r3, [pc, #208]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a33      	ldr	r2, [pc, #204]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005704:	f023 0301 	bic.w	r3, r3, #1
 8005708:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800570a:	f7fd fec5 	bl	8003498 <HAL_GetTick>
 800570e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005710:	e008      	b.n	8005724 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005712:	f7fd fec1 	bl	8003498 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b02      	cmp	r3, #2
 800571e:	d901      	bls.n	8005724 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e2e7      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005724:	4b2a      	ldr	r3, [pc, #168]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0302 	and.w	r3, r3, #2
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1f0      	bne.n	8005712 <HAL_RCC_OscConfig+0x1da>
 8005730:	e000      	b.n	8005734 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005732:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	2b00      	cmp	r3, #0
 800573e:	d074      	beq.n	800582a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	2b08      	cmp	r3, #8
 8005744:	d005      	beq.n	8005752 <HAL_RCC_OscConfig+0x21a>
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	2b0c      	cmp	r3, #12
 800574a:	d10e      	bne.n	800576a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2b03      	cmp	r3, #3
 8005750:	d10b      	bne.n	800576a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005752:	4b1f      	ldr	r3, [pc, #124]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d064      	beq.n	8005828 <HAL_RCC_OscConfig+0x2f0>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d160      	bne.n	8005828 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e2c4      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005772:	d106      	bne.n	8005782 <HAL_RCC_OscConfig+0x24a>
 8005774:	4b16      	ldr	r3, [pc, #88]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a15      	ldr	r2, [pc, #84]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800577a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800577e:	6013      	str	r3, [r2, #0]
 8005780:	e01d      	b.n	80057be <HAL_RCC_OscConfig+0x286>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800578a:	d10c      	bne.n	80057a6 <HAL_RCC_OscConfig+0x26e>
 800578c:	4b10      	ldr	r3, [pc, #64]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a0f      	ldr	r2, [pc, #60]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 8005792:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	4b0d      	ldr	r3, [pc, #52]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a0c      	ldr	r2, [pc, #48]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 800579e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057a2:	6013      	str	r3, [r2, #0]
 80057a4:	e00b      	b.n	80057be <HAL_RCC_OscConfig+0x286>
 80057a6:	4b0a      	ldr	r3, [pc, #40]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a09      	ldr	r2, [pc, #36]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80057ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	4b07      	ldr	r3, [pc, #28]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a06      	ldr	r2, [pc, #24]	; (80057d0 <HAL_RCC_OscConfig+0x298>)
 80057b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057bc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d01c      	beq.n	8005800 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c6:	f7fd fe67 	bl	8003498 <HAL_GetTick>
 80057ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057cc:	e011      	b.n	80057f2 <HAL_RCC_OscConfig+0x2ba>
 80057ce:	bf00      	nop
 80057d0:	40021000 	.word	0x40021000
 80057d4:	08011a60 	.word	0x08011a60
 80057d8:	20000094 	.word	0x20000094
 80057dc:	20000098 	.word	0x20000098
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057e0:	f7fd fe5a 	bl	8003498 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	2b64      	cmp	r3, #100	; 0x64
 80057ec:	d901      	bls.n	80057f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e280      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057f2:	4baf      	ldr	r3, [pc, #700]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d0f0      	beq.n	80057e0 <HAL_RCC_OscConfig+0x2a8>
 80057fe:	e014      	b.n	800582a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005800:	f7fd fe4a 	bl	8003498 <HAL_GetTick>
 8005804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005806:	e008      	b.n	800581a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005808:	f7fd fe46 	bl	8003498 <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	2b64      	cmp	r3, #100	; 0x64
 8005814:	d901      	bls.n	800581a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e26c      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800581a:	4ba5      	ldr	r3, [pc, #660]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1f0      	bne.n	8005808 <HAL_RCC_OscConfig+0x2d0>
 8005826:	e000      	b.n	800582a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0302 	and.w	r3, r3, #2
 8005832:	2b00      	cmp	r3, #0
 8005834:	d060      	beq.n	80058f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	2b04      	cmp	r3, #4
 800583a:	d005      	beq.n	8005848 <HAL_RCC_OscConfig+0x310>
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	2b0c      	cmp	r3, #12
 8005840:	d119      	bne.n	8005876 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	2b02      	cmp	r3, #2
 8005846:	d116      	bne.n	8005876 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005848:	4b99      	ldr	r3, [pc, #612]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005850:	2b00      	cmp	r3, #0
 8005852:	d005      	beq.n	8005860 <HAL_RCC_OscConfig+0x328>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d101      	bne.n	8005860 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e249      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005860:	4b93      	ldr	r3, [pc, #588]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	061b      	lsls	r3, r3, #24
 800586e:	4990      	ldr	r1, [pc, #576]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005870:	4313      	orrs	r3, r2
 8005872:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005874:	e040      	b.n	80058f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d023      	beq.n	80058c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800587e:	4b8c      	ldr	r3, [pc, #560]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a8b      	ldr	r2, [pc, #556]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800588a:	f7fd fe05 	bl	8003498 <HAL_GetTick>
 800588e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005890:	e008      	b.n	80058a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005892:	f7fd fe01 	bl	8003498 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e227      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058a4:	4b82      	ldr	r3, [pc, #520]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d0f0      	beq.n	8005892 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058b0:	4b7f      	ldr	r3, [pc, #508]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	061b      	lsls	r3, r3, #24
 80058be:	497c      	ldr	r1, [pc, #496]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	604b      	str	r3, [r1, #4]
 80058c4:	e018      	b.n	80058f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058c6:	4b7a      	ldr	r3, [pc, #488]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a79      	ldr	r2, [pc, #484]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80058cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d2:	f7fd fde1 	bl	8003498 <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058d8:	e008      	b.n	80058ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058da:	f7fd fddd 	bl	8003498 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e203      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058ec:	4b70      	ldr	r3, [pc, #448]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1f0      	bne.n	80058da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0308 	and.w	r3, r3, #8
 8005900:	2b00      	cmp	r3, #0
 8005902:	d03c      	beq.n	800597e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01c      	beq.n	8005946 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800590c:	4b68      	ldr	r3, [pc, #416]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 800590e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005912:	4a67      	ldr	r2, [pc, #412]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005914:	f043 0301 	orr.w	r3, r3, #1
 8005918:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800591c:	f7fd fdbc 	bl	8003498 <HAL_GetTick>
 8005920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005922:	e008      	b.n	8005936 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005924:	f7fd fdb8 	bl	8003498 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e1de      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005936:	4b5e      	ldr	r3, [pc, #376]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0ef      	beq.n	8005924 <HAL_RCC_OscConfig+0x3ec>
 8005944:	e01b      	b.n	800597e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005946:	4b5a      	ldr	r3, [pc, #360]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005948:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800594c:	4a58      	ldr	r2, [pc, #352]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 800594e:	f023 0301 	bic.w	r3, r3, #1
 8005952:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005956:	f7fd fd9f 	bl	8003498 <HAL_GetTick>
 800595a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800595c:	e008      	b.n	8005970 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800595e:	f7fd fd9b 	bl	8003498 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	2b02      	cmp	r3, #2
 800596a:	d901      	bls.n	8005970 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e1c1      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005970:	4b4f      	ldr	r3, [pc, #316]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005972:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1ef      	bne.n	800595e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0304 	and.w	r3, r3, #4
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 80a6 	beq.w	8005ad8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800598c:	2300      	movs	r3, #0
 800598e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005990:	4b47      	ldr	r3, [pc, #284]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d10d      	bne.n	80059b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800599c:	4b44      	ldr	r3, [pc, #272]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 800599e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059a0:	4a43      	ldr	r2, [pc, #268]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80059a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059a6:	6593      	str	r3, [r2, #88]	; 0x58
 80059a8:	4b41      	ldr	r3, [pc, #260]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 80059aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b0:	60bb      	str	r3, [r7, #8]
 80059b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059b4:	2301      	movs	r3, #1
 80059b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059b8:	4b3e      	ldr	r3, [pc, #248]	; (8005ab4 <HAL_RCC_OscConfig+0x57c>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d118      	bne.n	80059f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059c4:	4b3b      	ldr	r3, [pc, #236]	; (8005ab4 <HAL_RCC_OscConfig+0x57c>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a3a      	ldr	r2, [pc, #232]	; (8005ab4 <HAL_RCC_OscConfig+0x57c>)
 80059ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059d0:	f7fd fd62 	bl	8003498 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059d8:	f7fd fd5e 	bl	8003498 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e184      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059ea:	4b32      	ldr	r3, [pc, #200]	; (8005ab4 <HAL_RCC_OscConfig+0x57c>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d0f0      	beq.n	80059d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d108      	bne.n	8005a10 <HAL_RCC_OscConfig+0x4d8>
 80059fe:	4b2c      	ldr	r3, [pc, #176]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a04:	4a2a      	ldr	r2, [pc, #168]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a06:	f043 0301 	orr.w	r3, r3, #1
 8005a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a0e:	e024      	b.n	8005a5a <HAL_RCC_OscConfig+0x522>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	2b05      	cmp	r3, #5
 8005a16:	d110      	bne.n	8005a3a <HAL_RCC_OscConfig+0x502>
 8005a18:	4b25      	ldr	r3, [pc, #148]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a1e:	4a24      	ldr	r2, [pc, #144]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a20:	f043 0304 	orr.w	r3, r3, #4
 8005a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a28:	4b21      	ldr	r3, [pc, #132]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a2e:	4a20      	ldr	r2, [pc, #128]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a30:	f043 0301 	orr.w	r3, r3, #1
 8005a34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a38:	e00f      	b.n	8005a5a <HAL_RCC_OscConfig+0x522>
 8005a3a:	4b1d      	ldr	r3, [pc, #116]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a40:	4a1b      	ldr	r2, [pc, #108]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a42:	f023 0301 	bic.w	r3, r3, #1
 8005a46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a4a:	4b19      	ldr	r3, [pc, #100]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a50:	4a17      	ldr	r2, [pc, #92]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a52:	f023 0304 	bic.w	r3, r3, #4
 8005a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d016      	beq.n	8005a90 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a62:	f7fd fd19 	bl	8003498 <HAL_GetTick>
 8005a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a68:	e00a      	b.n	8005a80 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a6a:	f7fd fd15 	bl	8003498 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e139      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a80:	4b0b      	ldr	r3, [pc, #44]	; (8005ab0 <HAL_RCC_OscConfig+0x578>)
 8005a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0ed      	beq.n	8005a6a <HAL_RCC_OscConfig+0x532>
 8005a8e:	e01a      	b.n	8005ac6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a90:	f7fd fd02 	bl	8003498 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a96:	e00f      	b.n	8005ab8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a98:	f7fd fcfe 	bl	8003498 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d906      	bls.n	8005ab8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e122      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
 8005aae:	bf00      	nop
 8005ab0:	40021000 	.word	0x40021000
 8005ab4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ab8:	4b90      	ldr	r3, [pc, #576]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e8      	bne.n	8005a98 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ac6:	7ffb      	ldrb	r3, [r7, #31]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d105      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005acc:	4b8b      	ldr	r3, [pc, #556]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ad0:	4a8a      	ldr	r2, [pc, #552]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005ad2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ad6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 8108 	beq.w	8005cf2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	f040 80d0 	bne.w	8005c8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005aec:	4b83      	ldr	r3, [pc, #524]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f003 0203 	and.w	r2, r3, #3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d130      	bne.n	8005b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d127      	bne.n	8005b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d11f      	bne.n	8005b62 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b2c:	2a07      	cmp	r2, #7
 8005b2e:	bf14      	ite	ne
 8005b30:	2201      	movne	r2, #1
 8005b32:	2200      	moveq	r2, #0
 8005b34:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d113      	bne.n	8005b62 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b44:	085b      	lsrs	r3, r3, #1
 8005b46:	3b01      	subs	r3, #1
 8005b48:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d109      	bne.n	8005b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	085b      	lsrs	r3, r3, #1
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d06e      	beq.n	8005c40 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	2b0c      	cmp	r3, #12
 8005b66:	d069      	beq.n	8005c3c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005b68:	4b64      	ldr	r3, [pc, #400]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d105      	bne.n	8005b80 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005b74:	4b61      	ldr	r3, [pc, #388]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d001      	beq.n	8005b84 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e0b7      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005b84:	4b5d      	ldr	r3, [pc, #372]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a5c      	ldr	r2, [pc, #368]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005b8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b8e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b90:	f7fd fc82 	bl	8003498 <HAL_GetTick>
 8005b94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b96:	e008      	b.n	8005baa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b98:	f7fd fc7e 	bl	8003498 <HAL_GetTick>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d901      	bls.n	8005baa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e0a4      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005baa:	4b54      	ldr	r3, [pc, #336]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1f0      	bne.n	8005b98 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bb6:	4b51      	ldr	r3, [pc, #324]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	4b51      	ldr	r3, [pc, #324]	; (8005d00 <HAL_RCC_OscConfig+0x7c8>)
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005bc6:	3a01      	subs	r2, #1
 8005bc8:	0112      	lsls	r2, r2, #4
 8005bca:	4311      	orrs	r1, r2
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005bd0:	0212      	lsls	r2, r2, #8
 8005bd2:	4311      	orrs	r1, r2
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005bd8:	0852      	lsrs	r2, r2, #1
 8005bda:	3a01      	subs	r2, #1
 8005bdc:	0552      	lsls	r2, r2, #21
 8005bde:	4311      	orrs	r1, r2
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005be4:	0852      	lsrs	r2, r2, #1
 8005be6:	3a01      	subs	r2, #1
 8005be8:	0652      	lsls	r2, r2, #25
 8005bea:	4311      	orrs	r1, r2
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bf0:	0912      	lsrs	r2, r2, #4
 8005bf2:	0452      	lsls	r2, r2, #17
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	4941      	ldr	r1, [pc, #260]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005bfc:	4b3f      	ldr	r3, [pc, #252]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a3e      	ldr	r2, [pc, #248]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c08:	4b3c      	ldr	r3, [pc, #240]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	4a3b      	ldr	r2, [pc, #236]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c14:	f7fd fc40 	bl	8003498 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c1a:	e008      	b.n	8005c2e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c1c:	f7fd fc3c 	bl	8003498 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d901      	bls.n	8005c2e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e062      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c2e:	4b33      	ldr	r3, [pc, #204]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d0f0      	beq.n	8005c1c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c3a:	e05a      	b.n	8005cf2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e059      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c40:	4b2e      	ldr	r3, [pc, #184]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d152      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005c4c:	4b2b      	ldr	r3, [pc, #172]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a2a      	ldr	r2, [pc, #168]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c58:	4b28      	ldr	r3, [pc, #160]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4a27      	ldr	r2, [pc, #156]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c64:	f7fd fc18 	bl	8003498 <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c6c:	f7fd fc14 	bl	8003498 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e03a      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c7e:	4b1f      	ldr	r3, [pc, #124]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d0f0      	beq.n	8005c6c <HAL_RCC_OscConfig+0x734>
 8005c8a:	e032      	b.n	8005cf2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	2b0c      	cmp	r3, #12
 8005c90:	d02d      	beq.n	8005cee <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c92:	4b1a      	ldr	r3, [pc, #104]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a19      	ldr	r2, [pc, #100]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005c98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c9c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005c9e:	4b17      	ldr	r3, [pc, #92]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d105      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005caa:	4b14      	ldr	r3, [pc, #80]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	4a13      	ldr	r2, [pc, #76]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005cb0:	f023 0303 	bic.w	r3, r3, #3
 8005cb4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005cb6:	4b11      	ldr	r3, [pc, #68]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	4a10      	ldr	r2, [pc, #64]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005cbc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cc4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc6:	f7fd fbe7 	bl	8003498 <HAL_GetTick>
 8005cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ccc:	e008      	b.n	8005ce0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cce:	f7fd fbe3 	bl	8003498 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e009      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ce0:	4b06      	ldr	r3, [pc, #24]	; (8005cfc <HAL_RCC_OscConfig+0x7c4>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1f0      	bne.n	8005cce <HAL_RCC_OscConfig+0x796>
 8005cec:	e001      	b.n	8005cf2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3720      	adds	r7, #32
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	40021000 	.word	0x40021000
 8005d00:	f99d808c 	.word	0xf99d808c

08005d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d101      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e0c8      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d18:	4b66      	ldr	r3, [pc, #408]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d910      	bls.n	8005d48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d26:	4b63      	ldr	r3, [pc, #396]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f023 0207 	bic.w	r2, r3, #7
 8005d2e:	4961      	ldr	r1, [pc, #388]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d36:	4b5f      	ldr	r3, [pc, #380]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d001      	beq.n	8005d48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e0b0      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0301 	and.w	r3, r3, #1
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d04c      	beq.n	8005dee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b03      	cmp	r3, #3
 8005d5a:	d107      	bne.n	8005d6c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d5c:	4b56      	ldr	r3, [pc, #344]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d121      	bne.n	8005dac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e09e      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d107      	bne.n	8005d84 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d74:	4b50      	ldr	r3, [pc, #320]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d115      	bne.n	8005dac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e092      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d107      	bne.n	8005d9c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d8c:	4b4a      	ldr	r3, [pc, #296]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d109      	bne.n	8005dac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e086      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d9c:	4b46      	ldr	r3, [pc, #280]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e07e      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005dac:	4b42      	ldr	r3, [pc, #264]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f023 0203 	bic.w	r2, r3, #3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	493f      	ldr	r1, [pc, #252]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dbe:	f7fd fb6b 	bl	8003498 <HAL_GetTick>
 8005dc2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dc4:	e00a      	b.n	8005ddc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dc6:	f7fd fb67 	bl	8003498 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d901      	bls.n	8005ddc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	e066      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ddc:	4b36      	ldr	r3, [pc, #216]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f003 020c 	and.w	r2, r3, #12
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d1eb      	bne.n	8005dc6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d008      	beq.n	8005e0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dfa:	4b2f      	ldr	r3, [pc, #188]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	492c      	ldr	r1, [pc, #176]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e0c:	4b29      	ldr	r3, [pc, #164]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d210      	bcs.n	8005e3c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e1a:	4b26      	ldr	r3, [pc, #152]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f023 0207 	bic.w	r2, r3, #7
 8005e22:	4924      	ldr	r1, [pc, #144]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e2a:	4b22      	ldr	r3, [pc, #136]	; (8005eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d001      	beq.n	8005e3c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e036      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e48:	4b1b      	ldr	r3, [pc, #108]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	4918      	ldr	r1, [pc, #96]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d009      	beq.n	8005e7a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e66:	4b14      	ldr	r3, [pc, #80]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	4910      	ldr	r1, [pc, #64]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e7a:	f000 f825 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	4b0d      	ldr	r3, [pc, #52]	; (8005eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	091b      	lsrs	r3, r3, #4
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	490c      	ldr	r1, [pc, #48]	; (8005ebc <HAL_RCC_ClockConfig+0x1b8>)
 8005e8c:	5ccb      	ldrb	r3, [r1, r3]
 8005e8e:	f003 031f 	and.w	r3, r3, #31
 8005e92:	fa22 f303 	lsr.w	r3, r2, r3
 8005e96:	4a0a      	ldr	r2, [pc, #40]	; (8005ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005e9a:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fd f906 	bl	80030b0 <HAL_InitTick>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	72fb      	strb	r3, [r7, #11]

  return status;
 8005ea8:	7afb      	ldrb	r3, [r7, #11]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40022000 	.word	0x40022000
 8005eb8:	40021000 	.word	0x40021000
 8005ebc:	08011a60 	.word	0x08011a60
 8005ec0:	20000094 	.word	0x20000094
 8005ec4:	20000098 	.word	0x20000098

08005ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b089      	sub	sp, #36	; 0x24
 8005ecc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	61fb      	str	r3, [r7, #28]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ed6:	4b3e      	ldr	r3, [pc, #248]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f003 030c 	and.w	r3, r3, #12
 8005ede:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ee0:	4b3b      	ldr	r3, [pc, #236]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f003 0303 	and.w	r3, r3, #3
 8005ee8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <HAL_RCC_GetSysClockFreq+0x34>
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	2b0c      	cmp	r3, #12
 8005ef4:	d121      	bne.n	8005f3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d11e      	bne.n	8005f3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005efc:	4b34      	ldr	r3, [pc, #208]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0308 	and.w	r3, r3, #8
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d107      	bne.n	8005f18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005f08:	4b31      	ldr	r3, [pc, #196]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f0e:	0a1b      	lsrs	r3, r3, #8
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	61fb      	str	r3, [r7, #28]
 8005f16:	e005      	b.n	8005f24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005f18:	4b2d      	ldr	r3, [pc, #180]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	091b      	lsrs	r3, r3, #4
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005f24:	4a2b      	ldr	r2, [pc, #172]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10d      	bne.n	8005f50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f38:	e00a      	b.n	8005f50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	2b04      	cmp	r3, #4
 8005f3e:	d102      	bne.n	8005f46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f40:	4b25      	ldr	r3, [pc, #148]	; (8005fd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f42:	61bb      	str	r3, [r7, #24]
 8005f44:	e004      	b.n	8005f50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	2b08      	cmp	r3, #8
 8005f4a:	d101      	bne.n	8005f50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f4c:	4b22      	ldr	r3, [pc, #136]	; (8005fd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b0c      	cmp	r3, #12
 8005f54:	d134      	bne.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f56:	4b1e      	ldr	r3, [pc, #120]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f003 0303 	and.w	r3, r3, #3
 8005f5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d003      	beq.n	8005f6e <HAL_RCC_GetSysClockFreq+0xa6>
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2b03      	cmp	r3, #3
 8005f6a:	d003      	beq.n	8005f74 <HAL_RCC_GetSysClockFreq+0xac>
 8005f6c:	e005      	b.n	8005f7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005f6e:	4b1a      	ldr	r3, [pc, #104]	; (8005fd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f70:	617b      	str	r3, [r7, #20]
      break;
 8005f72:	e005      	b.n	8005f80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005f74:	4b18      	ldr	r3, [pc, #96]	; (8005fd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f76:	617b      	str	r3, [r7, #20]
      break;
 8005f78:	e002      	b.n	8005f80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	617b      	str	r3, [r7, #20]
      break;
 8005f7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f80:	4b13      	ldr	r3, [pc, #76]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	091b      	lsrs	r3, r3, #4
 8005f86:	f003 0307 	and.w	r3, r3, #7
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f8e:	4b10      	ldr	r3, [pc, #64]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	0a1b      	lsrs	r3, r3, #8
 8005f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	fb02 f203 	mul.w	r2, r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005fa6:	4b0a      	ldr	r3, [pc, #40]	; (8005fd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	0e5b      	lsrs	r3, r3, #25
 8005fac:	f003 0303 	and.w	r3, r3, #3
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fbe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005fc0:	69bb      	ldr	r3, [r7, #24]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3724      	adds	r7, #36	; 0x24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	08011a78 	.word	0x08011a78
 8005fd8:	00f42400 	.word	0x00f42400

08005fdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fe0:	4b03      	ldr	r3, [pc, #12]	; (8005ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	20000094 	.word	0x20000094

08005ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ff8:	f7ff fff0 	bl	8005fdc <HAL_RCC_GetHCLKFreq>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	4b06      	ldr	r3, [pc, #24]	; (8006018 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	0a1b      	lsrs	r3, r3, #8
 8006004:	f003 0307 	and.w	r3, r3, #7
 8006008:	4904      	ldr	r1, [pc, #16]	; (800601c <HAL_RCC_GetPCLK1Freq+0x28>)
 800600a:	5ccb      	ldrb	r3, [r1, r3]
 800600c:	f003 031f 	and.w	r3, r3, #31
 8006010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006014:	4618      	mov	r0, r3
 8006016:	bd80      	pop	{r7, pc}
 8006018:	40021000 	.word	0x40021000
 800601c:	08011a70 	.word	0x08011a70

08006020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006024:	f7ff ffda 	bl	8005fdc <HAL_RCC_GetHCLKFreq>
 8006028:	4602      	mov	r2, r0
 800602a:	4b06      	ldr	r3, [pc, #24]	; (8006044 <HAL_RCC_GetPCLK2Freq+0x24>)
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	0adb      	lsrs	r3, r3, #11
 8006030:	f003 0307 	and.w	r3, r3, #7
 8006034:	4904      	ldr	r1, [pc, #16]	; (8006048 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006036:	5ccb      	ldrb	r3, [r1, r3]
 8006038:	f003 031f 	and.w	r3, r3, #31
 800603c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006040:	4618      	mov	r0, r3
 8006042:	bd80      	pop	{r7, pc}
 8006044:	40021000 	.word	0x40021000
 8006048:	08011a70 	.word	0x08011a70

0800604c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	220f      	movs	r2, #15
 800605a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800605c:	4b12      	ldr	r3, [pc, #72]	; (80060a8 <HAL_RCC_GetClockConfig+0x5c>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 0203 	and.w	r2, r3, #3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006068:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <HAL_RCC_GetClockConfig+0x5c>)
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006074:	4b0c      	ldr	r3, [pc, #48]	; (80060a8 <HAL_RCC_GetClockConfig+0x5c>)
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006080:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <HAL_RCC_GetClockConfig+0x5c>)
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	08db      	lsrs	r3, r3, #3
 8006086:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800608e:	4b07      	ldr	r3, [pc, #28]	; (80060ac <HAL_RCC_GetClockConfig+0x60>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0207 	and.w	r2, r3, #7
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	601a      	str	r2, [r3, #0]
}
 800609a:	bf00      	nop
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	40021000 	.word	0x40021000
 80060ac:	40022000 	.word	0x40022000

080060b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80060b8:	2300      	movs	r3, #0
 80060ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80060bc:	4b2a      	ldr	r3, [pc, #168]	; (8006168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80060c8:	f7ff f9d2 	bl	8005470 <HAL_PWREx_GetVoltageRange>
 80060cc:	6178      	str	r0, [r7, #20]
 80060ce:	e014      	b.n	80060fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80060d0:	4b25      	ldr	r3, [pc, #148]	; (8006168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060d4:	4a24      	ldr	r2, [pc, #144]	; (8006168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060da:	6593      	str	r3, [r2, #88]	; 0x58
 80060dc:	4b22      	ldr	r3, [pc, #136]	; (8006168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80060e8:	f7ff f9c2 	bl	8005470 <HAL_PWREx_GetVoltageRange>
 80060ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80060ee:	4b1e      	ldr	r3, [pc, #120]	; (8006168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060f2:	4a1d      	ldr	r2, [pc, #116]	; (8006168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006100:	d10b      	bne.n	800611a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b80      	cmp	r3, #128	; 0x80
 8006106:	d919      	bls.n	800613c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2ba0      	cmp	r3, #160	; 0xa0
 800610c:	d902      	bls.n	8006114 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800610e:	2302      	movs	r3, #2
 8006110:	613b      	str	r3, [r7, #16]
 8006112:	e013      	b.n	800613c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006114:	2301      	movs	r3, #1
 8006116:	613b      	str	r3, [r7, #16]
 8006118:	e010      	b.n	800613c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b80      	cmp	r3, #128	; 0x80
 800611e:	d902      	bls.n	8006126 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006120:	2303      	movs	r3, #3
 8006122:	613b      	str	r3, [r7, #16]
 8006124:	e00a      	b.n	800613c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b80      	cmp	r3, #128	; 0x80
 800612a:	d102      	bne.n	8006132 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800612c:	2302      	movs	r3, #2
 800612e:	613b      	str	r3, [r7, #16]
 8006130:	e004      	b.n	800613c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2b70      	cmp	r3, #112	; 0x70
 8006136:	d101      	bne.n	800613c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006138:	2301      	movs	r3, #1
 800613a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800613c:	4b0b      	ldr	r3, [pc, #44]	; (800616c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f023 0207 	bic.w	r2, r3, #7
 8006144:	4909      	ldr	r1, [pc, #36]	; (800616c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	4313      	orrs	r3, r2
 800614a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800614c:	4b07      	ldr	r3, [pc, #28]	; (800616c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0307 	and.w	r3, r3, #7
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	429a      	cmp	r2, r3
 8006158:	d001      	beq.n	800615e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e000      	b.n	8006160 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3718      	adds	r7, #24
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40021000 	.word	0x40021000
 800616c:	40022000 	.word	0x40022000

08006170 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006178:	2300      	movs	r3, #0
 800617a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800617c:	2300      	movs	r3, #0
 800617e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006188:	2b00      	cmp	r3, #0
 800618a:	d041      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006190:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006194:	d02a      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006196:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800619a:	d824      	bhi.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800619c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061a0:	d008      	beq.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80061a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061a6:	d81e      	bhi.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00a      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80061ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061b0:	d010      	beq.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80061b2:	e018      	b.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80061b4:	4b86      	ldr	r3, [pc, #536]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	4a85      	ldr	r2, [pc, #532]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061be:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061c0:	e015      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	3304      	adds	r3, #4
 80061c6:	2100      	movs	r1, #0
 80061c8:	4618      	mov	r0, r3
 80061ca:	f000 fabb 	bl	8006744 <RCCEx_PLLSAI1_Config>
 80061ce:	4603      	mov	r3, r0
 80061d0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061d2:	e00c      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	3320      	adds	r3, #32
 80061d8:	2100      	movs	r1, #0
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 fba6 	bl	800692c <RCCEx_PLLSAI2_Config>
 80061e0:	4603      	mov	r3, r0
 80061e2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061e4:	e003      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	74fb      	strb	r3, [r7, #19]
      break;
 80061ea:	e000      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80061ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061ee:	7cfb      	ldrb	r3, [r7, #19]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d10b      	bne.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061f4:	4b76      	ldr	r3, [pc, #472]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006202:	4973      	ldr	r1, [pc, #460]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006204:	4313      	orrs	r3, r2
 8006206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800620a:	e001      	b.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800620c:	7cfb      	ldrb	r3, [r7, #19]
 800620e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d041      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006220:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006224:	d02a      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006226:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800622a:	d824      	bhi.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800622c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006230:	d008      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006232:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006236:	d81e      	bhi.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00a      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800623c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006240:	d010      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006242:	e018      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006244:	4b62      	ldr	r3, [pc, #392]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	4a61      	ldr	r2, [pc, #388]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800624a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800624e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006250:	e015      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	3304      	adds	r3, #4
 8006256:	2100      	movs	r1, #0
 8006258:	4618      	mov	r0, r3
 800625a:	f000 fa73 	bl	8006744 <RCCEx_PLLSAI1_Config>
 800625e:	4603      	mov	r3, r0
 8006260:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006262:	e00c      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	3320      	adds	r3, #32
 8006268:	2100      	movs	r1, #0
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fb5e 	bl	800692c <RCCEx_PLLSAI2_Config>
 8006270:	4603      	mov	r3, r0
 8006272:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006274:	e003      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	74fb      	strb	r3, [r7, #19]
      break;
 800627a:	e000      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800627c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800627e:	7cfb      	ldrb	r3, [r7, #19]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10b      	bne.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006284:	4b52      	ldr	r3, [pc, #328]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800628a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006292:	494f      	ldr	r1, [pc, #316]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800629a:	e001      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800629c:	7cfb      	ldrb	r3, [r7, #19]
 800629e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80a0 	beq.w	80063ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062ae:	2300      	movs	r3, #0
 80062b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80062b2:	4b47      	ldr	r3, [pc, #284]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80062be:	2301      	movs	r3, #1
 80062c0:	e000      	b.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80062c2:	2300      	movs	r3, #0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00d      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062c8:	4b41      	ldr	r3, [pc, #260]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062cc:	4a40      	ldr	r2, [pc, #256]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062d2:	6593      	str	r3, [r2, #88]	; 0x58
 80062d4:	4b3e      	ldr	r3, [pc, #248]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062dc:	60bb      	str	r3, [r7, #8]
 80062de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062e0:	2301      	movs	r3, #1
 80062e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062e4:	4b3b      	ldr	r3, [pc, #236]	; (80063d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a3a      	ldr	r2, [pc, #232]	; (80063d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80062ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80062f0:	f7fd f8d2 	bl	8003498 <HAL_GetTick>
 80062f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80062f6:	e009      	b.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062f8:	f7fd f8ce 	bl	8003498 <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	2b02      	cmp	r3, #2
 8006304:	d902      	bls.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	74fb      	strb	r3, [r7, #19]
        break;
 800630a:	e005      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800630c:	4b31      	ldr	r3, [pc, #196]	; (80063d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006314:	2b00      	cmp	r3, #0
 8006316:	d0ef      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006318:	7cfb      	ldrb	r3, [r7, #19]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d15c      	bne.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800631e:	4b2c      	ldr	r3, [pc, #176]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006324:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006328:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d01f      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	429a      	cmp	r2, r3
 800633a:	d019      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800633c:	4b24      	ldr	r3, [pc, #144]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800633e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006346:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006348:	4b21      	ldr	r3, [pc, #132]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800634a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800634e:	4a20      	ldr	r2, [pc, #128]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006354:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006358:	4b1d      	ldr	r3, [pc, #116]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800635a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800635e:	4a1c      	ldr	r2, [pc, #112]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006368:	4a19      	ldr	r2, [pc, #100]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	2b00      	cmp	r3, #0
 8006378:	d016      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800637a:	f7fd f88d 	bl	8003498 <HAL_GetTick>
 800637e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006380:	e00b      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006382:	f7fd f889 	bl	8003498 <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006390:	4293      	cmp	r3, r2
 8006392:	d902      	bls.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	74fb      	strb	r3, [r7, #19]
            break;
 8006398:	e006      	b.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800639a:	4b0d      	ldr	r3, [pc, #52]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800639c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063a0:	f003 0302 	and.w	r3, r3, #2
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d0ec      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80063a8:	7cfb      	ldrb	r3, [r7, #19]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10c      	bne.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063ae:	4b08      	ldr	r3, [pc, #32]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063be:	4904      	ldr	r1, [pc, #16]	; (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80063c6:	e009      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80063c8:	7cfb      	ldrb	r3, [r7, #19]
 80063ca:	74bb      	strb	r3, [r7, #18]
 80063cc:	e006      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80063ce:	bf00      	nop
 80063d0:	40021000 	.word	0x40021000
 80063d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d8:	7cfb      	ldrb	r3, [r7, #19]
 80063da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063dc:	7c7b      	ldrb	r3, [r7, #17]
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d105      	bne.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063e2:	4b9e      	ldr	r3, [pc, #632]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e6:	4a9d      	ldr	r2, [pc, #628]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80063fa:	4b98      	ldr	r3, [pc, #608]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006400:	f023 0203 	bic.w	r2, r3, #3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006408:	4994      	ldr	r1, [pc, #592]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800640a:	4313      	orrs	r3, r2
 800640c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0302 	and.w	r3, r3, #2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00a      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800641c:	4b8f      	ldr	r3, [pc, #572]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800641e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006422:	f023 020c 	bic.w	r2, r3, #12
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800642a:	498c      	ldr	r1, [pc, #560]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800642c:	4313      	orrs	r3, r2
 800642e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0304 	and.w	r3, r3, #4
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800643e:	4b87      	ldr	r3, [pc, #540]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006444:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644c:	4983      	ldr	r1, [pc, #524]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 0308 	and.w	r3, r3, #8
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00a      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006460:	4b7e      	ldr	r3, [pc, #504]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006466:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800646e:	497b      	ldr	r1, [pc, #492]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006470:	4313      	orrs	r3, r2
 8006472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0310 	and.w	r3, r3, #16
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006482:	4b76      	ldr	r3, [pc, #472]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006488:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006490:	4972      	ldr	r1, [pc, #456]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006492:	4313      	orrs	r3, r2
 8006494:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0320 	and.w	r3, r3, #32
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00a      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064a4:	4b6d      	ldr	r3, [pc, #436]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064b2:	496a      	ldr	r1, [pc, #424]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00a      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064c6:	4b65      	ldr	r3, [pc, #404]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064d4:	4961      	ldr	r1, [pc, #388]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00a      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80064e8:	4b5c      	ldr	r3, [pc, #368]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064f6:	4959      	ldr	r1, [pc, #356]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00a      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800650a:	4b54      	ldr	r3, [pc, #336]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800650c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006510:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006518:	4950      	ldr	r1, [pc, #320]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800651a:	4313      	orrs	r3, r2
 800651c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00a      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800652c:	4b4b      	ldr	r3, [pc, #300]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800652e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006532:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800653a:	4948      	ldr	r1, [pc, #288]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800653c:	4313      	orrs	r3, r2
 800653e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00a      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800654e:	4b43      	ldr	r3, [pc, #268]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006550:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006554:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800655c:	493f      	ldr	r1, [pc, #252]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800655e:	4313      	orrs	r3, r2
 8006560:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d028      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006570:	4b3a      	ldr	r3, [pc, #232]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006576:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800657e:	4937      	ldr	r1, [pc, #220]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006580:	4313      	orrs	r3, r2
 8006582:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800658a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800658e:	d106      	bne.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006590:	4b32      	ldr	r3, [pc, #200]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	4a31      	ldr	r2, [pc, #196]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006596:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800659a:	60d3      	str	r3, [r2, #12]
 800659c:	e011      	b.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80065a6:	d10c      	bne.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	3304      	adds	r3, #4
 80065ac:	2101      	movs	r1, #1
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 f8c8 	bl	8006744 <RCCEx_PLLSAI1_Config>
 80065b4:	4603      	mov	r3, r0
 80065b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80065b8:	7cfb      	ldrb	r3, [r7, #19]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80065be:	7cfb      	ldrb	r3, [r7, #19]
 80065c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d028      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80065ce:	4b23      	ldr	r3, [pc, #140]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065dc:	491f      	ldr	r1, [pc, #124]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065ec:	d106      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065ee:	4b1b      	ldr	r3, [pc, #108]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	4a1a      	ldr	r2, [pc, #104]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065f8:	60d3      	str	r3, [r2, #12]
 80065fa:	e011      	b.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006600:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006604:	d10c      	bne.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	3304      	adds	r3, #4
 800660a:	2101      	movs	r1, #1
 800660c:	4618      	mov	r0, r3
 800660e:	f000 f899 	bl	8006744 <RCCEx_PLLSAI1_Config>
 8006612:	4603      	mov	r3, r0
 8006614:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006616:	7cfb      	ldrb	r3, [r7, #19]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800661c:	7cfb      	ldrb	r3, [r7, #19]
 800661e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d02b      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800662c:	4b0b      	ldr	r3, [pc, #44]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800662e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006632:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800663a:	4908      	ldr	r1, [pc, #32]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800663c:	4313      	orrs	r3, r2
 800663e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006646:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800664a:	d109      	bne.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800664c:	4b03      	ldr	r3, [pc, #12]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	4a02      	ldr	r2, [pc, #8]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006656:	60d3      	str	r3, [r2, #12]
 8006658:	e014      	b.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800665a:	bf00      	nop
 800665c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006664:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006668:	d10c      	bne.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	3304      	adds	r3, #4
 800666e:	2101      	movs	r1, #1
 8006670:	4618      	mov	r0, r3
 8006672:	f000 f867 	bl	8006744 <RCCEx_PLLSAI1_Config>
 8006676:	4603      	mov	r3, r0
 8006678:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800667a:	7cfb      	ldrb	r3, [r7, #19]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d001      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006680:	7cfb      	ldrb	r3, [r7, #19]
 8006682:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800668c:	2b00      	cmp	r3, #0
 800668e:	d02f      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006690:	4b2b      	ldr	r3, [pc, #172]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006696:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800669e:	4928      	ldr	r1, [pc, #160]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80066a0:	4313      	orrs	r3, r2
 80066a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066ae:	d10d      	bne.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3304      	adds	r3, #4
 80066b4:	2102      	movs	r1, #2
 80066b6:	4618      	mov	r0, r3
 80066b8:	f000 f844 	bl	8006744 <RCCEx_PLLSAI1_Config>
 80066bc:	4603      	mov	r3, r0
 80066be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066c0:	7cfb      	ldrb	r3, [r7, #19]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d014      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80066c6:	7cfb      	ldrb	r3, [r7, #19]
 80066c8:	74bb      	strb	r3, [r7, #18]
 80066ca:	e011      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066d4:	d10c      	bne.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	3320      	adds	r3, #32
 80066da:	2102      	movs	r1, #2
 80066dc:	4618      	mov	r0, r3
 80066de:	f000 f925 	bl	800692c <RCCEx_PLLSAI2_Config>
 80066e2:	4603      	mov	r3, r0
 80066e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066e6:	7cfb      	ldrb	r3, [r7, #19]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80066ec:	7cfb      	ldrb	r3, [r7, #19]
 80066ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00a      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80066fc:	4b10      	ldr	r3, [pc, #64]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80066fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006702:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800670a:	490d      	ldr	r1, [pc, #52]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800670c:	4313      	orrs	r3, r2
 800670e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00b      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800671e:	4b08      	ldr	r3, [pc, #32]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006724:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800672e:	4904      	ldr	r1, [pc, #16]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006730:	4313      	orrs	r3, r2
 8006732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006736:	7cbb      	ldrb	r3, [r7, #18]
}
 8006738:	4618      	mov	r0, r3
 800673a:	3718      	adds	r7, #24
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	40021000 	.word	0x40021000

08006744 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800674e:	2300      	movs	r3, #0
 8006750:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006752:	4b75      	ldr	r3, [pc, #468]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f003 0303 	and.w	r3, r3, #3
 800675a:	2b00      	cmp	r3, #0
 800675c:	d018      	beq.n	8006790 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800675e:	4b72      	ldr	r3, [pc, #456]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	f003 0203 	and.w	r2, r3, #3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d10d      	bne.n	800678a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
       ||
 8006772:	2b00      	cmp	r3, #0
 8006774:	d009      	beq.n	800678a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006776:	4b6c      	ldr	r3, [pc, #432]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	091b      	lsrs	r3, r3, #4
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	685b      	ldr	r3, [r3, #4]
       ||
 8006786:	429a      	cmp	r2, r3
 8006788:	d047      	beq.n	800681a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	73fb      	strb	r3, [r7, #15]
 800678e:	e044      	b.n	800681a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b03      	cmp	r3, #3
 8006796:	d018      	beq.n	80067ca <RCCEx_PLLSAI1_Config+0x86>
 8006798:	2b03      	cmp	r3, #3
 800679a:	d825      	bhi.n	80067e8 <RCCEx_PLLSAI1_Config+0xa4>
 800679c:	2b01      	cmp	r3, #1
 800679e:	d002      	beq.n	80067a6 <RCCEx_PLLSAI1_Config+0x62>
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d009      	beq.n	80067b8 <RCCEx_PLLSAI1_Config+0x74>
 80067a4:	e020      	b.n	80067e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067a6:	4b60      	ldr	r3, [pc, #384]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0302 	and.w	r3, r3, #2
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d11d      	bne.n	80067ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067b6:	e01a      	b.n	80067ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067b8:	4b5b      	ldr	r3, [pc, #364]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d116      	bne.n	80067f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067c8:	e013      	b.n	80067f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80067ca:	4b57      	ldr	r3, [pc, #348]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10f      	bne.n	80067f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80067d6:	4b54      	ldr	r3, [pc, #336]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d109      	bne.n	80067f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80067e6:	e006      	b.n	80067f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	73fb      	strb	r3, [r7, #15]
      break;
 80067ec:	e004      	b.n	80067f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80067ee:	bf00      	nop
 80067f0:	e002      	b.n	80067f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80067f2:	bf00      	nop
 80067f4:	e000      	b.n	80067f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80067f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80067f8:	7bfb      	ldrb	r3, [r7, #15]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10d      	bne.n	800681a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80067fe:	4b4a      	ldr	r3, [pc, #296]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6819      	ldr	r1, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	3b01      	subs	r3, #1
 8006810:	011b      	lsls	r3, r3, #4
 8006812:	430b      	orrs	r3, r1
 8006814:	4944      	ldr	r1, [pc, #272]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006816:	4313      	orrs	r3, r2
 8006818:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800681a:	7bfb      	ldrb	r3, [r7, #15]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d17d      	bne.n	800691c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006820:	4b41      	ldr	r3, [pc, #260]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a40      	ldr	r2, [pc, #256]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006826:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800682a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800682c:	f7fc fe34 	bl	8003498 <HAL_GetTick>
 8006830:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006832:	e009      	b.n	8006848 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006834:	f7fc fe30 	bl	8003498 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	2b02      	cmp	r3, #2
 8006840:	d902      	bls.n	8006848 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	73fb      	strb	r3, [r7, #15]
        break;
 8006846:	e005      	b.n	8006854 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006848:	4b37      	ldr	r3, [pc, #220]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1ef      	bne.n	8006834 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006854:	7bfb      	ldrb	r3, [r7, #15]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d160      	bne.n	800691c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d111      	bne.n	8006884 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006860:	4b31      	ldr	r3, [pc, #196]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	6892      	ldr	r2, [r2, #8]
 8006870:	0211      	lsls	r1, r2, #8
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	68d2      	ldr	r2, [r2, #12]
 8006876:	0912      	lsrs	r2, r2, #4
 8006878:	0452      	lsls	r2, r2, #17
 800687a:	430a      	orrs	r2, r1
 800687c:	492a      	ldr	r1, [pc, #168]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 800687e:	4313      	orrs	r3, r2
 8006880:	610b      	str	r3, [r1, #16]
 8006882:	e027      	b.n	80068d4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	2b01      	cmp	r3, #1
 8006888:	d112      	bne.n	80068b0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800688a:	4b27      	ldr	r3, [pc, #156]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006892:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	6892      	ldr	r2, [r2, #8]
 800689a:	0211      	lsls	r1, r2, #8
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6912      	ldr	r2, [r2, #16]
 80068a0:	0852      	lsrs	r2, r2, #1
 80068a2:	3a01      	subs	r2, #1
 80068a4:	0552      	lsls	r2, r2, #21
 80068a6:	430a      	orrs	r2, r1
 80068a8:	491f      	ldr	r1, [pc, #124]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	610b      	str	r3, [r1, #16]
 80068ae:	e011      	b.n	80068d4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068b0:	4b1d      	ldr	r3, [pc, #116]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80068b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6892      	ldr	r2, [r2, #8]
 80068c0:	0211      	lsls	r1, r2, #8
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6952      	ldr	r2, [r2, #20]
 80068c6:	0852      	lsrs	r2, r2, #1
 80068c8:	3a01      	subs	r2, #1
 80068ca:	0652      	lsls	r2, r2, #25
 80068cc:	430a      	orrs	r2, r1
 80068ce:	4916      	ldr	r1, [pc, #88]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068d0:	4313      	orrs	r3, r2
 80068d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80068d4:	4b14      	ldr	r3, [pc, #80]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a13      	ldr	r2, [pc, #76]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80068de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068e0:	f7fc fdda 	bl	8003498 <HAL_GetTick>
 80068e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80068e6:	e009      	b.n	80068fc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068e8:	f7fc fdd6 	bl	8003498 <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d902      	bls.n	80068fc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	73fb      	strb	r3, [r7, #15]
          break;
 80068fa:	e005      	b.n	8006908 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80068fc:	4b0a      	ldr	r3, [pc, #40]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d0ef      	beq.n	80068e8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006908:	7bfb      	ldrb	r3, [r7, #15]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d106      	bne.n	800691c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800690e:	4b06      	ldr	r3, [pc, #24]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006910:	691a      	ldr	r2, [r3, #16]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	4904      	ldr	r1, [pc, #16]	; (8006928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006918:	4313      	orrs	r3, r2
 800691a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800691c:	7bfb      	ldrb	r3, [r7, #15]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40021000 	.word	0x40021000

0800692c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006936:	2300      	movs	r3, #0
 8006938:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800693a:	4b6a      	ldr	r3, [pc, #424]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	f003 0303 	and.w	r3, r3, #3
 8006942:	2b00      	cmp	r3, #0
 8006944:	d018      	beq.n	8006978 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006946:	4b67      	ldr	r3, [pc, #412]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	f003 0203 	and.w	r2, r3, #3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	429a      	cmp	r2, r3
 8006954:	d10d      	bne.n	8006972 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
       ||
 800695a:	2b00      	cmp	r3, #0
 800695c:	d009      	beq.n	8006972 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800695e:	4b61      	ldr	r3, [pc, #388]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	091b      	lsrs	r3, r3, #4
 8006964:	f003 0307 	and.w	r3, r3, #7
 8006968:	1c5a      	adds	r2, r3, #1
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
       ||
 800696e:	429a      	cmp	r2, r3
 8006970:	d047      	beq.n	8006a02 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	73fb      	strb	r3, [r7, #15]
 8006976:	e044      	b.n	8006a02 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b03      	cmp	r3, #3
 800697e:	d018      	beq.n	80069b2 <RCCEx_PLLSAI2_Config+0x86>
 8006980:	2b03      	cmp	r3, #3
 8006982:	d825      	bhi.n	80069d0 <RCCEx_PLLSAI2_Config+0xa4>
 8006984:	2b01      	cmp	r3, #1
 8006986:	d002      	beq.n	800698e <RCCEx_PLLSAI2_Config+0x62>
 8006988:	2b02      	cmp	r3, #2
 800698a:	d009      	beq.n	80069a0 <RCCEx_PLLSAI2_Config+0x74>
 800698c:	e020      	b.n	80069d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800698e:	4b55      	ldr	r3, [pc, #340]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b00      	cmp	r3, #0
 8006998:	d11d      	bne.n	80069d6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800699e:	e01a      	b.n	80069d6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80069a0:	4b50      	ldr	r3, [pc, #320]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d116      	bne.n	80069da <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069b0:	e013      	b.n	80069da <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80069b2:	4b4c      	ldr	r3, [pc, #304]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d10f      	bne.n	80069de <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80069be:	4b49      	ldr	r3, [pc, #292]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d109      	bne.n	80069de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80069ce:	e006      	b.n	80069de <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	73fb      	strb	r3, [r7, #15]
      break;
 80069d4:	e004      	b.n	80069e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80069d6:	bf00      	nop
 80069d8:	e002      	b.n	80069e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80069da:	bf00      	nop
 80069dc:	e000      	b.n	80069e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80069de:	bf00      	nop
    }

    if(status == HAL_OK)
 80069e0:	7bfb      	ldrb	r3, [r7, #15]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10d      	bne.n	8006a02 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80069e6:	4b3f      	ldr	r3, [pc, #252]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6819      	ldr	r1, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	430b      	orrs	r3, r1
 80069fc:	4939      	ldr	r1, [pc, #228]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069fe:	4313      	orrs	r3, r2
 8006a00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006a02:	7bfb      	ldrb	r3, [r7, #15]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d167      	bne.n	8006ad8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006a08:	4b36      	ldr	r3, [pc, #216]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a35      	ldr	r2, [pc, #212]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a14:	f7fc fd40 	bl	8003498 <HAL_GetTick>
 8006a18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006a1a:	e009      	b.n	8006a30 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006a1c:	f7fc fd3c 	bl	8003498 <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d902      	bls.n	8006a30 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	73fb      	strb	r3, [r7, #15]
        break;
 8006a2e:	e005      	b.n	8006a3c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006a30:	4b2c      	ldr	r3, [pc, #176]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1ef      	bne.n	8006a1c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006a3c:	7bfb      	ldrb	r3, [r7, #15]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d14a      	bne.n	8006ad8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d111      	bne.n	8006a6c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006a48:	4b26      	ldr	r3, [pc, #152]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	6892      	ldr	r2, [r2, #8]
 8006a58:	0211      	lsls	r1, r2, #8
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	68d2      	ldr	r2, [r2, #12]
 8006a5e:	0912      	lsrs	r2, r2, #4
 8006a60:	0452      	lsls	r2, r2, #17
 8006a62:	430a      	orrs	r2, r1
 8006a64:	491f      	ldr	r1, [pc, #124]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	614b      	str	r3, [r1, #20]
 8006a6a:	e011      	b.n	8006a90 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006a6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006a74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	6892      	ldr	r2, [r2, #8]
 8006a7c:	0211      	lsls	r1, r2, #8
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	6912      	ldr	r2, [r2, #16]
 8006a82:	0852      	lsrs	r2, r2, #1
 8006a84:	3a01      	subs	r2, #1
 8006a86:	0652      	lsls	r2, r2, #25
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	4916      	ldr	r1, [pc, #88]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006a90:	4b14      	ldr	r3, [pc, #80]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a13      	ldr	r2, [pc, #76]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a9c:	f7fc fcfc 	bl	8003498 <HAL_GetTick>
 8006aa0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006aa2:	e009      	b.n	8006ab8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006aa4:	f7fc fcf8 	bl	8003498 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d902      	bls.n	8006ab8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	73fb      	strb	r3, [r7, #15]
          break;
 8006ab6:	e005      	b.n	8006ac4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006ab8:	4b0a      	ldr	r3, [pc, #40]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d0ef      	beq.n	8006aa4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d106      	bne.n	8006ad8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006aca:	4b06      	ldr	r3, [pc, #24]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006acc:	695a      	ldr	r2, [r3, #20]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	4904      	ldr	r1, [pc, #16]	; (8006ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40021000 	.word	0x40021000

08006ae8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e095      	b.n	8006c26 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d108      	bne.n	8006b14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b0a:	d009      	beq.n	8006b20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	61da      	str	r2, [r3, #28]
 8006b12:	e005      	b.n	8006b20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d106      	bne.n	8006b40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7fb ffb2 	bl	8002aa4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b60:	d902      	bls.n	8006b68 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]
 8006b66:	e002      	b.n	8006b6e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006b76:	d007      	beq.n	8006b88 <HAL_SPI_Init+0xa0>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b80:	d002      	beq.n	8006b88 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	f003 0302 	and.w	r3, r3, #2
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	431a      	orrs	r2, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	69db      	ldr	r3, [r3, #28]
 8006bbc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006bc0:	431a      	orrs	r2, r3
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bca:	ea42 0103 	orr.w	r1, r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	0c1b      	lsrs	r3, r3, #16
 8006be4:	f003 0204 	and.w	r2, r3, #4
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bec:	f003 0310 	and.w	r3, r3, #16
 8006bf0:	431a      	orrs	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bf6:	f003 0308 	and.w	r3, r3, #8
 8006bfa:	431a      	orrs	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006c04:	ea42 0103 	orr.w	r1, r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b088      	sub	sp, #32
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	60f8      	str	r0, [r7, #12]
 8006c36:	60b9      	str	r1, [r7, #8]
 8006c38:	603b      	str	r3, [r7, #0]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d101      	bne.n	8006c50 <HAL_SPI_Transmit+0x22>
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	e158      	b.n	8006f02 <HAL_SPI_Transmit+0x2d4>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c58:	f7fc fc1e 	bl	8003498 <HAL_GetTick>
 8006c5c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c5e:	88fb      	ldrh	r3, [r7, #6]
 8006c60:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d002      	beq.n	8006c74 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c6e:	2302      	movs	r3, #2
 8006c70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c72:	e13d      	b.n	8006ef0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_SPI_Transmit+0x52>
 8006c7a:	88fb      	ldrh	r3, [r7, #6]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d102      	bne.n	8006c86 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c84:	e134      	b.n	8006ef0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2203      	movs	r2, #3
 8006c8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	68ba      	ldr	r2, [r7, #8]
 8006c98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	88fa      	ldrh	r2, [r7, #6]
 8006c9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	88fa      	ldrh	r2, [r7, #6]
 8006ca4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cd0:	d10f      	bne.n	8006cf2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ce0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cf0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfc:	2b40      	cmp	r3, #64	; 0x40
 8006cfe:	d007      	beq.n	8006d10 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006d18:	d94b      	bls.n	8006db2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d002      	beq.n	8006d28 <HAL_SPI_Transmit+0xfa>
 8006d22:	8afb      	ldrh	r3, [r7, #22]
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d13e      	bne.n	8006da6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2c:	881a      	ldrh	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d38:	1c9a      	adds	r2, r3, #2
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	3b01      	subs	r3, #1
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d4c:	e02b      	b.n	8006da6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d112      	bne.n	8006d82 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d60:	881a      	ldrh	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6c:	1c9a      	adds	r2, r3, #2
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d80:	e011      	b.n	8006da6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d82:	f7fc fb89 	bl	8003498 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d803      	bhi.n	8006d9a <HAL_SPI_Transmit+0x16c>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d98:	d102      	bne.n	8006da0 <HAL_SPI_Transmit+0x172>
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d102      	bne.n	8006da6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006da4:	e0a4      	b.n	8006ef0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1ce      	bne.n	8006d4e <HAL_SPI_Transmit+0x120>
 8006db0:	e07c      	b.n	8006eac <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_SPI_Transmit+0x192>
 8006dba:	8afb      	ldrh	r3, [r7, #22]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d170      	bne.n	8006ea2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d912      	bls.n	8006df0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dce:	881a      	ldrh	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dda:	1c9a      	adds	r2, r3, #2
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	3b02      	subs	r3, #2
 8006de8:	b29a      	uxth	r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006dee:	e058      	b.n	8006ea2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	330c      	adds	r3, #12
 8006dfa:	7812      	ldrb	r2, [r2, #0]
 8006dfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e02:	1c5a      	adds	r2, r3, #1
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006e16:	e044      	b.n	8006ea2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f003 0302 	and.w	r3, r3, #2
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d12b      	bne.n	8006e7e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d912      	bls.n	8006e56 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e34:	881a      	ldrh	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e40:	1c9a      	adds	r2, r3, #2
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	3b02      	subs	r3, #2
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e54:	e025      	b.n	8006ea2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	330c      	adds	r3, #12
 8006e60:	7812      	ldrb	r2, [r2, #0]
 8006e62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e68:	1c5a      	adds	r2, r3, #1
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	3b01      	subs	r3, #1
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e7c:	e011      	b.n	8006ea2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e7e:	f7fc fb0b 	bl	8003498 <HAL_GetTick>
 8006e82:	4602      	mov	r2, r0
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d803      	bhi.n	8006e96 <HAL_SPI_Transmit+0x268>
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e94:	d102      	bne.n	8006e9c <HAL_SPI_Transmit+0x26e>
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d102      	bne.n	8006ea2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ea0:	e026      	b.n	8006ef0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1b5      	bne.n	8006e18 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006eac:	69ba      	ldr	r2, [r7, #24]
 8006eae:	6839      	ldr	r1, [r7, #0]
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 fb57 	bl	8007564 <SPI_EndRxTxTransaction>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d002      	beq.n	8006ec2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10a      	bne.n	8006ee0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006eca:	2300      	movs	r3, #0
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	77fb      	strb	r3, [r7, #31]
 8006eec:	e000      	b.n	8006ef0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8006eee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006f00:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3720      	adds	r7, #32
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b08a      	sub	sp, #40	; 0x28
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	60f8      	str	r0, [r7, #12]
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	607a      	str	r2, [r7, #4]
 8006f16:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_SPI_TransmitReceive+0x26>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e1fb      	b.n	8007328 <HAL_SPI_TransmitReceive+0x41e>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f38:	f7fc faae 	bl	8003498 <HAL_GetTick>
 8006f3c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006f44:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006f4c:	887b      	ldrh	r3, [r7, #2]
 8006f4e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006f50:	887b      	ldrh	r3, [r7, #2]
 8006f52:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f54:	7efb      	ldrb	r3, [r7, #27]
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d00e      	beq.n	8006f78 <HAL_SPI_TransmitReceive+0x6e>
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f60:	d106      	bne.n	8006f70 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <HAL_SPI_TransmitReceive+0x66>
 8006f6a:	7efb      	ldrb	r3, [r7, #27]
 8006f6c:	2b04      	cmp	r3, #4
 8006f6e:	d003      	beq.n	8006f78 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006f70:	2302      	movs	r3, #2
 8006f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006f76:	e1cd      	b.n	8007314 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d005      	beq.n	8006f8a <HAL_SPI_TransmitReceive+0x80>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d002      	beq.n	8006f8a <HAL_SPI_TransmitReceive+0x80>
 8006f84:	887b      	ldrh	r3, [r7, #2]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d103      	bne.n	8006f92 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006f90:	e1c0      	b.n	8007314 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	d003      	beq.n	8006fa6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2205      	movs	r2, #5
 8006fa2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	887a      	ldrh	r2, [r7, #2]
 8006fb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	887a      	ldrh	r2, [r7, #2]
 8006fbe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	887a      	ldrh	r2, [r7, #2]
 8006fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	887a      	ldrh	r2, [r7, #2]
 8006fd2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006fe8:	d802      	bhi.n	8006ff0 <HAL_SPI_TransmitReceive+0xe6>
 8006fea:	8a3b      	ldrh	r3, [r7, #16]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d908      	bls.n	8007002 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	685a      	ldr	r2, [r3, #4]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006ffe:	605a      	str	r2, [r3, #4]
 8007000:	e007      	b.n	8007012 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007010:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800701c:	2b40      	cmp	r3, #64	; 0x40
 800701e:	d007      	beq.n	8007030 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800702e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007038:	d97c      	bls.n	8007134 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d002      	beq.n	8007048 <HAL_SPI_TransmitReceive+0x13e>
 8007042:	8a7b      	ldrh	r3, [r7, #18]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d169      	bne.n	800711c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800704c:	881a      	ldrh	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007058:	1c9a      	adds	r2, r3, #2
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007062:	b29b      	uxth	r3, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	b29a      	uxth	r2, r3
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800706c:	e056      	b.n	800711c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b02      	cmp	r3, #2
 800707a:	d11b      	bne.n	80070b4 <HAL_SPI_TransmitReceive+0x1aa>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007080:	b29b      	uxth	r3, r3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d016      	beq.n	80070b4 <HAL_SPI_TransmitReceive+0x1aa>
 8007086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007088:	2b01      	cmp	r3, #1
 800708a:	d113      	bne.n	80070b4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007090:	881a      	ldrh	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800709c:	1c9a      	adds	r2, r3, #2
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	3b01      	subs	r3, #1
 80070aa:	b29a      	uxth	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070b0:	2300      	movs	r3, #0
 80070b2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f003 0301 	and.w	r3, r3, #1
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d11c      	bne.n	80070fc <HAL_SPI_TransmitReceive+0x1f2>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d016      	beq.n	80070fc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	68da      	ldr	r2, [r3, #12]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d8:	b292      	uxth	r2, r2
 80070da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e0:	1c9a      	adds	r2, r3, #2
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	3b01      	subs	r3, #1
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070f8:	2301      	movs	r3, #1
 80070fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80070fc:	f7fc f9cc 	bl	8003498 <HAL_GetTick>
 8007100:	4602      	mov	r2, r0
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007108:	429a      	cmp	r2, r3
 800710a:	d807      	bhi.n	800711c <HAL_SPI_TransmitReceive+0x212>
 800710c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007112:	d003      	beq.n	800711c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800711a:	e0fb      	b.n	8007314 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007120:	b29b      	uxth	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1a3      	bne.n	800706e <HAL_SPI_TransmitReceive+0x164>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800712c:	b29b      	uxth	r3, r3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d19d      	bne.n	800706e <HAL_SPI_TransmitReceive+0x164>
 8007132:	e0df      	b.n	80072f4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d003      	beq.n	8007144 <HAL_SPI_TransmitReceive+0x23a>
 800713c:	8a7b      	ldrh	r3, [r7, #18]
 800713e:	2b01      	cmp	r3, #1
 8007140:	f040 80cb 	bne.w	80072da <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007148:	b29b      	uxth	r3, r3
 800714a:	2b01      	cmp	r3, #1
 800714c:	d912      	bls.n	8007174 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007152:	881a      	ldrh	r2, [r3, #0]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800715e:	1c9a      	adds	r2, r3, #2
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007168:	b29b      	uxth	r3, r3
 800716a:	3b02      	subs	r3, #2
 800716c:	b29a      	uxth	r2, r3
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007172:	e0b2      	b.n	80072da <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	330c      	adds	r3, #12
 800717e:	7812      	ldrb	r2, [r2, #0]
 8007180:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007186:	1c5a      	adds	r2, r3, #1
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007190:	b29b      	uxth	r3, r3
 8007192:	3b01      	subs	r3, #1
 8007194:	b29a      	uxth	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800719a:	e09e      	b.n	80072da <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0302 	and.w	r3, r3, #2
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	d134      	bne.n	8007214 <HAL_SPI_TransmitReceive+0x30a>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d02f      	beq.n	8007214 <HAL_SPI_TransmitReceive+0x30a>
 80071b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d12c      	bne.n	8007214 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071be:	b29b      	uxth	r3, r3
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d912      	bls.n	80071ea <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c8:	881a      	ldrh	r2, [r3, #0]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d4:	1c9a      	adds	r2, r3, #2
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071de:	b29b      	uxth	r3, r3
 80071e0:	3b02      	subs	r3, #2
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80071e8:	e012      	b.n	8007210 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	330c      	adds	r3, #12
 80071f4:	7812      	ldrb	r2, [r2, #0]
 80071f6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007210:	2300      	movs	r3, #0
 8007212:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b01      	cmp	r3, #1
 8007220:	d148      	bne.n	80072b4 <HAL_SPI_TransmitReceive+0x3aa>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007228:	b29b      	uxth	r3, r3
 800722a:	2b00      	cmp	r3, #0
 800722c:	d042      	beq.n	80072b4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007234:	b29b      	uxth	r3, r3
 8007236:	2b01      	cmp	r3, #1
 8007238:	d923      	bls.n	8007282 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68da      	ldr	r2, [r3, #12]
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007244:	b292      	uxth	r2, r2
 8007246:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724c:	1c9a      	adds	r2, r3, #2
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007258:	b29b      	uxth	r3, r3
 800725a:	3b02      	subs	r3, #2
 800725c:	b29a      	uxth	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800726a:	b29b      	uxth	r3, r3
 800726c:	2b01      	cmp	r3, #1
 800726e:	d81f      	bhi.n	80072b0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685a      	ldr	r2, [r3, #4]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800727e:	605a      	str	r2, [r3, #4]
 8007280:	e016      	b.n	80072b0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f103 020c 	add.w	r2, r3, #12
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800728e:	7812      	ldrb	r2, [r2, #0]
 8007290:	b2d2      	uxtb	r2, r2
 8007292:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007298:	1c5a      	adds	r2, r3, #1
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	3b01      	subs	r3, #1
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072b0:	2301      	movs	r3, #1
 80072b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80072b4:	f7fc f8f0 	bl	8003498 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	69fb      	ldr	r3, [r7, #28]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d803      	bhi.n	80072cc <HAL_SPI_TransmitReceive+0x3c2>
 80072c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072ca:	d102      	bne.n	80072d2 <HAL_SPI_TransmitReceive+0x3c8>
 80072cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d103      	bne.n	80072da <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80072d8:	e01c      	b.n	8007314 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072de:	b29b      	uxth	r3, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f47f af5b 	bne.w	800719c <HAL_SPI_TransmitReceive+0x292>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f47f af54 	bne.w	800719c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072f4:	69fa      	ldr	r2, [r7, #28]
 80072f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 f933 	bl	8007564 <SPI_EndRxTxTransaction>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d006      	beq.n	8007312 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2220      	movs	r2, #32
 800730e:	661a      	str	r2, [r3, #96]	; 0x60
 8007310:	e000      	b.n	8007314 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8007312:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007324:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007328:	4618      	mov	r0, r3
 800732a:	3728      	adds	r7, #40	; 0x28
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b088      	sub	sp, #32
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	603b      	str	r3, [r7, #0]
 800733c:	4613      	mov	r3, r2
 800733e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007340:	f7fc f8aa 	bl	8003498 <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007348:	1a9b      	subs	r3, r3, r2
 800734a:	683a      	ldr	r2, [r7, #0]
 800734c:	4413      	add	r3, r2
 800734e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007350:	f7fc f8a2 	bl	8003498 <HAL_GetTick>
 8007354:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007356:	4b39      	ldr	r3, [pc, #228]	; (800743c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	015b      	lsls	r3, r3, #5
 800735c:	0d1b      	lsrs	r3, r3, #20
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	fb02 f303 	mul.w	r3, r2, r3
 8007364:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007366:	e054      	b.n	8007412 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800736e:	d050      	beq.n	8007412 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007370:	f7fc f892 	bl	8003498 <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	429a      	cmp	r2, r3
 800737e:	d902      	bls.n	8007386 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d13d      	bne.n	8007402 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	685a      	ldr	r2, [r3, #4]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007394:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800739e:	d111      	bne.n	80073c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073a8:	d004      	beq.n	80073b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073b2:	d107      	bne.n	80073c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073cc:	d10f      	bne.n	80073ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073dc:	601a      	str	r2, [r3, #0]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e017      	b.n	8007432 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d101      	bne.n	800740c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	3b01      	subs	r3, #1
 8007410:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	4013      	ands	r3, r2
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	429a      	cmp	r2, r3
 8007420:	bf0c      	ite	eq
 8007422:	2301      	moveq	r3, #1
 8007424:	2300      	movne	r3, #0
 8007426:	b2db      	uxtb	r3, r3
 8007428:	461a      	mov	r2, r3
 800742a:	79fb      	ldrb	r3, [r7, #7]
 800742c:	429a      	cmp	r2, r3
 800742e:	d19b      	bne.n	8007368 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3720      	adds	r7, #32
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	20000094 	.word	0x20000094

08007440 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b088      	sub	sp, #32
 8007444:	af00      	add	r7, sp, #0
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	607a      	str	r2, [r7, #4]
 800744c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800744e:	f7fc f823 	bl	8003498 <HAL_GetTick>
 8007452:	4602      	mov	r2, r0
 8007454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007456:	1a9b      	subs	r3, r3, r2
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	4413      	add	r3, r2
 800745c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800745e:	f7fc f81b 	bl	8003498 <HAL_GetTick>
 8007462:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007464:	4b3e      	ldr	r3, [pc, #248]	; (8007560 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	4613      	mov	r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	00da      	lsls	r2, r3, #3
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	0d1b      	lsrs	r3, r3, #20
 8007474:	69fa      	ldr	r2, [r7, #28]
 8007476:	fb02 f303 	mul.w	r3, r2, r3
 800747a:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800747c:	e062      	b.n	8007544 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007484:	d109      	bne.n	800749a <SPI_WaitFifoStateUntilTimeout+0x5a>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d106      	bne.n	800749a <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	330c      	adds	r3, #12
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	b2db      	uxtb	r3, r3
 8007496:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007498:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074a0:	d050      	beq.n	8007544 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074a2:	f7fb fff9 	bl	8003498 <HAL_GetTick>
 80074a6:	4602      	mov	r2, r0
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	69fa      	ldr	r2, [r7, #28]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d902      	bls.n	80074b8 <SPI_WaitFifoStateUntilTimeout+0x78>
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d13d      	bne.n	8007534 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80074c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074d0:	d111      	bne.n	80074f6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074da:	d004      	beq.n	80074e6 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074e4:	d107      	bne.n	80074f6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074fe:	d10f      	bne.n	8007520 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800750e:	601a      	str	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800751e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e010      	b.n	8007556 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d101      	bne.n	800753e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800753a:	2300      	movs	r3, #0
 800753c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	3b01      	subs	r3, #1
 8007542:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	689a      	ldr	r2, [r3, #8]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	4013      	ands	r3, r2
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	429a      	cmp	r2, r3
 8007552:	d194      	bne.n	800747e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	3720      	adds	r7, #32
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	20000094 	.word	0x20000094

08007564 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af02      	add	r7, sp, #8
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2200      	movs	r2, #0
 8007578:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f7ff ff5f 	bl	8007440 <SPI_WaitFifoStateUntilTimeout>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d007      	beq.n	8007598 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800758c:	f043 0220 	orr.w	r2, r3, #32
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e027      	b.n	80075e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	9300      	str	r3, [sp, #0]
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2200      	movs	r2, #0
 80075a0:	2180      	movs	r1, #128	; 0x80
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f7ff fec4 	bl	8007330 <SPI_WaitFlagStateUntilTimeout>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d007      	beq.n	80075be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075b2:	f043 0220 	orr.w	r2, r3, #32
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e014      	b.n	80075e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	9300      	str	r3, [sp, #0]
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f7ff ff38 	bl	8007440 <SPI_WaitFifoStateUntilTimeout>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d007      	beq.n	80075e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075da:	f043 0220 	orr.w	r2, r3, #32
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e000      	b.n	80075e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d101      	bne.n	8007602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e049      	b.n	8007696 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d106      	bne.n	800761c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7fb fbc6 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	3304      	adds	r3, #4
 800762c:	4619      	mov	r1, r3
 800762e:	4610      	mov	r0, r2
 8007630:	f000 fe64 	bl	80082fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
	...

080076a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d001      	beq.n	80076b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e04f      	b.n	8007758 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68da      	ldr	r2, [r3, #12]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f042 0201 	orr.w	r2, r2, #1
 80076ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a23      	ldr	r2, [pc, #140]	; (8007764 <HAL_TIM_Base_Start_IT+0xc4>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d01d      	beq.n	8007716 <HAL_TIM_Base_Start_IT+0x76>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e2:	d018      	beq.n	8007716 <HAL_TIM_Base_Start_IT+0x76>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a1f      	ldr	r2, [pc, #124]	; (8007768 <HAL_TIM_Base_Start_IT+0xc8>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d013      	beq.n	8007716 <HAL_TIM_Base_Start_IT+0x76>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a1e      	ldr	r2, [pc, #120]	; (800776c <HAL_TIM_Base_Start_IT+0xcc>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d00e      	beq.n	8007716 <HAL_TIM_Base_Start_IT+0x76>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a1c      	ldr	r2, [pc, #112]	; (8007770 <HAL_TIM_Base_Start_IT+0xd0>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d009      	beq.n	8007716 <HAL_TIM_Base_Start_IT+0x76>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a1b      	ldr	r2, [pc, #108]	; (8007774 <HAL_TIM_Base_Start_IT+0xd4>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d004      	beq.n	8007716 <HAL_TIM_Base_Start_IT+0x76>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a19      	ldr	r2, [pc, #100]	; (8007778 <HAL_TIM_Base_Start_IT+0xd8>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d115      	bne.n	8007742 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	689a      	ldr	r2, [r3, #8]
 800771c:	4b17      	ldr	r3, [pc, #92]	; (800777c <HAL_TIM_Base_Start_IT+0xdc>)
 800771e:	4013      	ands	r3, r2
 8007720:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2b06      	cmp	r3, #6
 8007726:	d015      	beq.n	8007754 <HAL_TIM_Base_Start_IT+0xb4>
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800772e:	d011      	beq.n	8007754 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f042 0201 	orr.w	r2, r2, #1
 800773e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007740:	e008      	b.n	8007754 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681a      	ldr	r2, [r3, #0]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f042 0201 	orr.w	r2, r2, #1
 8007750:	601a      	str	r2, [r3, #0]
 8007752:	e000      	b.n	8007756 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007754:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	40012c00 	.word	0x40012c00
 8007768:	40000400 	.word	0x40000400
 800776c:	40000800 	.word	0x40000800
 8007770:	40000c00 	.word	0x40000c00
 8007774:	40013400 	.word	0x40013400
 8007778:	40014000 	.word	0x40014000
 800777c:	00010007 	.word	0x00010007

08007780 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d101      	bne.n	8007792 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e049      	b.n	8007826 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007798:	b2db      	uxtb	r3, r3
 800779a:	2b00      	cmp	r3, #0
 800779c:	d106      	bne.n	80077ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7fb f9dc 	bl	8002b64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	3304      	adds	r3, #4
 80077bc:	4619      	mov	r1, r3
 80077be:	4610      	mov	r0, r2
 80077c0:	f000 fd9c 	bl	80082fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3708      	adds	r7, #8
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
	...

08007830 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d109      	bne.n	8007854 <HAL_TIM_PWM_Start_IT+0x24>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b01      	cmp	r3, #1
 800784a:	bf14      	ite	ne
 800784c:	2301      	movne	r3, #1
 800784e:	2300      	moveq	r3, #0
 8007850:	b2db      	uxtb	r3, r3
 8007852:	e03c      	b.n	80078ce <HAL_TIM_PWM_Start_IT+0x9e>
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	2b04      	cmp	r3, #4
 8007858:	d109      	bne.n	800786e <HAL_TIM_PWM_Start_IT+0x3e>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b01      	cmp	r3, #1
 8007864:	bf14      	ite	ne
 8007866:	2301      	movne	r3, #1
 8007868:	2300      	moveq	r3, #0
 800786a:	b2db      	uxtb	r3, r3
 800786c:	e02f      	b.n	80078ce <HAL_TIM_PWM_Start_IT+0x9e>
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b08      	cmp	r3, #8
 8007872:	d109      	bne.n	8007888 <HAL_TIM_PWM_Start_IT+0x58>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800787a:	b2db      	uxtb	r3, r3
 800787c:	2b01      	cmp	r3, #1
 800787e:	bf14      	ite	ne
 8007880:	2301      	movne	r3, #1
 8007882:	2300      	moveq	r3, #0
 8007884:	b2db      	uxtb	r3, r3
 8007886:	e022      	b.n	80078ce <HAL_TIM_PWM_Start_IT+0x9e>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b0c      	cmp	r3, #12
 800788c:	d109      	bne.n	80078a2 <HAL_TIM_PWM_Start_IT+0x72>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007894:	b2db      	uxtb	r3, r3
 8007896:	2b01      	cmp	r3, #1
 8007898:	bf14      	ite	ne
 800789a:	2301      	movne	r3, #1
 800789c:	2300      	moveq	r3, #0
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	e015      	b.n	80078ce <HAL_TIM_PWM_Start_IT+0x9e>
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	2b10      	cmp	r3, #16
 80078a6:	d109      	bne.n	80078bc <HAL_TIM_PWM_Start_IT+0x8c>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	bf14      	ite	ne
 80078b4:	2301      	movne	r3, #1
 80078b6:	2300      	moveq	r3, #0
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	e008      	b.n	80078ce <HAL_TIM_PWM_Start_IT+0x9e>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	bf14      	ite	ne
 80078c8:	2301      	movne	r3, #1
 80078ca:	2300      	moveq	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d001      	beq.n	80078d6 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e0e2      	b.n	8007a9c <HAL_TIM_PWM_Start_IT+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d104      	bne.n	80078e6 <HAL_TIM_PWM_Start_IT+0xb6>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2202      	movs	r2, #2
 80078e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078e4:	e023      	b.n	800792e <HAL_TIM_PWM_Start_IT+0xfe>
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	2b04      	cmp	r3, #4
 80078ea:	d104      	bne.n	80078f6 <HAL_TIM_PWM_Start_IT+0xc6>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2202      	movs	r2, #2
 80078f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80078f4:	e01b      	b.n	800792e <HAL_TIM_PWM_Start_IT+0xfe>
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	2b08      	cmp	r3, #8
 80078fa:	d104      	bne.n	8007906 <HAL_TIM_PWM_Start_IT+0xd6>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2202      	movs	r2, #2
 8007900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007904:	e013      	b.n	800792e <HAL_TIM_PWM_Start_IT+0xfe>
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	2b0c      	cmp	r3, #12
 800790a:	d104      	bne.n	8007916 <HAL_TIM_PWM_Start_IT+0xe6>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2202      	movs	r2, #2
 8007910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007914:	e00b      	b.n	800792e <HAL_TIM_PWM_Start_IT+0xfe>
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	2b10      	cmp	r3, #16
 800791a:	d104      	bne.n	8007926 <HAL_TIM_PWM_Start_IT+0xf6>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2202      	movs	r2, #2
 8007920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007924:	e003      	b.n	800792e <HAL_TIM_PWM_Start_IT+0xfe>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2202      	movs	r2, #2
 800792a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	2b0c      	cmp	r3, #12
 8007932:	d841      	bhi.n	80079b8 <HAL_TIM_PWM_Start_IT+0x188>
 8007934:	a201      	add	r2, pc, #4	; (adr r2, 800793c <HAL_TIM_PWM_Start_IT+0x10c>)
 8007936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800793a:	bf00      	nop
 800793c:	08007971 	.word	0x08007971
 8007940:	080079b9 	.word	0x080079b9
 8007944:	080079b9 	.word	0x080079b9
 8007948:	080079b9 	.word	0x080079b9
 800794c:	08007983 	.word	0x08007983
 8007950:	080079b9 	.word	0x080079b9
 8007954:	080079b9 	.word	0x080079b9
 8007958:	080079b9 	.word	0x080079b9
 800795c:	08007995 	.word	0x08007995
 8007960:	080079b9 	.word	0x080079b9
 8007964:	080079b9 	.word	0x080079b9
 8007968:	080079b9 	.word	0x080079b9
 800796c:	080079a7 	.word	0x080079a7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68da      	ldr	r2, [r3, #12]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f042 0202 	orr.w	r2, r2, #2
 800797e:	60da      	str	r2, [r3, #12]
      break;
 8007980:	e01b      	b.n	80079ba <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68da      	ldr	r2, [r3, #12]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f042 0204 	orr.w	r2, r2, #4
 8007990:	60da      	str	r2, [r3, #12]
      break;
 8007992:	e012      	b.n	80079ba <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68da      	ldr	r2, [r3, #12]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f042 0208 	orr.w	r2, r2, #8
 80079a2:	60da      	str	r2, [r3, #12]
      break;
 80079a4:	e009      	b.n	80079ba <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68da      	ldr	r2, [r3, #12]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f042 0210 	orr.w	r2, r2, #16
 80079b4:	60da      	str	r2, [r3, #12]
      break;
 80079b6:	e000      	b.n	80079ba <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 80079b8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2201      	movs	r2, #1
 80079c0:	6839      	ldr	r1, [r7, #0]
 80079c2:	4618      	mov	r0, r3
 80079c4:	f001 f80a 	bl	80089dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a35      	ldr	r2, [pc, #212]	; (8007aa4 <HAL_TIM_PWM_Start_IT+0x274>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d013      	beq.n	80079fa <HAL_TIM_PWM_Start_IT+0x1ca>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a34      	ldr	r2, [pc, #208]	; (8007aa8 <HAL_TIM_PWM_Start_IT+0x278>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d00e      	beq.n	80079fa <HAL_TIM_PWM_Start_IT+0x1ca>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a32      	ldr	r2, [pc, #200]	; (8007aac <HAL_TIM_PWM_Start_IT+0x27c>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d009      	beq.n	80079fa <HAL_TIM_PWM_Start_IT+0x1ca>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a31      	ldr	r2, [pc, #196]	; (8007ab0 <HAL_TIM_PWM_Start_IT+0x280>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d004      	beq.n	80079fa <HAL_TIM_PWM_Start_IT+0x1ca>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a2f      	ldr	r2, [pc, #188]	; (8007ab4 <HAL_TIM_PWM_Start_IT+0x284>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d101      	bne.n	80079fe <HAL_TIM_PWM_Start_IT+0x1ce>
 80079fa:	2301      	movs	r3, #1
 80079fc:	e000      	b.n	8007a00 <HAL_TIM_PWM_Start_IT+0x1d0>
 80079fe:	2300      	movs	r3, #0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d007      	beq.n	8007a14 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a12:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a22      	ldr	r2, [pc, #136]	; (8007aa4 <HAL_TIM_PWM_Start_IT+0x274>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d01d      	beq.n	8007a5a <HAL_TIM_PWM_Start_IT+0x22a>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a26:	d018      	beq.n	8007a5a <HAL_TIM_PWM_Start_IT+0x22a>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a22      	ldr	r2, [pc, #136]	; (8007ab8 <HAL_TIM_PWM_Start_IT+0x288>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d013      	beq.n	8007a5a <HAL_TIM_PWM_Start_IT+0x22a>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a21      	ldr	r2, [pc, #132]	; (8007abc <HAL_TIM_PWM_Start_IT+0x28c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d00e      	beq.n	8007a5a <HAL_TIM_PWM_Start_IT+0x22a>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a1f      	ldr	r2, [pc, #124]	; (8007ac0 <HAL_TIM_PWM_Start_IT+0x290>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d009      	beq.n	8007a5a <HAL_TIM_PWM_Start_IT+0x22a>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a17      	ldr	r2, [pc, #92]	; (8007aa8 <HAL_TIM_PWM_Start_IT+0x278>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d004      	beq.n	8007a5a <HAL_TIM_PWM_Start_IT+0x22a>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a15      	ldr	r2, [pc, #84]	; (8007aac <HAL_TIM_PWM_Start_IT+0x27c>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d115      	bne.n	8007a86 <HAL_TIM_PWM_Start_IT+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	4b18      	ldr	r3, [pc, #96]	; (8007ac4 <HAL_TIM_PWM_Start_IT+0x294>)
 8007a62:	4013      	ands	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2b06      	cmp	r3, #6
 8007a6a:	d015      	beq.n	8007a98 <HAL_TIM_PWM_Start_IT+0x268>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a72:	d011      	beq.n	8007a98 <HAL_TIM_PWM_Start_IT+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0201 	orr.w	r2, r2, #1
 8007a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a84:	e008      	b.n	8007a98 <HAL_TIM_PWM_Start_IT+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f042 0201 	orr.w	r2, r2, #1
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	e000      	b.n	8007a9a <HAL_TIM_PWM_Start_IT+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	40012c00 	.word	0x40012c00
 8007aa8:	40013400 	.word	0x40013400
 8007aac:	40014000 	.word	0x40014000
 8007ab0:	40014400 	.word	0x40014400
 8007ab4:	40014800 	.word	0x40014800
 8007ab8:	40000400 	.word	0x40000400
 8007abc:	40000800 	.word	0x40000800
 8007ac0:	40000c00 	.word	0x40000c00
 8007ac4:	00010007 	.word	0x00010007

08007ac8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b0c      	cmp	r3, #12
 8007ad6:	d841      	bhi.n	8007b5c <HAL_TIM_PWM_Stop_IT+0x94>
 8007ad8:	a201      	add	r2, pc, #4	; (adr r2, 8007ae0 <HAL_TIM_PWM_Stop_IT+0x18>)
 8007ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ade:	bf00      	nop
 8007ae0:	08007b15 	.word	0x08007b15
 8007ae4:	08007b5d 	.word	0x08007b5d
 8007ae8:	08007b5d 	.word	0x08007b5d
 8007aec:	08007b5d 	.word	0x08007b5d
 8007af0:	08007b27 	.word	0x08007b27
 8007af4:	08007b5d 	.word	0x08007b5d
 8007af8:	08007b5d 	.word	0x08007b5d
 8007afc:	08007b5d 	.word	0x08007b5d
 8007b00:	08007b39 	.word	0x08007b39
 8007b04:	08007b5d 	.word	0x08007b5d
 8007b08:	08007b5d 	.word	0x08007b5d
 8007b0c:	08007b5d 	.word	0x08007b5d
 8007b10:	08007b4b 	.word	0x08007b4b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	68da      	ldr	r2, [r3, #12]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f022 0202 	bic.w	r2, r2, #2
 8007b22:	60da      	str	r2, [r3, #12]
      break;
 8007b24:	e01b      	b.n	8007b5e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68da      	ldr	r2, [r3, #12]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f022 0204 	bic.w	r2, r2, #4
 8007b34:	60da      	str	r2, [r3, #12]
      break;
 8007b36:	e012      	b.n	8007b5e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68da      	ldr	r2, [r3, #12]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f022 0208 	bic.w	r2, r2, #8
 8007b46:	60da      	str	r2, [r3, #12]
      break;
 8007b48:	e009      	b.n	8007b5e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68da      	ldr	r2, [r3, #12]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f022 0210 	bic.w	r2, r2, #16
 8007b58:	60da      	str	r2, [r3, #12]
      break;
 8007b5a:	e000      	b.n	8007b5e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 8007b5c:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2200      	movs	r2, #0
 8007b64:	6839      	ldr	r1, [r7, #0]
 8007b66:	4618      	mov	r0, r3
 8007b68:	f000 ff38 	bl	80089dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a3e      	ldr	r2, [pc, #248]	; (8007c6c <HAL_TIM_PWM_Stop_IT+0x1a4>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d013      	beq.n	8007b9e <HAL_TIM_PWM_Stop_IT+0xd6>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a3d      	ldr	r2, [pc, #244]	; (8007c70 <HAL_TIM_PWM_Stop_IT+0x1a8>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d00e      	beq.n	8007b9e <HAL_TIM_PWM_Stop_IT+0xd6>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a3b      	ldr	r2, [pc, #236]	; (8007c74 <HAL_TIM_PWM_Stop_IT+0x1ac>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d009      	beq.n	8007b9e <HAL_TIM_PWM_Stop_IT+0xd6>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a3a      	ldr	r2, [pc, #232]	; (8007c78 <HAL_TIM_PWM_Stop_IT+0x1b0>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d004      	beq.n	8007b9e <HAL_TIM_PWM_Stop_IT+0xd6>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a38      	ldr	r2, [pc, #224]	; (8007c7c <HAL_TIM_PWM_Stop_IT+0x1b4>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d101      	bne.n	8007ba2 <HAL_TIM_PWM_Stop_IT+0xda>
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e000      	b.n	8007ba4 <HAL_TIM_PWM_Stop_IT+0xdc>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d017      	beq.n	8007bd8 <HAL_TIM_PWM_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	6a1a      	ldr	r2, [r3, #32]
 8007bae:	f241 1311 	movw	r3, #4369	; 0x1111
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10f      	bne.n	8007bd8 <HAL_TIM_PWM_Stop_IT+0x110>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6a1a      	ldr	r2, [r3, #32]
 8007bbe:	f240 4344 	movw	r3, #1092	; 0x444
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d107      	bne.n	8007bd8 <HAL_TIM_PWM_Stop_IT+0x110>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007bd6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6a1a      	ldr	r2, [r3, #32]
 8007bde:	f241 1311 	movw	r3, #4369	; 0x1111
 8007be2:	4013      	ands	r3, r2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d10f      	bne.n	8007c08 <HAL_TIM_PWM_Stop_IT+0x140>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	6a1a      	ldr	r2, [r3, #32]
 8007bee:	f240 4344 	movw	r3, #1092	; 0x444
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d107      	bne.n	8007c08 <HAL_TIM_PWM_Stop_IT+0x140>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f022 0201 	bic.w	r2, r2, #1
 8007c06:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d104      	bne.n	8007c18 <HAL_TIM_PWM_Stop_IT+0x150>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c16:	e023      	b.n	8007c60 <HAL_TIM_PWM_Stop_IT+0x198>
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	2b04      	cmp	r3, #4
 8007c1c:	d104      	bne.n	8007c28 <HAL_TIM_PWM_Stop_IT+0x160>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c26:	e01b      	b.n	8007c60 <HAL_TIM_PWM_Stop_IT+0x198>
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2b08      	cmp	r3, #8
 8007c2c:	d104      	bne.n	8007c38 <HAL_TIM_PWM_Stop_IT+0x170>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c36:	e013      	b.n	8007c60 <HAL_TIM_PWM_Stop_IT+0x198>
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	2b0c      	cmp	r3, #12
 8007c3c:	d104      	bne.n	8007c48 <HAL_TIM_PWM_Stop_IT+0x180>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c46:	e00b      	b.n	8007c60 <HAL_TIM_PWM_Stop_IT+0x198>
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	2b10      	cmp	r3, #16
 8007c4c:	d104      	bne.n	8007c58 <HAL_TIM_PWM_Stop_IT+0x190>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2201      	movs	r2, #1
 8007c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c56:	e003      	b.n	8007c60 <HAL_TIM_PWM_Stop_IT+0x198>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3708      	adds	r7, #8
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	40012c00 	.word	0x40012c00
 8007c70:	40013400 	.word	0x40013400
 8007c74:	40014000 	.word	0x40014000
 8007c78:	40014400 	.word	0x40014400
 8007c7c:	40014800 	.word	0x40014800

08007c80 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b082      	sub	sp, #8
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b0c      	cmp	r3, #12
 8007c8e:	d855      	bhi.n	8007d3c <HAL_TIM_PWM_Stop_DMA+0xbc>
 8007c90:	a201      	add	r2, pc, #4	; (adr r2, 8007c98 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8007c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c96:	bf00      	nop
 8007c98:	08007ccd 	.word	0x08007ccd
 8007c9c:	08007d3d 	.word	0x08007d3d
 8007ca0:	08007d3d 	.word	0x08007d3d
 8007ca4:	08007d3d 	.word	0x08007d3d
 8007ca8:	08007ce9 	.word	0x08007ce9
 8007cac:	08007d3d 	.word	0x08007d3d
 8007cb0:	08007d3d 	.word	0x08007d3d
 8007cb4:	08007d3d 	.word	0x08007d3d
 8007cb8:	08007d05 	.word	0x08007d05
 8007cbc:	08007d3d 	.word	0x08007d3d
 8007cc0:	08007d3d 	.word	0x08007d3d
 8007cc4:	08007d3d 	.word	0x08007d3d
 8007cc8:	08007d21 	.word	0x08007d21
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	68da      	ldr	r2, [r3, #12]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007cda:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7fc ffbd 	bl	8004c60 <HAL_DMA_Abort_IT>
      break;
 8007ce6:	e02a      	b.n	8007d3e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68da      	ldr	r2, [r3, #12]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cf6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7fc ffaf 	bl	8004c60 <HAL_DMA_Abort_IT>
      break;
 8007d02:	e01c      	b.n	8007d3e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68da      	ldr	r2, [r3, #12]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d12:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f7fc ffa1 	bl	8004c60 <HAL_DMA_Abort_IT>
      break;
 8007d1e:	e00e      	b.n	8007d3e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68da      	ldr	r2, [r3, #12]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d2e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7fc ff93 	bl	8004c60 <HAL_DMA_Abort_IT>
      break;
 8007d3a:	e000      	b.n	8007d3e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 8007d3c:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2200      	movs	r2, #0
 8007d44:	6839      	ldr	r1, [r7, #0]
 8007d46:	4618      	mov	r0, r3
 8007d48:	f000 fe48 	bl	80089dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a3e      	ldr	r2, [pc, #248]	; (8007e4c <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d013      	beq.n	8007d7e <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a3d      	ldr	r2, [pc, #244]	; (8007e50 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d00e      	beq.n	8007d7e <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a3b      	ldr	r2, [pc, #236]	; (8007e54 <HAL_TIM_PWM_Stop_DMA+0x1d4>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d009      	beq.n	8007d7e <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a3a      	ldr	r2, [pc, #232]	; (8007e58 <HAL_TIM_PWM_Stop_DMA+0x1d8>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d004      	beq.n	8007d7e <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a38      	ldr	r2, [pc, #224]	; (8007e5c <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d101      	bne.n	8007d82 <HAL_TIM_PWM_Stop_DMA+0x102>
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e000      	b.n	8007d84 <HAL_TIM_PWM_Stop_DMA+0x104>
 8007d82:	2300      	movs	r3, #0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d017      	beq.n	8007db8 <HAL_TIM_PWM_Stop_DMA+0x138>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6a1a      	ldr	r2, [r3, #32]
 8007d8e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d92:	4013      	ands	r3, r2
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10f      	bne.n	8007db8 <HAL_TIM_PWM_Stop_DMA+0x138>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6a1a      	ldr	r2, [r3, #32]
 8007d9e:	f240 4344 	movw	r3, #1092	; 0x444
 8007da2:	4013      	ands	r3, r2
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d107      	bne.n	8007db8 <HAL_TIM_PWM_Stop_DMA+0x138>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007db6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	6a1a      	ldr	r2, [r3, #32]
 8007dbe:	f241 1311 	movw	r3, #4369	; 0x1111
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d10f      	bne.n	8007de8 <HAL_TIM_PWM_Stop_DMA+0x168>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	6a1a      	ldr	r2, [r3, #32]
 8007dce:	f240 4344 	movw	r3, #1092	; 0x444
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d107      	bne.n	8007de8 <HAL_TIM_PWM_Stop_DMA+0x168>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f022 0201 	bic.w	r2, r2, #1
 8007de6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d104      	bne.n	8007df8 <HAL_TIM_PWM_Stop_DMA+0x178>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007df6:	e023      	b.n	8007e40 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	2b04      	cmp	r3, #4
 8007dfc:	d104      	bne.n	8007e08 <HAL_TIM_PWM_Stop_DMA+0x188>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e06:	e01b      	b.n	8007e40 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	2b08      	cmp	r3, #8
 8007e0c:	d104      	bne.n	8007e18 <HAL_TIM_PWM_Stop_DMA+0x198>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e16:	e013      	b.n	8007e40 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	2b0c      	cmp	r3, #12
 8007e1c:	d104      	bne.n	8007e28 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2201      	movs	r2, #1
 8007e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e26:	e00b      	b.n	8007e40 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	2b10      	cmp	r3, #16
 8007e2c:	d104      	bne.n	8007e38 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e36:	e003      	b.n	8007e40 <HAL_TIM_PWM_Stop_DMA+0x1c0>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	40012c00 	.word	0x40012c00
 8007e50:	40013400 	.word	0x40013400
 8007e54:	40014000 	.word	0x40014000
 8007e58:	40014400 	.word	0x40014400
 8007e5c:	40014800 	.word	0x40014800

08007e60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	f003 0302 	and.w	r3, r3, #2
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	d122      	bne.n	8007ebc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	f003 0302 	and.w	r3, r3, #2
 8007e80:	2b02      	cmp	r3, #2
 8007e82:	d11b      	bne.n	8007ebc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f06f 0202 	mvn.w	r2, #2
 8007e8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	f003 0303 	and.w	r3, r3, #3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fa16 	bl	80082d4 <HAL_TIM_IC_CaptureCallback>
 8007ea8:	e005      	b.n	8007eb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 fa08 	bl	80082c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f7f9 f82b 	bl	8000f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	f003 0304 	and.w	r3, r3, #4
 8007ec6:	2b04      	cmp	r3, #4
 8007ec8:	d122      	bne.n	8007f10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	f003 0304 	and.w	r3, r3, #4
 8007ed4:	2b04      	cmp	r3, #4
 8007ed6:	d11b      	bne.n	8007f10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f06f 0204 	mvn.w	r2, #4
 8007ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2202      	movs	r2, #2
 8007ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	699b      	ldr	r3, [r3, #24]
 8007eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d003      	beq.n	8007efe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f9ec 	bl	80082d4 <HAL_TIM_IC_CaptureCallback>
 8007efc:	e005      	b.n	8007f0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f9de 	bl	80082c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f7f9 f801 	bl	8000f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	f003 0308 	and.w	r3, r3, #8
 8007f1a:	2b08      	cmp	r3, #8
 8007f1c:	d122      	bne.n	8007f64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	f003 0308 	and.w	r3, r3, #8
 8007f28:	2b08      	cmp	r3, #8
 8007f2a:	d11b      	bne.n	8007f64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f06f 0208 	mvn.w	r2, #8
 8007f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2204      	movs	r2, #4
 8007f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	f003 0303 	and.w	r3, r3, #3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 f9c2 	bl	80082d4 <HAL_TIM_IC_CaptureCallback>
 8007f50:	e005      	b.n	8007f5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f9b4 	bl	80082c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f7f8 ffd7 	bl	8000f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	f003 0310 	and.w	r3, r3, #16
 8007f6e:	2b10      	cmp	r3, #16
 8007f70:	d122      	bne.n	8007fb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	f003 0310 	and.w	r3, r3, #16
 8007f7c:	2b10      	cmp	r3, #16
 8007f7e:	d11b      	bne.n	8007fb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f06f 0210 	mvn.w	r2, #16
 8007f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2208      	movs	r2, #8
 8007f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	69db      	ldr	r3, [r3, #28]
 8007f96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f998 	bl	80082d4 <HAL_TIM_IC_CaptureCallback>
 8007fa4:	e005      	b.n	8007fb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f98a 	bl	80082c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f7f8 ffad 	bl	8000f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	691b      	ldr	r3, [r3, #16]
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d10e      	bne.n	8007fe4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68db      	ldr	r3, [r3, #12]
 8007fcc:	f003 0301 	and.w	r3, r3, #1
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d107      	bne.n	8007fe4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f06f 0201 	mvn.w	r2, #1
 8007fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f7f9 ff1c 	bl	8001e1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fee:	2b80      	cmp	r3, #128	; 0x80
 8007ff0:	d10e      	bne.n	8008010 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ffc:	2b80      	cmp	r3, #128	; 0x80
 8007ffe:	d107      	bne.n	8008010 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fe1c 	bl	8008c48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800801a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800801e:	d10e      	bne.n	800803e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800802a:	2b80      	cmp	r3, #128	; 0x80
 800802c:	d107      	bne.n	800803e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fe0f 	bl	8008c5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008048:	2b40      	cmp	r3, #64	; 0x40
 800804a:	d10e      	bne.n	800806a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008056:	2b40      	cmp	r3, #64	; 0x40
 8008058:	d107      	bne.n	800806a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 f93f 	bl	80082e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	f003 0320 	and.w	r3, r3, #32
 8008074:	2b20      	cmp	r3, #32
 8008076:	d10e      	bne.n	8008096 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	f003 0320 	and.w	r3, r3, #32
 8008082:	2b20      	cmp	r3, #32
 8008084:	d107      	bne.n	8008096 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f06f 0220 	mvn.w	r2, #32
 800808e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 fdcf 	bl	8008c34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008096:	bf00      	nop
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
	...

080080a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	60f8      	str	r0, [r7, #12]
 80080a8:	60b9      	str	r1, [r7, #8]
 80080aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d101      	bne.n	80080ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80080b6:	2302      	movs	r3, #2
 80080b8:	e0fd      	b.n	80082b6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2b14      	cmp	r3, #20
 80080c6:	f200 80f0 	bhi.w	80082aa <HAL_TIM_PWM_ConfigChannel+0x20a>
 80080ca:	a201      	add	r2, pc, #4	; (adr r2, 80080d0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80080cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080d0:	08008125 	.word	0x08008125
 80080d4:	080082ab 	.word	0x080082ab
 80080d8:	080082ab 	.word	0x080082ab
 80080dc:	080082ab 	.word	0x080082ab
 80080e0:	08008165 	.word	0x08008165
 80080e4:	080082ab 	.word	0x080082ab
 80080e8:	080082ab 	.word	0x080082ab
 80080ec:	080082ab 	.word	0x080082ab
 80080f0:	080081a7 	.word	0x080081a7
 80080f4:	080082ab 	.word	0x080082ab
 80080f8:	080082ab 	.word	0x080082ab
 80080fc:	080082ab 	.word	0x080082ab
 8008100:	080081e7 	.word	0x080081e7
 8008104:	080082ab 	.word	0x080082ab
 8008108:	080082ab 	.word	0x080082ab
 800810c:	080082ab 	.word	0x080082ab
 8008110:	08008229 	.word	0x08008229
 8008114:	080082ab 	.word	0x080082ab
 8008118:	080082ab 	.word	0x080082ab
 800811c:	080082ab 	.word	0x080082ab
 8008120:	08008269 	.word	0x08008269
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68b9      	ldr	r1, [r7, #8]
 800812a:	4618      	mov	r0, r3
 800812c:	f000 f980 	bl	8008430 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	699a      	ldr	r2, [r3, #24]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f042 0208 	orr.w	r2, r2, #8
 800813e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	699a      	ldr	r2, [r3, #24]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f022 0204 	bic.w	r2, r2, #4
 800814e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	6999      	ldr	r1, [r3, #24]
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	691a      	ldr	r2, [r3, #16]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	430a      	orrs	r2, r1
 8008160:	619a      	str	r2, [r3, #24]
      break;
 8008162:	e0a3      	b.n	80082ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	68b9      	ldr	r1, [r7, #8]
 800816a:	4618      	mov	r0, r3
 800816c:	f000 f9f0 	bl	8008550 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	699a      	ldr	r2, [r3, #24]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800817e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	699a      	ldr	r2, [r3, #24]
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800818e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6999      	ldr	r1, [r3, #24]
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	021a      	lsls	r2, r3, #8
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	430a      	orrs	r2, r1
 80081a2:	619a      	str	r2, [r3, #24]
      break;
 80081a4:	e082      	b.n	80082ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68b9      	ldr	r1, [r7, #8]
 80081ac:	4618      	mov	r0, r3
 80081ae:	f000 fa59 	bl	8008664 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	69da      	ldr	r2, [r3, #28]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f042 0208 	orr.w	r2, r2, #8
 80081c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69da      	ldr	r2, [r3, #28]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 0204 	bic.w	r2, r2, #4
 80081d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	69d9      	ldr	r1, [r3, #28]
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	691a      	ldr	r2, [r3, #16]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	61da      	str	r2, [r3, #28]
      break;
 80081e4:	e062      	b.n	80082ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	68b9      	ldr	r1, [r7, #8]
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fac1 	bl	8008774 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	69da      	ldr	r2, [r3, #28]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	69da      	ldr	r2, [r3, #28]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	69d9      	ldr	r1, [r3, #28]
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	691b      	ldr	r3, [r3, #16]
 800821c:	021a      	lsls	r2, r3, #8
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	430a      	orrs	r2, r1
 8008224:	61da      	str	r2, [r3, #28]
      break;
 8008226:	e041      	b.n	80082ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	68b9      	ldr	r1, [r7, #8]
 800822e:	4618      	mov	r0, r3
 8008230:	f000 fb0a 	bl	8008848 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f042 0208 	orr.w	r2, r2, #8
 8008242:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 0204 	bic.w	r2, r2, #4
 8008252:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	691a      	ldr	r2, [r3, #16]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008266:	e021      	b.n	80082ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68b9      	ldr	r1, [r7, #8]
 800826e:	4618      	mov	r0, r3
 8008270:	f000 fb4e 	bl	8008910 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008282:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008292:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	021a      	lsls	r2, r3, #8
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	430a      	orrs	r2, r1
 80082a6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80082a8:	e000      	b.n	80082ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80082aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop

080082c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a40      	ldr	r2, [pc, #256]	; (8008410 <TIM_Base_SetConfig+0x114>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d013      	beq.n	800833c <TIM_Base_SetConfig+0x40>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800831a:	d00f      	beq.n	800833c <TIM_Base_SetConfig+0x40>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a3d      	ldr	r2, [pc, #244]	; (8008414 <TIM_Base_SetConfig+0x118>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d00b      	beq.n	800833c <TIM_Base_SetConfig+0x40>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a3c      	ldr	r2, [pc, #240]	; (8008418 <TIM_Base_SetConfig+0x11c>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d007      	beq.n	800833c <TIM_Base_SetConfig+0x40>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a3b      	ldr	r2, [pc, #236]	; (800841c <TIM_Base_SetConfig+0x120>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d003      	beq.n	800833c <TIM_Base_SetConfig+0x40>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4a3a      	ldr	r2, [pc, #232]	; (8008420 <TIM_Base_SetConfig+0x124>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d108      	bne.n	800834e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	4313      	orrs	r3, r2
 800834c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a2f      	ldr	r2, [pc, #188]	; (8008410 <TIM_Base_SetConfig+0x114>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d01f      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800835c:	d01b      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a2c      	ldr	r2, [pc, #176]	; (8008414 <TIM_Base_SetConfig+0x118>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d017      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a2b      	ldr	r2, [pc, #172]	; (8008418 <TIM_Base_SetConfig+0x11c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d013      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a2a      	ldr	r2, [pc, #168]	; (800841c <TIM_Base_SetConfig+0x120>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d00f      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a29      	ldr	r2, [pc, #164]	; (8008420 <TIM_Base_SetConfig+0x124>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d00b      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a28      	ldr	r2, [pc, #160]	; (8008424 <TIM_Base_SetConfig+0x128>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d007      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a27      	ldr	r2, [pc, #156]	; (8008428 <TIM_Base_SetConfig+0x12c>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d003      	beq.n	8008396 <TIM_Base_SetConfig+0x9a>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a26      	ldr	r2, [pc, #152]	; (800842c <TIM_Base_SetConfig+0x130>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d108      	bne.n	80083a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800839c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a10      	ldr	r2, [pc, #64]	; (8008410 <TIM_Base_SetConfig+0x114>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d00f      	beq.n	80083f4 <TIM_Base_SetConfig+0xf8>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a12      	ldr	r2, [pc, #72]	; (8008420 <TIM_Base_SetConfig+0x124>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d00b      	beq.n	80083f4 <TIM_Base_SetConfig+0xf8>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a11      	ldr	r2, [pc, #68]	; (8008424 <TIM_Base_SetConfig+0x128>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d007      	beq.n	80083f4 <TIM_Base_SetConfig+0xf8>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a10      	ldr	r2, [pc, #64]	; (8008428 <TIM_Base_SetConfig+0x12c>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d003      	beq.n	80083f4 <TIM_Base_SetConfig+0xf8>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a0f      	ldr	r2, [pc, #60]	; (800842c <TIM_Base_SetConfig+0x130>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d103      	bne.n	80083fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	691a      	ldr	r2, [r3, #16]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	615a      	str	r2, [r3, #20]
}
 8008402:	bf00      	nop
 8008404:	3714      	adds	r7, #20
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr
 800840e:	bf00      	nop
 8008410:	40012c00 	.word	0x40012c00
 8008414:	40000400 	.word	0x40000400
 8008418:	40000800 	.word	0x40000800
 800841c:	40000c00 	.word	0x40000c00
 8008420:	40013400 	.word	0x40013400
 8008424:	40014000 	.word	0x40014000
 8008428:	40014400 	.word	0x40014400
 800842c:	40014800 	.word	0x40014800

08008430 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008430:	b480      	push	{r7}
 8008432:	b087      	sub	sp, #28
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	f023 0201 	bic.w	r2, r3, #1
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a1b      	ldr	r3, [r3, #32]
 800844a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	699b      	ldr	r3, [r3, #24]
 8008456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800845e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 0303 	bic.w	r3, r3, #3
 800846a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	4313      	orrs	r3, r2
 8008474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	f023 0302 	bic.w	r3, r3, #2
 800847c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	4313      	orrs	r3, r2
 8008486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a2c      	ldr	r2, [pc, #176]	; (800853c <TIM_OC1_SetConfig+0x10c>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d00f      	beq.n	80084b0 <TIM_OC1_SetConfig+0x80>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a2b      	ldr	r2, [pc, #172]	; (8008540 <TIM_OC1_SetConfig+0x110>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d00b      	beq.n	80084b0 <TIM_OC1_SetConfig+0x80>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a2a      	ldr	r2, [pc, #168]	; (8008544 <TIM_OC1_SetConfig+0x114>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d007      	beq.n	80084b0 <TIM_OC1_SetConfig+0x80>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a29      	ldr	r2, [pc, #164]	; (8008548 <TIM_OC1_SetConfig+0x118>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d003      	beq.n	80084b0 <TIM_OC1_SetConfig+0x80>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a28      	ldr	r2, [pc, #160]	; (800854c <TIM_OC1_SetConfig+0x11c>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d10c      	bne.n	80084ca <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	f023 0308 	bic.w	r3, r3, #8
 80084b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	68db      	ldr	r3, [r3, #12]
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	4313      	orrs	r3, r2
 80084c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	f023 0304 	bic.w	r3, r3, #4
 80084c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4a1b      	ldr	r2, [pc, #108]	; (800853c <TIM_OC1_SetConfig+0x10c>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d00f      	beq.n	80084f2 <TIM_OC1_SetConfig+0xc2>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	4a1a      	ldr	r2, [pc, #104]	; (8008540 <TIM_OC1_SetConfig+0x110>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d00b      	beq.n	80084f2 <TIM_OC1_SetConfig+0xc2>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a19      	ldr	r2, [pc, #100]	; (8008544 <TIM_OC1_SetConfig+0x114>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d007      	beq.n	80084f2 <TIM_OC1_SetConfig+0xc2>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4a18      	ldr	r2, [pc, #96]	; (8008548 <TIM_OC1_SetConfig+0x118>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d003      	beq.n	80084f2 <TIM_OC1_SetConfig+0xc2>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a17      	ldr	r2, [pc, #92]	; (800854c <TIM_OC1_SetConfig+0x11c>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d111      	bne.n	8008516 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	693a      	ldr	r2, [r7, #16]
 8008508:	4313      	orrs	r3, r2
 800850a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	699b      	ldr	r3, [r3, #24]
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	4313      	orrs	r3, r2
 8008514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	68fa      	ldr	r2, [r7, #12]
 8008520:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	697a      	ldr	r2, [r7, #20]
 800852e:	621a      	str	r2, [r3, #32]
}
 8008530:	bf00      	nop
 8008532:	371c      	adds	r7, #28
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr
 800853c:	40012c00 	.word	0x40012c00
 8008540:	40013400 	.word	0x40013400
 8008544:	40014000 	.word	0x40014000
 8008548:	40014400 	.word	0x40014400
 800854c:	40014800 	.word	0x40014800

08008550 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008550:	b480      	push	{r7}
 8008552:	b087      	sub	sp, #28
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a1b      	ldr	r3, [r3, #32]
 800855e:	f023 0210 	bic.w	r2, r3, #16
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6a1b      	ldr	r3, [r3, #32]
 800856a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	699b      	ldr	r3, [r3, #24]
 8008576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800857e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800858a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	021b      	lsls	r3, r3, #8
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	4313      	orrs	r3, r2
 8008596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	f023 0320 	bic.w	r3, r3, #32
 800859e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	011b      	lsls	r3, r3, #4
 80085a6:	697a      	ldr	r2, [r7, #20]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	4a28      	ldr	r2, [pc, #160]	; (8008650 <TIM_OC2_SetConfig+0x100>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d003      	beq.n	80085bc <TIM_OC2_SetConfig+0x6c>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a27      	ldr	r2, [pc, #156]	; (8008654 <TIM_OC2_SetConfig+0x104>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d10d      	bne.n	80085d8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	011b      	lsls	r3, r3, #4
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	4a1d      	ldr	r2, [pc, #116]	; (8008650 <TIM_OC2_SetConfig+0x100>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d00f      	beq.n	8008600 <TIM_OC2_SetConfig+0xb0>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a1c      	ldr	r2, [pc, #112]	; (8008654 <TIM_OC2_SetConfig+0x104>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d00b      	beq.n	8008600 <TIM_OC2_SetConfig+0xb0>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a1b      	ldr	r2, [pc, #108]	; (8008658 <TIM_OC2_SetConfig+0x108>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d007      	beq.n	8008600 <TIM_OC2_SetConfig+0xb0>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a1a      	ldr	r2, [pc, #104]	; (800865c <TIM_OC2_SetConfig+0x10c>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d003      	beq.n	8008600 <TIM_OC2_SetConfig+0xb0>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a19      	ldr	r2, [pc, #100]	; (8008660 <TIM_OC2_SetConfig+0x110>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d113      	bne.n	8008628 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008606:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800860e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	693a      	ldr	r2, [r7, #16]
 8008618:	4313      	orrs	r3, r2
 800861a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	699b      	ldr	r3, [r3, #24]
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	4313      	orrs	r3, r2
 8008626:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	693a      	ldr	r2, [r7, #16]
 800862c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	621a      	str	r2, [r3, #32]
}
 8008642:	bf00      	nop
 8008644:	371c      	adds	r7, #28
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop
 8008650:	40012c00 	.word	0x40012c00
 8008654:	40013400 	.word	0x40013400
 8008658:	40014000 	.word	0x40014000
 800865c:	40014400 	.word	0x40014400
 8008660:	40014800 	.word	0x40014800

08008664 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008664:	b480      	push	{r7}
 8008666:	b087      	sub	sp, #28
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a1b      	ldr	r3, [r3, #32]
 8008672:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a1b      	ldr	r3, [r3, #32]
 800867e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	69db      	ldr	r3, [r3, #28]
 800868a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f023 0303 	bic.w	r3, r3, #3
 800869e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	021b      	lsls	r3, r3, #8
 80086b8:	697a      	ldr	r2, [r7, #20]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a27      	ldr	r2, [pc, #156]	; (8008760 <TIM_OC3_SetConfig+0xfc>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d003      	beq.n	80086ce <TIM_OC3_SetConfig+0x6a>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a26      	ldr	r2, [pc, #152]	; (8008764 <TIM_OC3_SetConfig+0x100>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d10d      	bne.n	80086ea <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	021b      	lsls	r3, r3, #8
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80086e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a1c      	ldr	r2, [pc, #112]	; (8008760 <TIM_OC3_SetConfig+0xfc>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d00f      	beq.n	8008712 <TIM_OC3_SetConfig+0xae>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	4a1b      	ldr	r2, [pc, #108]	; (8008764 <TIM_OC3_SetConfig+0x100>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d00b      	beq.n	8008712 <TIM_OC3_SetConfig+0xae>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	4a1a      	ldr	r2, [pc, #104]	; (8008768 <TIM_OC3_SetConfig+0x104>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d007      	beq.n	8008712 <TIM_OC3_SetConfig+0xae>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a19      	ldr	r2, [pc, #100]	; (800876c <TIM_OC3_SetConfig+0x108>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d003      	beq.n	8008712 <TIM_OC3_SetConfig+0xae>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a18      	ldr	r2, [pc, #96]	; (8008770 <TIM_OC3_SetConfig+0x10c>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d113      	bne.n	800873a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	695b      	ldr	r3, [r3, #20]
 8008726:	011b      	lsls	r3, r3, #4
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	4313      	orrs	r3, r2
 800872c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	011b      	lsls	r3, r3, #4
 8008734:	693a      	ldr	r2, [r7, #16]
 8008736:	4313      	orrs	r3, r2
 8008738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	685a      	ldr	r2, [r3, #4]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	697a      	ldr	r2, [r7, #20]
 8008752:	621a      	str	r2, [r3, #32]
}
 8008754:	bf00      	nop
 8008756:	371c      	adds	r7, #28
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr
 8008760:	40012c00 	.word	0x40012c00
 8008764:	40013400 	.word	0x40013400
 8008768:	40014000 	.word	0x40014000
 800876c:	40014400 	.word	0x40014400
 8008770:	40014800 	.word	0x40014800

08008774 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008774:	b480      	push	{r7}
 8008776:	b087      	sub	sp, #28
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a1b      	ldr	r3, [r3, #32]
 8008782:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a1b      	ldr	r3, [r3, #32]
 800878e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80087a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	021b      	lsls	r3, r3, #8
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	031b      	lsls	r3, r3, #12
 80087ca:	693a      	ldr	r2, [r7, #16]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a18      	ldr	r2, [pc, #96]	; (8008834 <TIM_OC4_SetConfig+0xc0>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d00f      	beq.n	80087f8 <TIM_OC4_SetConfig+0x84>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a17      	ldr	r2, [pc, #92]	; (8008838 <TIM_OC4_SetConfig+0xc4>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d00b      	beq.n	80087f8 <TIM_OC4_SetConfig+0x84>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a16      	ldr	r2, [pc, #88]	; (800883c <TIM_OC4_SetConfig+0xc8>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d007      	beq.n	80087f8 <TIM_OC4_SetConfig+0x84>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	4a15      	ldr	r2, [pc, #84]	; (8008840 <TIM_OC4_SetConfig+0xcc>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d003      	beq.n	80087f8 <TIM_OC4_SetConfig+0x84>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	4a14      	ldr	r2, [pc, #80]	; (8008844 <TIM_OC4_SetConfig+0xd0>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d109      	bne.n	800880c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	695b      	ldr	r3, [r3, #20]
 8008804:	019b      	lsls	r3, r3, #6
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	693a      	ldr	r2, [r7, #16]
 8008824:	621a      	str	r2, [r3, #32]
}
 8008826:	bf00      	nop
 8008828:	371c      	adds	r7, #28
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	40012c00 	.word	0x40012c00
 8008838:	40013400 	.word	0x40013400
 800883c:	40014000 	.word	0x40014000
 8008840:	40014400 	.word	0x40014400
 8008844:	40014800 	.word	0x40014800

08008848 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008848:	b480      	push	{r7}
 800884a:	b087      	sub	sp, #28
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a1b      	ldr	r3, [r3, #32]
 8008856:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a1b      	ldr	r3, [r3, #32]
 8008862:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800886e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800887a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	4313      	orrs	r3, r2
 8008884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800888c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	041b      	lsls	r3, r3, #16
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	4313      	orrs	r3, r2
 8008898:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	4a17      	ldr	r2, [pc, #92]	; (80088fc <TIM_OC5_SetConfig+0xb4>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d00f      	beq.n	80088c2 <TIM_OC5_SetConfig+0x7a>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	4a16      	ldr	r2, [pc, #88]	; (8008900 <TIM_OC5_SetConfig+0xb8>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d00b      	beq.n	80088c2 <TIM_OC5_SetConfig+0x7a>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4a15      	ldr	r2, [pc, #84]	; (8008904 <TIM_OC5_SetConfig+0xbc>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d007      	beq.n	80088c2 <TIM_OC5_SetConfig+0x7a>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a14      	ldr	r2, [pc, #80]	; (8008908 <TIM_OC5_SetConfig+0xc0>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d003      	beq.n	80088c2 <TIM_OC5_SetConfig+0x7a>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a13      	ldr	r2, [pc, #76]	; (800890c <TIM_OC5_SetConfig+0xc4>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d109      	bne.n	80088d6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	695b      	ldr	r3, [r3, #20]
 80088ce:	021b      	lsls	r3, r3, #8
 80088d0:	697a      	ldr	r2, [r7, #20]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	697a      	ldr	r2, [r7, #20]
 80088da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	685a      	ldr	r2, [r3, #4]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	621a      	str	r2, [r3, #32]
}
 80088f0:	bf00      	nop
 80088f2:	371c      	adds	r7, #28
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	40012c00 	.word	0x40012c00
 8008900:	40013400 	.word	0x40013400
 8008904:	40014000 	.word	0x40014000
 8008908:	40014400 	.word	0x40014400
 800890c:	40014800 	.word	0x40014800

08008910 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008910:	b480      	push	{r7}
 8008912:	b087      	sub	sp, #28
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a1b      	ldr	r3, [r3, #32]
 800891e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800893e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	021b      	lsls	r3, r3, #8
 800894a:	68fa      	ldr	r2, [r7, #12]
 800894c:	4313      	orrs	r3, r2
 800894e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	051b      	lsls	r3, r3, #20
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	4313      	orrs	r3, r2
 8008962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a18      	ldr	r2, [pc, #96]	; (80089c8 <TIM_OC6_SetConfig+0xb8>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d00f      	beq.n	800898c <TIM_OC6_SetConfig+0x7c>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a17      	ldr	r2, [pc, #92]	; (80089cc <TIM_OC6_SetConfig+0xbc>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d00b      	beq.n	800898c <TIM_OC6_SetConfig+0x7c>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a16      	ldr	r2, [pc, #88]	; (80089d0 <TIM_OC6_SetConfig+0xc0>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d007      	beq.n	800898c <TIM_OC6_SetConfig+0x7c>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a15      	ldr	r2, [pc, #84]	; (80089d4 <TIM_OC6_SetConfig+0xc4>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d003      	beq.n	800898c <TIM_OC6_SetConfig+0x7c>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4a14      	ldr	r2, [pc, #80]	; (80089d8 <TIM_OC6_SetConfig+0xc8>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d109      	bne.n	80089a0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008992:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	695b      	ldr	r3, [r3, #20]
 8008998:	029b      	lsls	r3, r3, #10
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	4313      	orrs	r3, r2
 800899e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	697a      	ldr	r2, [r7, #20]
 80089a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	685a      	ldr	r2, [r3, #4]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	621a      	str	r2, [r3, #32]
}
 80089ba:	bf00      	nop
 80089bc:	371c      	adds	r7, #28
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	40012c00 	.word	0x40012c00
 80089cc:	40013400 	.word	0x40013400
 80089d0:	40014000 	.word	0x40014000
 80089d4:	40014400 	.word	0x40014400
 80089d8:	40014800 	.word	0x40014800

080089dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80089dc:	b480      	push	{r7}
 80089de:	b087      	sub	sp, #28
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	f003 031f 	and.w	r3, r3, #31
 80089ee:	2201      	movs	r2, #1
 80089f0:	fa02 f303 	lsl.w	r3, r2, r3
 80089f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6a1a      	ldr	r2, [r3, #32]
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	43db      	mvns	r3, r3
 80089fe:	401a      	ands	r2, r3
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6a1a      	ldr	r2, [r3, #32]
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	f003 031f 	and.w	r3, r3, #31
 8008a0e:	6879      	ldr	r1, [r7, #4]
 8008a10:	fa01 f303 	lsl.w	r3, r1, r3
 8008a14:	431a      	orrs	r2, r3
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	621a      	str	r2, [r3, #32]
}
 8008a1a:	bf00      	nop
 8008a1c:	371c      	adds	r7, #28
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
	...

08008a28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d101      	bne.n	8008a40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a3c:	2302      	movs	r3, #2
 8008a3e:	e068      	b.n	8008b12 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2202      	movs	r2, #2
 8008a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a2e      	ldr	r2, [pc, #184]	; (8008b20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d004      	beq.n	8008a74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a2d      	ldr	r2, [pc, #180]	; (8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d108      	bne.n	8008a86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008a7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a1e      	ldr	r2, [pc, #120]	; (8008b20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d01d      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ab2:	d018      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a1b      	ldr	r2, [pc, #108]	; (8008b28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d013      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a1a      	ldr	r2, [pc, #104]	; (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d00e      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a18      	ldr	r2, [pc, #96]	; (8008b30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d009      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a13      	ldr	r2, [pc, #76]	; (8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d004      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a14      	ldr	r2, [pc, #80]	; (8008b34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d10c      	bne.n	8008b00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3714      	adds	r7, #20
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop
 8008b20:	40012c00 	.word	0x40012c00
 8008b24:	40013400 	.word	0x40013400
 8008b28:	40000400 	.word	0x40000400
 8008b2c:	40000800 	.word	0x40000800
 8008b30:	40000c00 	.word	0x40000c00
 8008b34:	40014000 	.word	0x40014000

08008b38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b42:	2300      	movs	r3, #0
 8008b44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d101      	bne.n	8008b54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b50:	2302      	movs	r3, #2
 8008b52:	e065      	b.n	8008c20 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	68db      	ldr	r3, [r3, #12]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	699b      	ldr	r3, [r3, #24]
 8008bc8:	041b      	lsls	r3, r3, #16
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a16      	ldr	r2, [pc, #88]	; (8008c2c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d004      	beq.n	8008be2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a14      	ldr	r2, [pc, #80]	; (8008c30 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d115      	bne.n	8008c0e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bec:	051b      	lsls	r3, r3, #20
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	69db      	ldr	r3, [r3, #28]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68fa      	ldr	r2, [r7, #12]
 8008c14:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3714      	adds	r7, #20
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	40012c00 	.word	0x40012c00
 8008c30:	40013400 	.word	0x40013400

08008c34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c3c:	bf00      	nop
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008c64:	bf00      	nop
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d101      	bne.n	8008c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e040      	b.n	8008d04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d106      	bne.n	8008c98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7fa f9ca 	bl	800302c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2224      	movs	r2, #36	; 0x24
 8008c9c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f022 0201 	bic.w	r2, r2, #1
 8008cac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f8c0 	bl	8008e34 <UART_SetConfig>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d101      	bne.n	8008cbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e022      	b.n	8008d04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d002      	beq.n	8008ccc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 fb3e 	bl	8009348 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	685a      	ldr	r2, [r3, #4]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	689a      	ldr	r2, [r3, #8]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f042 0201 	orr.w	r2, r2, #1
 8008cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fbc5 	bl	800948c <UART_CheckIdleState>
 8008d02:	4603      	mov	r3, r0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3708      	adds	r7, #8
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b08a      	sub	sp, #40	; 0x28
 8008d10:	af02      	add	r7, sp, #8
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	603b      	str	r3, [r7, #0]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d20:	2b20      	cmp	r3, #32
 8008d22:	f040 8082 	bne.w	8008e2a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <HAL_UART_Transmit+0x26>
 8008d2c:	88fb      	ldrh	r3, [r7, #6]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d101      	bne.n	8008d36 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e07a      	b.n	8008e2c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d101      	bne.n	8008d44 <HAL_UART_Transmit+0x38>
 8008d40:	2302      	movs	r3, #2
 8008d42:	e073      	b.n	8008e2c <HAL_UART_Transmit+0x120>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2221      	movs	r2, #33	; 0x21
 8008d58:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d5a:	f7fa fb9d 	bl	8003498 <HAL_GetTick>
 8008d5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	88fa      	ldrh	r2, [r7, #6]
 8008d64:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	88fa      	ldrh	r2, [r7, #6]
 8008d6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d78:	d108      	bne.n	8008d8c <HAL_UART_Transmit+0x80>
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d104      	bne.n	8008d8c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008d82:	2300      	movs	r3, #0
 8008d84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	61bb      	str	r3, [r7, #24]
 8008d8a:	e003      	b.n	8008d94 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d90:	2300      	movs	r3, #0
 8008d92:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008d9c:	e02d      	b.n	8008dfa <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	2200      	movs	r2, #0
 8008da6:	2180      	movs	r1, #128	; 0x80
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 fbb8 	bl	800951e <UART_WaitOnFlagUntilTimeout>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d001      	beq.n	8008db8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e039      	b.n	8008e2c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d10b      	bne.n	8008dd6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	881a      	ldrh	r2, [r3, #0]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dca:	b292      	uxth	r2, r2
 8008dcc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	3302      	adds	r3, #2
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	e008      	b.n	8008de8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	781a      	ldrb	r2, [r3, #0]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	b292      	uxth	r2, r2
 8008de0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	3301      	adds	r3, #1
 8008de6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	3b01      	subs	r3, #1
 8008df2:	b29a      	uxth	r2, r3
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1cb      	bne.n	8008d9e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	9300      	str	r3, [sp, #0]
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	2140      	movs	r1, #64	; 0x40
 8008e10:	68f8      	ldr	r0, [r7, #12]
 8008e12:	f000 fb84 	bl	800951e <UART_WaitOnFlagUntilTimeout>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d001      	beq.n	8008e20 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	e005      	b.n	8008e2c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2220      	movs	r2, #32
 8008e24:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008e26:	2300      	movs	r3, #0
 8008e28:	e000      	b.n	8008e2c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008e2a:	2302      	movs	r3, #2
  }
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3720      	adds	r7, #32
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e34:	b5b0      	push	{r4, r5, r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	689a      	ldr	r2, [r3, #8]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	431a      	orrs	r2, r3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	431a      	orrs	r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	4bad      	ldr	r3, [pc, #692]	; (8009114 <UART_SetConfig+0x2e0>)
 8008e60:	4013      	ands	r3, r2
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	6812      	ldr	r2, [r2, #0]
 8008e66:	69f9      	ldr	r1, [r7, #28]
 8008e68:	430b      	orrs	r3, r1
 8008e6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68da      	ldr	r2, [r3, #12]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	430a      	orrs	r2, r1
 8008e80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4aa2      	ldr	r2, [pc, #648]	; (8009118 <UART_SetConfig+0x2e4>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d004      	beq.n	8008e9c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	69fa      	ldr	r2, [r7, #28]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	69fa      	ldr	r2, [r7, #28]
 8008eac:	430a      	orrs	r2, r1
 8008eae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a99      	ldr	r2, [pc, #612]	; (800911c <UART_SetConfig+0x2e8>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d121      	bne.n	8008efe <UART_SetConfig+0xca>
 8008eba:	4b99      	ldr	r3, [pc, #612]	; (8009120 <UART_SetConfig+0x2ec>)
 8008ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ec0:	f003 0303 	and.w	r3, r3, #3
 8008ec4:	2b03      	cmp	r3, #3
 8008ec6:	d817      	bhi.n	8008ef8 <UART_SetConfig+0xc4>
 8008ec8:	a201      	add	r2, pc, #4	; (adr r2, 8008ed0 <UART_SetConfig+0x9c>)
 8008eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ece:	bf00      	nop
 8008ed0:	08008ee1 	.word	0x08008ee1
 8008ed4:	08008eed 	.word	0x08008eed
 8008ed8:	08008ee7 	.word	0x08008ee7
 8008edc:	08008ef3 	.word	0x08008ef3
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	76fb      	strb	r3, [r7, #27]
 8008ee4:	e0e7      	b.n	80090b6 <UART_SetConfig+0x282>
 8008ee6:	2302      	movs	r3, #2
 8008ee8:	76fb      	strb	r3, [r7, #27]
 8008eea:	e0e4      	b.n	80090b6 <UART_SetConfig+0x282>
 8008eec:	2304      	movs	r3, #4
 8008eee:	76fb      	strb	r3, [r7, #27]
 8008ef0:	e0e1      	b.n	80090b6 <UART_SetConfig+0x282>
 8008ef2:	2308      	movs	r3, #8
 8008ef4:	76fb      	strb	r3, [r7, #27]
 8008ef6:	e0de      	b.n	80090b6 <UART_SetConfig+0x282>
 8008ef8:	2310      	movs	r3, #16
 8008efa:	76fb      	strb	r3, [r7, #27]
 8008efc:	e0db      	b.n	80090b6 <UART_SetConfig+0x282>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a88      	ldr	r2, [pc, #544]	; (8009124 <UART_SetConfig+0x2f0>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d132      	bne.n	8008f6e <UART_SetConfig+0x13a>
 8008f08:	4b85      	ldr	r3, [pc, #532]	; (8009120 <UART_SetConfig+0x2ec>)
 8008f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f0e:	f003 030c 	and.w	r3, r3, #12
 8008f12:	2b0c      	cmp	r3, #12
 8008f14:	d828      	bhi.n	8008f68 <UART_SetConfig+0x134>
 8008f16:	a201      	add	r2, pc, #4	; (adr r2, 8008f1c <UART_SetConfig+0xe8>)
 8008f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1c:	08008f51 	.word	0x08008f51
 8008f20:	08008f69 	.word	0x08008f69
 8008f24:	08008f69 	.word	0x08008f69
 8008f28:	08008f69 	.word	0x08008f69
 8008f2c:	08008f5d 	.word	0x08008f5d
 8008f30:	08008f69 	.word	0x08008f69
 8008f34:	08008f69 	.word	0x08008f69
 8008f38:	08008f69 	.word	0x08008f69
 8008f3c:	08008f57 	.word	0x08008f57
 8008f40:	08008f69 	.word	0x08008f69
 8008f44:	08008f69 	.word	0x08008f69
 8008f48:	08008f69 	.word	0x08008f69
 8008f4c:	08008f63 	.word	0x08008f63
 8008f50:	2300      	movs	r3, #0
 8008f52:	76fb      	strb	r3, [r7, #27]
 8008f54:	e0af      	b.n	80090b6 <UART_SetConfig+0x282>
 8008f56:	2302      	movs	r3, #2
 8008f58:	76fb      	strb	r3, [r7, #27]
 8008f5a:	e0ac      	b.n	80090b6 <UART_SetConfig+0x282>
 8008f5c:	2304      	movs	r3, #4
 8008f5e:	76fb      	strb	r3, [r7, #27]
 8008f60:	e0a9      	b.n	80090b6 <UART_SetConfig+0x282>
 8008f62:	2308      	movs	r3, #8
 8008f64:	76fb      	strb	r3, [r7, #27]
 8008f66:	e0a6      	b.n	80090b6 <UART_SetConfig+0x282>
 8008f68:	2310      	movs	r3, #16
 8008f6a:	76fb      	strb	r3, [r7, #27]
 8008f6c:	e0a3      	b.n	80090b6 <UART_SetConfig+0x282>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a6d      	ldr	r2, [pc, #436]	; (8009128 <UART_SetConfig+0x2f4>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d120      	bne.n	8008fba <UART_SetConfig+0x186>
 8008f78:	4b69      	ldr	r3, [pc, #420]	; (8009120 <UART_SetConfig+0x2ec>)
 8008f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f7e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008f82:	2b30      	cmp	r3, #48	; 0x30
 8008f84:	d013      	beq.n	8008fae <UART_SetConfig+0x17a>
 8008f86:	2b30      	cmp	r3, #48	; 0x30
 8008f88:	d814      	bhi.n	8008fb4 <UART_SetConfig+0x180>
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d009      	beq.n	8008fa2 <UART_SetConfig+0x16e>
 8008f8e:	2b20      	cmp	r3, #32
 8008f90:	d810      	bhi.n	8008fb4 <UART_SetConfig+0x180>
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d002      	beq.n	8008f9c <UART_SetConfig+0x168>
 8008f96:	2b10      	cmp	r3, #16
 8008f98:	d006      	beq.n	8008fa8 <UART_SetConfig+0x174>
 8008f9a:	e00b      	b.n	8008fb4 <UART_SetConfig+0x180>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	76fb      	strb	r3, [r7, #27]
 8008fa0:	e089      	b.n	80090b6 <UART_SetConfig+0x282>
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	76fb      	strb	r3, [r7, #27]
 8008fa6:	e086      	b.n	80090b6 <UART_SetConfig+0x282>
 8008fa8:	2304      	movs	r3, #4
 8008faa:	76fb      	strb	r3, [r7, #27]
 8008fac:	e083      	b.n	80090b6 <UART_SetConfig+0x282>
 8008fae:	2308      	movs	r3, #8
 8008fb0:	76fb      	strb	r3, [r7, #27]
 8008fb2:	e080      	b.n	80090b6 <UART_SetConfig+0x282>
 8008fb4:	2310      	movs	r3, #16
 8008fb6:	76fb      	strb	r3, [r7, #27]
 8008fb8:	e07d      	b.n	80090b6 <UART_SetConfig+0x282>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a5b      	ldr	r2, [pc, #364]	; (800912c <UART_SetConfig+0x2f8>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d120      	bne.n	8009006 <UART_SetConfig+0x1d2>
 8008fc4:	4b56      	ldr	r3, [pc, #344]	; (8009120 <UART_SetConfig+0x2ec>)
 8008fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008fce:	2bc0      	cmp	r3, #192	; 0xc0
 8008fd0:	d013      	beq.n	8008ffa <UART_SetConfig+0x1c6>
 8008fd2:	2bc0      	cmp	r3, #192	; 0xc0
 8008fd4:	d814      	bhi.n	8009000 <UART_SetConfig+0x1cc>
 8008fd6:	2b80      	cmp	r3, #128	; 0x80
 8008fd8:	d009      	beq.n	8008fee <UART_SetConfig+0x1ba>
 8008fda:	2b80      	cmp	r3, #128	; 0x80
 8008fdc:	d810      	bhi.n	8009000 <UART_SetConfig+0x1cc>
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d002      	beq.n	8008fe8 <UART_SetConfig+0x1b4>
 8008fe2:	2b40      	cmp	r3, #64	; 0x40
 8008fe4:	d006      	beq.n	8008ff4 <UART_SetConfig+0x1c0>
 8008fe6:	e00b      	b.n	8009000 <UART_SetConfig+0x1cc>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	76fb      	strb	r3, [r7, #27]
 8008fec:	e063      	b.n	80090b6 <UART_SetConfig+0x282>
 8008fee:	2302      	movs	r3, #2
 8008ff0:	76fb      	strb	r3, [r7, #27]
 8008ff2:	e060      	b.n	80090b6 <UART_SetConfig+0x282>
 8008ff4:	2304      	movs	r3, #4
 8008ff6:	76fb      	strb	r3, [r7, #27]
 8008ff8:	e05d      	b.n	80090b6 <UART_SetConfig+0x282>
 8008ffa:	2308      	movs	r3, #8
 8008ffc:	76fb      	strb	r3, [r7, #27]
 8008ffe:	e05a      	b.n	80090b6 <UART_SetConfig+0x282>
 8009000:	2310      	movs	r3, #16
 8009002:	76fb      	strb	r3, [r7, #27]
 8009004:	e057      	b.n	80090b6 <UART_SetConfig+0x282>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a49      	ldr	r2, [pc, #292]	; (8009130 <UART_SetConfig+0x2fc>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d125      	bne.n	800905c <UART_SetConfig+0x228>
 8009010:	4b43      	ldr	r3, [pc, #268]	; (8009120 <UART_SetConfig+0x2ec>)
 8009012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800901a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800901e:	d017      	beq.n	8009050 <UART_SetConfig+0x21c>
 8009020:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009024:	d817      	bhi.n	8009056 <UART_SetConfig+0x222>
 8009026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800902a:	d00b      	beq.n	8009044 <UART_SetConfig+0x210>
 800902c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009030:	d811      	bhi.n	8009056 <UART_SetConfig+0x222>
 8009032:	2b00      	cmp	r3, #0
 8009034:	d003      	beq.n	800903e <UART_SetConfig+0x20a>
 8009036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800903a:	d006      	beq.n	800904a <UART_SetConfig+0x216>
 800903c:	e00b      	b.n	8009056 <UART_SetConfig+0x222>
 800903e:	2300      	movs	r3, #0
 8009040:	76fb      	strb	r3, [r7, #27]
 8009042:	e038      	b.n	80090b6 <UART_SetConfig+0x282>
 8009044:	2302      	movs	r3, #2
 8009046:	76fb      	strb	r3, [r7, #27]
 8009048:	e035      	b.n	80090b6 <UART_SetConfig+0x282>
 800904a:	2304      	movs	r3, #4
 800904c:	76fb      	strb	r3, [r7, #27]
 800904e:	e032      	b.n	80090b6 <UART_SetConfig+0x282>
 8009050:	2308      	movs	r3, #8
 8009052:	76fb      	strb	r3, [r7, #27]
 8009054:	e02f      	b.n	80090b6 <UART_SetConfig+0x282>
 8009056:	2310      	movs	r3, #16
 8009058:	76fb      	strb	r3, [r7, #27]
 800905a:	e02c      	b.n	80090b6 <UART_SetConfig+0x282>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a2d      	ldr	r2, [pc, #180]	; (8009118 <UART_SetConfig+0x2e4>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d125      	bne.n	80090b2 <UART_SetConfig+0x27e>
 8009066:	4b2e      	ldr	r3, [pc, #184]	; (8009120 <UART_SetConfig+0x2ec>)
 8009068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800906c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009070:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009074:	d017      	beq.n	80090a6 <UART_SetConfig+0x272>
 8009076:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800907a:	d817      	bhi.n	80090ac <UART_SetConfig+0x278>
 800907c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009080:	d00b      	beq.n	800909a <UART_SetConfig+0x266>
 8009082:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009086:	d811      	bhi.n	80090ac <UART_SetConfig+0x278>
 8009088:	2b00      	cmp	r3, #0
 800908a:	d003      	beq.n	8009094 <UART_SetConfig+0x260>
 800908c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009090:	d006      	beq.n	80090a0 <UART_SetConfig+0x26c>
 8009092:	e00b      	b.n	80090ac <UART_SetConfig+0x278>
 8009094:	2300      	movs	r3, #0
 8009096:	76fb      	strb	r3, [r7, #27]
 8009098:	e00d      	b.n	80090b6 <UART_SetConfig+0x282>
 800909a:	2302      	movs	r3, #2
 800909c:	76fb      	strb	r3, [r7, #27]
 800909e:	e00a      	b.n	80090b6 <UART_SetConfig+0x282>
 80090a0:	2304      	movs	r3, #4
 80090a2:	76fb      	strb	r3, [r7, #27]
 80090a4:	e007      	b.n	80090b6 <UART_SetConfig+0x282>
 80090a6:	2308      	movs	r3, #8
 80090a8:	76fb      	strb	r3, [r7, #27]
 80090aa:	e004      	b.n	80090b6 <UART_SetConfig+0x282>
 80090ac:	2310      	movs	r3, #16
 80090ae:	76fb      	strb	r3, [r7, #27]
 80090b0:	e001      	b.n	80090b6 <UART_SetConfig+0x282>
 80090b2:	2310      	movs	r3, #16
 80090b4:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a17      	ldr	r2, [pc, #92]	; (8009118 <UART_SetConfig+0x2e4>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	f040 8087 	bne.w	80091d0 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80090c2:	7efb      	ldrb	r3, [r7, #27]
 80090c4:	2b08      	cmp	r3, #8
 80090c6:	d837      	bhi.n	8009138 <UART_SetConfig+0x304>
 80090c8:	a201      	add	r2, pc, #4	; (adr r2, 80090d0 <UART_SetConfig+0x29c>)
 80090ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ce:	bf00      	nop
 80090d0:	080090f5 	.word	0x080090f5
 80090d4:	08009139 	.word	0x08009139
 80090d8:	080090fd 	.word	0x080090fd
 80090dc:	08009139 	.word	0x08009139
 80090e0:	08009103 	.word	0x08009103
 80090e4:	08009139 	.word	0x08009139
 80090e8:	08009139 	.word	0x08009139
 80090ec:	08009139 	.word	0x08009139
 80090f0:	0800910b 	.word	0x0800910b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090f4:	f7fc ff7e 	bl	8005ff4 <HAL_RCC_GetPCLK1Freq>
 80090f8:	6178      	str	r0, [r7, #20]
        break;
 80090fa:	e022      	b.n	8009142 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090fc:	4b0d      	ldr	r3, [pc, #52]	; (8009134 <UART_SetConfig+0x300>)
 80090fe:	617b      	str	r3, [r7, #20]
        break;
 8009100:	e01f      	b.n	8009142 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009102:	f7fc fee1 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 8009106:	6178      	str	r0, [r7, #20]
        break;
 8009108:	e01b      	b.n	8009142 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800910a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800910e:	617b      	str	r3, [r7, #20]
        break;
 8009110:	e017      	b.n	8009142 <UART_SetConfig+0x30e>
 8009112:	bf00      	nop
 8009114:	efff69f3 	.word	0xefff69f3
 8009118:	40008000 	.word	0x40008000
 800911c:	40013800 	.word	0x40013800
 8009120:	40021000 	.word	0x40021000
 8009124:	40004400 	.word	0x40004400
 8009128:	40004800 	.word	0x40004800
 800912c:	40004c00 	.word	0x40004c00
 8009130:	40005000 	.word	0x40005000
 8009134:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009138:	2300      	movs	r3, #0
 800913a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	76bb      	strb	r3, [r7, #26]
        break;
 8009140:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	2b00      	cmp	r3, #0
 8009146:	f000 80f1 	beq.w	800932c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	4613      	mov	r3, r2
 8009150:	005b      	lsls	r3, r3, #1
 8009152:	4413      	add	r3, r2
 8009154:	697a      	ldr	r2, [r7, #20]
 8009156:	429a      	cmp	r2, r3
 8009158:	d305      	bcc.n	8009166 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009160:	697a      	ldr	r2, [r7, #20]
 8009162:	429a      	cmp	r2, r3
 8009164:	d902      	bls.n	800916c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	76bb      	strb	r3, [r7, #26]
 800916a:	e0df      	b.n	800932c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	4618      	mov	r0, r3
 8009170:	f04f 0100 	mov.w	r1, #0
 8009174:	f04f 0200 	mov.w	r2, #0
 8009178:	f04f 0300 	mov.w	r3, #0
 800917c:	020b      	lsls	r3, r1, #8
 800917e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009182:	0202      	lsls	r2, r0, #8
 8009184:	6879      	ldr	r1, [r7, #4]
 8009186:	6849      	ldr	r1, [r1, #4]
 8009188:	0849      	lsrs	r1, r1, #1
 800918a:	4608      	mov	r0, r1
 800918c:	f04f 0100 	mov.w	r1, #0
 8009190:	1814      	adds	r4, r2, r0
 8009192:	eb43 0501 	adc.w	r5, r3, r1
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	461a      	mov	r2, r3
 800919c:	f04f 0300 	mov.w	r3, #0
 80091a0:	4620      	mov	r0, r4
 80091a2:	4629      	mov	r1, r5
 80091a4:	f7f7 f86c 	bl	8000280 <__aeabi_uldivmod>
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	4613      	mov	r3, r2
 80091ae:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091b6:	d308      	bcc.n	80091ca <UART_SetConfig+0x396>
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80091be:	d204      	bcs.n	80091ca <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	60da      	str	r2, [r3, #12]
 80091c8:	e0b0      	b.n	800932c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	76bb      	strb	r3, [r7, #26]
 80091ce:	e0ad      	b.n	800932c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	69db      	ldr	r3, [r3, #28]
 80091d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091d8:	d15c      	bne.n	8009294 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80091da:	7efb      	ldrb	r3, [r7, #27]
 80091dc:	2b08      	cmp	r3, #8
 80091de:	d828      	bhi.n	8009232 <UART_SetConfig+0x3fe>
 80091e0:	a201      	add	r2, pc, #4	; (adr r2, 80091e8 <UART_SetConfig+0x3b4>)
 80091e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e6:	bf00      	nop
 80091e8:	0800920d 	.word	0x0800920d
 80091ec:	08009215 	.word	0x08009215
 80091f0:	0800921d 	.word	0x0800921d
 80091f4:	08009233 	.word	0x08009233
 80091f8:	08009223 	.word	0x08009223
 80091fc:	08009233 	.word	0x08009233
 8009200:	08009233 	.word	0x08009233
 8009204:	08009233 	.word	0x08009233
 8009208:	0800922b 	.word	0x0800922b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800920c:	f7fc fef2 	bl	8005ff4 <HAL_RCC_GetPCLK1Freq>
 8009210:	6178      	str	r0, [r7, #20]
        break;
 8009212:	e013      	b.n	800923c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009214:	f7fc ff04 	bl	8006020 <HAL_RCC_GetPCLK2Freq>
 8009218:	6178      	str	r0, [r7, #20]
        break;
 800921a:	e00f      	b.n	800923c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800921c:	4b49      	ldr	r3, [pc, #292]	; (8009344 <UART_SetConfig+0x510>)
 800921e:	617b      	str	r3, [r7, #20]
        break;
 8009220:	e00c      	b.n	800923c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009222:	f7fc fe51 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 8009226:	6178      	str	r0, [r7, #20]
        break;
 8009228:	e008      	b.n	800923c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800922a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800922e:	617b      	str	r3, [r7, #20]
        break;
 8009230:	e004      	b.n	800923c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8009232:	2300      	movs	r3, #0
 8009234:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009236:	2301      	movs	r3, #1
 8009238:	76bb      	strb	r3, [r7, #26]
        break;
 800923a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800923c:	697b      	ldr	r3, [r7, #20]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d074      	beq.n	800932c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	005a      	lsls	r2, r3, #1
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	085b      	lsrs	r3, r3, #1
 800924c:	441a      	add	r2, r3
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	fbb2 f3f3 	udiv	r3, r2, r3
 8009256:	b29b      	uxth	r3, r3
 8009258:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	2b0f      	cmp	r3, #15
 800925e:	d916      	bls.n	800928e <UART_SetConfig+0x45a>
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009266:	d212      	bcs.n	800928e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	b29b      	uxth	r3, r3
 800926c:	f023 030f 	bic.w	r3, r3, #15
 8009270:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	085b      	lsrs	r3, r3, #1
 8009276:	b29b      	uxth	r3, r3
 8009278:	f003 0307 	and.w	r3, r3, #7
 800927c:	b29a      	uxth	r2, r3
 800927e:	89fb      	ldrh	r3, [r7, #14]
 8009280:	4313      	orrs	r3, r2
 8009282:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	89fa      	ldrh	r2, [r7, #14]
 800928a:	60da      	str	r2, [r3, #12]
 800928c:	e04e      	b.n	800932c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	76bb      	strb	r3, [r7, #26]
 8009292:	e04b      	b.n	800932c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009294:	7efb      	ldrb	r3, [r7, #27]
 8009296:	2b08      	cmp	r3, #8
 8009298:	d827      	bhi.n	80092ea <UART_SetConfig+0x4b6>
 800929a:	a201      	add	r2, pc, #4	; (adr r2, 80092a0 <UART_SetConfig+0x46c>)
 800929c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a0:	080092c5 	.word	0x080092c5
 80092a4:	080092cd 	.word	0x080092cd
 80092a8:	080092d5 	.word	0x080092d5
 80092ac:	080092eb 	.word	0x080092eb
 80092b0:	080092db 	.word	0x080092db
 80092b4:	080092eb 	.word	0x080092eb
 80092b8:	080092eb 	.word	0x080092eb
 80092bc:	080092eb 	.word	0x080092eb
 80092c0:	080092e3 	.word	0x080092e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092c4:	f7fc fe96 	bl	8005ff4 <HAL_RCC_GetPCLK1Freq>
 80092c8:	6178      	str	r0, [r7, #20]
        break;
 80092ca:	e013      	b.n	80092f4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092cc:	f7fc fea8 	bl	8006020 <HAL_RCC_GetPCLK2Freq>
 80092d0:	6178      	str	r0, [r7, #20]
        break;
 80092d2:	e00f      	b.n	80092f4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092d4:	4b1b      	ldr	r3, [pc, #108]	; (8009344 <UART_SetConfig+0x510>)
 80092d6:	617b      	str	r3, [r7, #20]
        break;
 80092d8:	e00c      	b.n	80092f4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092da:	f7fc fdf5 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 80092de:	6178      	str	r0, [r7, #20]
        break;
 80092e0:	e008      	b.n	80092f4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092e6:	617b      	str	r3, [r7, #20]
        break;
 80092e8:	e004      	b.n	80092f4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80092ea:	2300      	movs	r3, #0
 80092ec:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	76bb      	strb	r3, [r7, #26]
        break;
 80092f2:	bf00      	nop
    }

    if (pclk != 0U)
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d018      	beq.n	800932c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	085a      	lsrs	r2, r3, #1
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	441a      	add	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	fbb2 f3f3 	udiv	r3, r2, r3
 800930c:	b29b      	uxth	r3, r3
 800930e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	2b0f      	cmp	r3, #15
 8009314:	d908      	bls.n	8009328 <UART_SetConfig+0x4f4>
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800931c:	d204      	bcs.n	8009328 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	693a      	ldr	r2, [r7, #16]
 8009324:	60da      	str	r2, [r3, #12]
 8009326:	e001      	b.n	800932c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009338:	7ebb      	ldrb	r3, [r7, #26]
}
 800933a:	4618      	mov	r0, r3
 800933c:	3720      	adds	r7, #32
 800933e:	46bd      	mov	sp, r7
 8009340:	bdb0      	pop	{r4, r5, r7, pc}
 8009342:	bf00      	nop
 8009344:	00f42400 	.word	0x00f42400

08009348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009348:	b480      	push	{r7}
 800934a:	b083      	sub	sp, #12
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009354:	f003 0301 	and.w	r3, r3, #1
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00a      	beq.n	8009372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	430a      	orrs	r2, r1
 8009370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009376:	f003 0302 	and.w	r3, r3, #2
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00a      	beq.n	8009394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	430a      	orrs	r2, r1
 8009392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009398:	f003 0304 	and.w	r3, r3, #4
 800939c:	2b00      	cmp	r3, #0
 800939e:	d00a      	beq.n	80093b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	430a      	orrs	r2, r1
 80093b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ba:	f003 0308 	and.w	r3, r3, #8
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00a      	beq.n	80093d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	430a      	orrs	r2, r1
 80093d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093dc:	f003 0310 	and.w	r3, r3, #16
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00a      	beq.n	80093fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	689b      	ldr	r3, [r3, #8]
 80093ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	430a      	orrs	r2, r1
 80093f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093fe:	f003 0320 	and.w	r3, r3, #32
 8009402:	2b00      	cmp	r3, #0
 8009404:	d00a      	beq.n	800941c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	430a      	orrs	r2, r1
 800941a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009424:	2b00      	cmp	r3, #0
 8009426:	d01a      	beq.n	800945e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	430a      	orrs	r2, r1
 800943c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009442:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009446:	d10a      	bne.n	800945e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	430a      	orrs	r2, r1
 800945c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00a      	beq.n	8009480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	430a      	orrs	r2, r1
 800947e:	605a      	str	r2, [r3, #4]
  }
}
 8009480:	bf00      	nop
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b086      	sub	sp, #24
 8009490:	af02      	add	r7, sp, #8
 8009492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800949c:	f7f9 fffc 	bl	8003498 <HAL_GetTick>
 80094a0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f003 0308 	and.w	r3, r3, #8
 80094ac:	2b08      	cmp	r3, #8
 80094ae:	d10e      	bne.n	80094ce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80094b4:	9300      	str	r3, [sp, #0]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2200      	movs	r2, #0
 80094ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 f82d 	bl	800951e <UART_WaitOnFlagUntilTimeout>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d001      	beq.n	80094ce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e023      	b.n	8009516 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f003 0304 	and.w	r3, r3, #4
 80094d8:	2b04      	cmp	r3, #4
 80094da:	d10e      	bne.n	80094fa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 f817 	bl	800951e <UART_WaitOnFlagUntilTimeout>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d001      	beq.n	80094fa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80094f6:	2303      	movs	r3, #3
 80094f8:	e00d      	b.n	8009516 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2220      	movs	r2, #32
 80094fe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2220      	movs	r2, #32
 8009504:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3710      	adds	r7, #16
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b084      	sub	sp, #16
 8009522:	af00      	add	r7, sp, #0
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	603b      	str	r3, [r7, #0]
 800952a:	4613      	mov	r3, r2
 800952c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800952e:	e05e      	b.n	80095ee <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009536:	d05a      	beq.n	80095ee <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009538:	f7f9 ffae 	bl	8003498 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	69ba      	ldr	r2, [r7, #24]
 8009544:	429a      	cmp	r2, r3
 8009546:	d302      	bcc.n	800954e <UART_WaitOnFlagUntilTimeout+0x30>
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d11b      	bne.n	8009586 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800955c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 0201 	bic.w	r2, r2, #1
 800956c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2220      	movs	r2, #32
 8009572:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2220      	movs	r2, #32
 8009578:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2200      	movs	r2, #0
 800957e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009582:	2303      	movs	r3, #3
 8009584:	e043      	b.n	800960e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 0304 	and.w	r3, r3, #4
 8009590:	2b00      	cmp	r3, #0
 8009592:	d02c      	beq.n	80095ee <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	69db      	ldr	r3, [r3, #28]
 800959a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800959e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095a2:	d124      	bne.n	80095ee <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80095ac:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80095bc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	689a      	ldr	r2, [r3, #8]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f022 0201 	bic.w	r2, r2, #1
 80095cc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2220      	movs	r2, #32
 80095d2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2220      	movs	r2, #32
 80095d8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2220      	movs	r2, #32
 80095de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80095ea:	2303      	movs	r3, #3
 80095ec:	e00f      	b.n	800960e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	69da      	ldr	r2, [r3, #28]
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	4013      	ands	r3, r2
 80095f8:	68ba      	ldr	r2, [r7, #8]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	bf0c      	ite	eq
 80095fe:	2301      	moveq	r3, #1
 8009600:	2300      	movne	r3, #0
 8009602:	b2db      	uxtb	r3, r3
 8009604:	461a      	mov	r2, r3
 8009606:	79fb      	ldrb	r3, [r7, #7]
 8009608:	429a      	cmp	r2, r3
 800960a:	d091      	beq.n	8009530 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}
	...

08009618 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800961c:	4904      	ldr	r1, [pc, #16]	; (8009630 <MX_FATFS_Init+0x18>)
 800961e:	4805      	ldr	r0, [pc, #20]	; (8009634 <MX_FATFS_Init+0x1c>)
 8009620:	f002 ff6c 	bl	800c4fc <FATFS_LinkDriver>
 8009624:	4603      	mov	r3, r0
 8009626:	461a      	mov	r2, r3
 8009628:	4b03      	ldr	r3, [pc, #12]	; (8009638 <MX_FATFS_Init+0x20>)
 800962a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800962c:	bf00      	nop
 800962e:	bd80      	pop	{r7, pc}
 8009630:	2000e3e4 	.word	0x2000e3e4
 8009634:	200000a0 	.word	0x200000a0
 8009638:	2000e3e8 	.word	0x2000e3e8

0800963c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800963c:	b480      	push	{r7}
 800963e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009640:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009642:	4618      	mov	r0, r3
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	4603      	mov	r3, r0
 8009654:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
		SD_disk_initialize (pdrv);
 8009656:	79fb      	ldrb	r3, [r7, #7]
 8009658:	4618      	mov	r0, r3
 800965a:	f7f7 f941 	bl	80008e0 <SD_disk_initialize>
  /* USER CODE END INIT */
}
 800965e:	bf00      	nop
 8009660:	4618      	mov	r0, r3
 8009662:	3708      	adds	r7, #8
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	4603      	mov	r3, r0
 8009670:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
		SD_disk_status (pdrv);
 8009672:	79fb      	ldrb	r3, [r7, #7]
 8009674:	4618      	mov	r0, r3
 8009676:	f7f7 fa19 	bl	8000aac <SD_disk_status>
  /* USER CODE END STATUS */
}
 800967a:	bf00      	nop
 800967c:	4618      	mov	r0, r3
 800967e:	3708      	adds	r7, #8
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b084      	sub	sp, #16
 8009688:	af00      	add	r7, sp, #0
 800968a:	60b9      	str	r1, [r7, #8]
 800968c:	607a      	str	r2, [r7, #4]
 800968e:	603b      	str	r3, [r7, #0]
 8009690:	4603      	mov	r3, r0
 8009692:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
		SD_disk_read (pdrv, buff, sector, count);
 8009694:	7bf8      	ldrb	r0, [r7, #15]
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	68b9      	ldr	r1, [r7, #8]
 800969c:	f7f7 fa1c 	bl	8000ad8 <SD_disk_read>
  /* USER CODE END READ */
}
 80096a0:	bf00      	nop
 80096a2:	4618      	mov	r0, r3
 80096a4:	3710      	adds	r7, #16
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b084      	sub	sp, #16
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	607a      	str	r2, [r7, #4]
 80096b4:	603b      	str	r3, [r7, #0]
 80096b6:	4603      	mov	r3, r0
 80096b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
		SD_disk_write (pdrv, buff, sector, count);
 80096ba:	7bf8      	ldrb	r0, [r7, #15]
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	68b9      	ldr	r1, [r7, #8]
 80096c2:	f7f7 fa73 	bl	8000bac <SD_disk_write>
  /* USER CODE END WRITE */
}
 80096c6:	bf00      	nop
 80096c8:	4618      	mov	r0, r3
 80096ca:	3710      	adds	r7, #16
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	4603      	mov	r3, r0
 80096d8:	603a      	str	r2, [r7, #0]
 80096da:	71fb      	strb	r3, [r7, #7]
 80096dc:	460b      	mov	r3, r1
 80096de:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
		SD_disk_ioctl (pdrv, cmd, buff);
 80096e0:	79fb      	ldrb	r3, [r7, #7]
 80096e2:	79b9      	ldrb	r1, [r7, #6]
 80096e4:	683a      	ldr	r2, [r7, #0]
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7f7 fae4 	bl	8000cb4 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 80096ec:	bf00      	nop
 80096ee:	4618      	mov	r0, r3
 80096f0:	3708      	adds	r7, #8
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
	...

080096f8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b084      	sub	sp, #16
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	4603      	mov	r3, r0
 8009700:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009702:	79fb      	ldrb	r3, [r7, #7]
 8009704:	4a08      	ldr	r2, [pc, #32]	; (8009728 <disk_status+0x30>)
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4413      	add	r3, r2
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	79fa      	ldrb	r2, [r7, #7]
 8009710:	4905      	ldr	r1, [pc, #20]	; (8009728 <disk_status+0x30>)
 8009712:	440a      	add	r2, r1
 8009714:	7a12      	ldrb	r2, [r2, #8]
 8009716:	4610      	mov	r0, r2
 8009718:	4798      	blx	r3
 800971a:	4603      	mov	r3, r0
 800971c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800971e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}
 8009728:	2000016c 	.word	0x2000016c

0800972c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	4603      	mov	r3, r0
 8009734:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	4a0d      	ldr	r2, [pc, #52]	; (8009774 <disk_initialize+0x48>)
 800973e:	5cd3      	ldrb	r3, [r2, r3]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d111      	bne.n	8009768 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009744:	79fb      	ldrb	r3, [r7, #7]
 8009746:	4a0b      	ldr	r2, [pc, #44]	; (8009774 <disk_initialize+0x48>)
 8009748:	2101      	movs	r1, #1
 800974a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800974c:	79fb      	ldrb	r3, [r7, #7]
 800974e:	4a09      	ldr	r2, [pc, #36]	; (8009774 <disk_initialize+0x48>)
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	4413      	add	r3, r2
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	79fa      	ldrb	r2, [r7, #7]
 800975a:	4906      	ldr	r1, [pc, #24]	; (8009774 <disk_initialize+0x48>)
 800975c:	440a      	add	r2, r1
 800975e:	7a12      	ldrb	r2, [r2, #8]
 8009760:	4610      	mov	r0, r2
 8009762:	4798      	blx	r3
 8009764:	4603      	mov	r3, r0
 8009766:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009768:	7bfb      	ldrb	r3, [r7, #15]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3710      	adds	r7, #16
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	2000016c 	.word	0x2000016c

08009778 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009778:	b590      	push	{r4, r7, lr}
 800977a:	b087      	sub	sp, #28
 800977c:	af00      	add	r7, sp, #0
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	607a      	str	r2, [r7, #4]
 8009782:	603b      	str	r3, [r7, #0]
 8009784:	4603      	mov	r3, r0
 8009786:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009788:	7bfb      	ldrb	r3, [r7, #15]
 800978a:	4a0a      	ldr	r2, [pc, #40]	; (80097b4 <disk_read+0x3c>)
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	4413      	add	r3, r2
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	689c      	ldr	r4, [r3, #8]
 8009794:	7bfb      	ldrb	r3, [r7, #15]
 8009796:	4a07      	ldr	r2, [pc, #28]	; (80097b4 <disk_read+0x3c>)
 8009798:	4413      	add	r3, r2
 800979a:	7a18      	ldrb	r0, [r3, #8]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	68b9      	ldr	r1, [r7, #8]
 80097a2:	47a0      	blx	r4
 80097a4:	4603      	mov	r3, r0
 80097a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80097a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	371c      	adds	r7, #28
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd90      	pop	{r4, r7, pc}
 80097b2:	bf00      	nop
 80097b4:	2000016c 	.word	0x2000016c

080097b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80097b8:	b590      	push	{r4, r7, lr}
 80097ba:	b087      	sub	sp, #28
 80097bc:	af00      	add	r7, sp, #0
 80097be:	60b9      	str	r1, [r7, #8]
 80097c0:	607a      	str	r2, [r7, #4]
 80097c2:	603b      	str	r3, [r7, #0]
 80097c4:	4603      	mov	r3, r0
 80097c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	4a0a      	ldr	r2, [pc, #40]	; (80097f4 <disk_write+0x3c>)
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	4413      	add	r3, r2
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	68dc      	ldr	r4, [r3, #12]
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
 80097d6:	4a07      	ldr	r2, [pc, #28]	; (80097f4 <disk_write+0x3c>)
 80097d8:	4413      	add	r3, r2
 80097da:	7a18      	ldrb	r0, [r3, #8]
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	68b9      	ldr	r1, [r7, #8]
 80097e2:	47a0      	blx	r4
 80097e4:	4603      	mov	r3, r0
 80097e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80097e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	371c      	adds	r7, #28
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd90      	pop	{r4, r7, pc}
 80097f2:	bf00      	nop
 80097f4:	2000016c 	.word	0x2000016c

080097f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	4603      	mov	r3, r0
 8009800:	603a      	str	r2, [r7, #0]
 8009802:	71fb      	strb	r3, [r7, #7]
 8009804:	460b      	mov	r3, r1
 8009806:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009808:	79fb      	ldrb	r3, [r7, #7]
 800980a:	4a09      	ldr	r2, [pc, #36]	; (8009830 <disk_ioctl+0x38>)
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	79fa      	ldrb	r2, [r7, #7]
 8009816:	4906      	ldr	r1, [pc, #24]	; (8009830 <disk_ioctl+0x38>)
 8009818:	440a      	add	r2, r1
 800981a:	7a10      	ldrb	r0, [r2, #8]
 800981c:	79b9      	ldrb	r1, [r7, #6]
 800981e:	683a      	ldr	r2, [r7, #0]
 8009820:	4798      	blx	r3
 8009822:	4603      	mov	r3, r0
 8009824:	73fb      	strb	r3, [r7, #15]
  return res;
 8009826:	7bfb      	ldrb	r3, [r7, #15]
}
 8009828:	4618      	mov	r0, r3
 800982a:	3710      	adds	r7, #16
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}
 8009830:	2000016c 	.word	0x2000016c

08009834 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009834:	b480      	push	{r7}
 8009836:	b085      	sub	sp, #20
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	3301      	adds	r3, #1
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009844:	89fb      	ldrh	r3, [r7, #14]
 8009846:	021b      	lsls	r3, r3, #8
 8009848:	b21a      	sxth	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	b21b      	sxth	r3, r3
 8009850:	4313      	orrs	r3, r2
 8009852:	b21b      	sxth	r3, r3
 8009854:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009856:	89fb      	ldrh	r3, [r7, #14]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3714      	adds	r7, #20
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	3303      	adds	r3, #3
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	021b      	lsls	r3, r3, #8
 8009878:	687a      	ldr	r2, [r7, #4]
 800987a:	3202      	adds	r2, #2
 800987c:	7812      	ldrb	r2, [r2, #0]
 800987e:	4313      	orrs	r3, r2
 8009880:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	021b      	lsls	r3, r3, #8
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	3201      	adds	r2, #1
 800988a:	7812      	ldrb	r2, [r2, #0]
 800988c:	4313      	orrs	r3, r2
 800988e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	021b      	lsls	r3, r3, #8
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	7812      	ldrb	r2, [r2, #0]
 8009898:	4313      	orrs	r3, r2
 800989a:	60fb      	str	r3, [r7, #12]
	return rv;
 800989c:	68fb      	ldr	r3, [r7, #12]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3714      	adds	r7, #20
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80098aa:	b480      	push	{r7}
 80098ac:	b083      	sub	sp, #12
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
 80098b2:	460b      	mov	r3, r1
 80098b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	1c5a      	adds	r2, r3, #1
 80098ba:	607a      	str	r2, [r7, #4]
 80098bc:	887a      	ldrh	r2, [r7, #2]
 80098be:	b2d2      	uxtb	r2, r2
 80098c0:	701a      	strb	r2, [r3, #0]
 80098c2:	887b      	ldrh	r3, [r7, #2]
 80098c4:	0a1b      	lsrs	r3, r3, #8
 80098c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	1c5a      	adds	r2, r3, #1
 80098cc:	607a      	str	r2, [r7, #4]
 80098ce:	887a      	ldrh	r2, [r7, #2]
 80098d0:	b2d2      	uxtb	r2, r2
 80098d2:	701a      	strb	r2, [r3, #0]
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	1c5a      	adds	r2, r3, #1
 80098ee:	607a      	str	r2, [r7, #4]
 80098f0:	683a      	ldr	r2, [r7, #0]
 80098f2:	b2d2      	uxtb	r2, r2
 80098f4:	701a      	strb	r2, [r3, #0]
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	0a1b      	lsrs	r3, r3, #8
 80098fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	1c5a      	adds	r2, r3, #1
 8009900:	607a      	str	r2, [r7, #4]
 8009902:	683a      	ldr	r2, [r7, #0]
 8009904:	b2d2      	uxtb	r2, r2
 8009906:	701a      	strb	r2, [r3, #0]
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	0a1b      	lsrs	r3, r3, #8
 800990c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	1c5a      	adds	r2, r3, #1
 8009912:	607a      	str	r2, [r7, #4]
 8009914:	683a      	ldr	r2, [r7, #0]
 8009916:	b2d2      	uxtb	r2, r2
 8009918:	701a      	strb	r2, [r3, #0]
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	0a1b      	lsrs	r3, r3, #8
 800991e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	1c5a      	adds	r2, r3, #1
 8009924:	607a      	str	r2, [r7, #4]
 8009926:	683a      	ldr	r2, [r7, #0]
 8009928:	b2d2      	uxtb	r2, r2
 800992a:	701a      	strb	r2, [r3, #0]
}
 800992c:	bf00      	nop
 800992e:	370c      	adds	r7, #12
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr

08009938 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009938:	b480      	push	{r7}
 800993a:	b087      	sub	sp, #28
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00d      	beq.n	800996e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	1c53      	adds	r3, r2, #1
 8009956:	613b      	str	r3, [r7, #16]
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	1c59      	adds	r1, r3, #1
 800995c:	6179      	str	r1, [r7, #20]
 800995e:	7812      	ldrb	r2, [r2, #0]
 8009960:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	3b01      	subs	r3, #1
 8009966:	607b      	str	r3, [r7, #4]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1f1      	bne.n	8009952 <mem_cpy+0x1a>
	}
}
 800996e:	bf00      	nop
 8009970:	371c      	adds	r7, #28
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr

0800997a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800997a:	b480      	push	{r7}
 800997c:	b087      	sub	sp, #28
 800997e:	af00      	add	r7, sp, #0
 8009980:	60f8      	str	r0, [r7, #12]
 8009982:	60b9      	str	r1, [r7, #8]
 8009984:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	1c5a      	adds	r2, r3, #1
 800998e:	617a      	str	r2, [r7, #20]
 8009990:	68ba      	ldr	r2, [r7, #8]
 8009992:	b2d2      	uxtb	r2, r2
 8009994:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	3b01      	subs	r3, #1
 800999a:	607b      	str	r3, [r7, #4]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1f3      	bne.n	800998a <mem_set+0x10>
}
 80099a2:	bf00      	nop
 80099a4:	bf00      	nop
 80099a6:	371c      	adds	r7, #28
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80099b0:	b480      	push	{r7}
 80099b2:	b089      	sub	sp, #36	; 0x24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	61fb      	str	r3, [r7, #28]
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80099c4:	2300      	movs	r3, #0
 80099c6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	1c5a      	adds	r2, r3, #1
 80099cc:	61fa      	str	r2, [r7, #28]
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	4619      	mov	r1, r3
 80099d2:	69bb      	ldr	r3, [r7, #24]
 80099d4:	1c5a      	adds	r2, r3, #1
 80099d6:	61ba      	str	r2, [r7, #24]
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	1acb      	subs	r3, r1, r3
 80099dc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	3b01      	subs	r3, #1
 80099e2:	607b      	str	r3, [r7, #4]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <mem_cmp+0x40>
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d0eb      	beq.n	80099c8 <mem_cmp+0x18>

	return r;
 80099f0:	697b      	ldr	r3, [r7, #20]
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3724      	adds	r7, #36	; 0x24
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr

080099fe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80099fe:	b480      	push	{r7}
 8009a00:	b083      	sub	sp, #12
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
 8009a06:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009a08:	e002      	b.n	8009a10 <chk_chr+0x12>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	607b      	str	r3, [r7, #4]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d005      	beq.n	8009a24 <chk_chr+0x26>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d1f2      	bne.n	8009a0a <chk_chr+0xc>
	return *str;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	781b      	ldrb	r3, [r3, #0]
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b082      	sub	sp, #8
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d009      	beq.n	8009a56 <lock_fs+0x22>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	4618      	mov	r0, r3
 8009a48:	f002 fe55 	bl	800c6f6 <ff_req_grant>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d001      	beq.n	8009a56 <lock_fs+0x22>
 8009a52:	2301      	movs	r3, #1
 8009a54:	e000      	b.n	8009a58 <lock_fs+0x24>
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	460b      	mov	r3, r1
 8009a6a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00d      	beq.n	8009a8e <unlock_fs+0x2e>
 8009a72:	78fb      	ldrb	r3, [r7, #3]
 8009a74:	2b0c      	cmp	r3, #12
 8009a76:	d00a      	beq.n	8009a8e <unlock_fs+0x2e>
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	2b0b      	cmp	r3, #11
 8009a7c:	d007      	beq.n	8009a8e <unlock_fs+0x2e>
 8009a7e:	78fb      	ldrb	r3, [r7, #3]
 8009a80:	2b0f      	cmp	r3, #15
 8009a82:	d004      	beq.n	8009a8e <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	695b      	ldr	r3, [r3, #20]
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f002 fe49 	bl	800c720 <ff_rel_grant>
	}
}
 8009a8e:	bf00      	nop
 8009a90:	3708      	adds	r7, #8
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
	...

08009a98 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b085      	sub	sp, #20
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60bb      	str	r3, [r7, #8]
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	60fb      	str	r3, [r7, #12]
 8009aaa:	e029      	b.n	8009b00 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009aac:	4a27      	ldr	r2, [pc, #156]	; (8009b4c <chk_lock+0xb4>)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	011b      	lsls	r3, r3, #4
 8009ab2:	4413      	add	r3, r2
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d01d      	beq.n	8009af6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009aba:	4a24      	ldr	r2, [pc, #144]	; (8009b4c <chk_lock+0xb4>)
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	011b      	lsls	r3, r3, #4
 8009ac0:	4413      	add	r3, r2
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d116      	bne.n	8009afa <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009acc:	4a1f      	ldr	r2, [pc, #124]	; (8009b4c <chk_lock+0xb4>)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	011b      	lsls	r3, r3, #4
 8009ad2:	4413      	add	r3, r2
 8009ad4:	3304      	adds	r3, #4
 8009ad6:	681a      	ldr	r2, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d10c      	bne.n	8009afa <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009ae0:	4a1a      	ldr	r2, [pc, #104]	; (8009b4c <chk_lock+0xb4>)
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	011b      	lsls	r3, r3, #4
 8009ae6:	4413      	add	r3, r2
 8009ae8:	3308      	adds	r3, #8
 8009aea:	681a      	ldr	r2, [r3, #0]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d102      	bne.n	8009afa <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009af4:	e007      	b.n	8009b06 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009af6:	2301      	movs	r3, #1
 8009af8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	3301      	adds	r3, #1
 8009afe:	60fb      	str	r3, [r7, #12]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d9d2      	bls.n	8009aac <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2b02      	cmp	r3, #2
 8009b0a:	d109      	bne.n	8009b20 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d102      	bne.n	8009b18 <chk_lock+0x80>
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	2b02      	cmp	r3, #2
 8009b16:	d101      	bne.n	8009b1c <chk_lock+0x84>
 8009b18:	2300      	movs	r3, #0
 8009b1a:	e010      	b.n	8009b3e <chk_lock+0xa6>
 8009b1c:	2312      	movs	r3, #18
 8009b1e:	e00e      	b.n	8009b3e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d108      	bne.n	8009b38 <chk_lock+0xa0>
 8009b26:	4a09      	ldr	r2, [pc, #36]	; (8009b4c <chk_lock+0xb4>)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	011b      	lsls	r3, r3, #4
 8009b2c:	4413      	add	r3, r2
 8009b2e:	330c      	adds	r3, #12
 8009b30:	881b      	ldrh	r3, [r3, #0]
 8009b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b36:	d101      	bne.n	8009b3c <chk_lock+0xa4>
 8009b38:	2310      	movs	r3, #16
 8009b3a:	e000      	b.n	8009b3e <chk_lock+0xa6>
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr
 8009b4a:	bf00      	nop
 8009b4c:	2000014c 	.word	0x2000014c

08009b50 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009b56:	2300      	movs	r3, #0
 8009b58:	607b      	str	r3, [r7, #4]
 8009b5a:	e002      	b.n	8009b62 <enq_lock+0x12>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	3301      	adds	r3, #1
 8009b60:	607b      	str	r3, [r7, #4]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d806      	bhi.n	8009b76 <enq_lock+0x26>
 8009b68:	4a09      	ldr	r2, [pc, #36]	; (8009b90 <enq_lock+0x40>)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	011b      	lsls	r3, r3, #4
 8009b6e:	4413      	add	r3, r2
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1f2      	bne.n	8009b5c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2b02      	cmp	r3, #2
 8009b7a:	bf14      	ite	ne
 8009b7c:	2301      	movne	r3, #1
 8009b7e:	2300      	moveq	r3, #0
 8009b80:	b2db      	uxtb	r3, r3
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	370c      	adds	r7, #12
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	2000014c 	.word	0x2000014c

08009b94 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	60fb      	str	r3, [r7, #12]
 8009ba2:	e01f      	b.n	8009be4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009ba4:	4a41      	ldr	r2, [pc, #260]	; (8009cac <inc_lock+0x118>)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	011b      	lsls	r3, r3, #4
 8009baa:	4413      	add	r3, r2
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d113      	bne.n	8009bde <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009bb6:	4a3d      	ldr	r2, [pc, #244]	; (8009cac <inc_lock+0x118>)
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	011b      	lsls	r3, r3, #4
 8009bbc:	4413      	add	r3, r2
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d109      	bne.n	8009bde <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009bca:	4a38      	ldr	r2, [pc, #224]	; (8009cac <inc_lock+0x118>)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	011b      	lsls	r3, r3, #4
 8009bd0:	4413      	add	r3, r2
 8009bd2:	3308      	adds	r3, #8
 8009bd4:	681a      	ldr	r2, [r3, #0]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d006      	beq.n	8009bec <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	3301      	adds	r3, #1
 8009be2:	60fb      	str	r3, [r7, #12]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d9dc      	bls.n	8009ba4 <inc_lock+0x10>
 8009bea:	e000      	b.n	8009bee <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009bec:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2b02      	cmp	r3, #2
 8009bf2:	d132      	bne.n	8009c5a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	60fb      	str	r3, [r7, #12]
 8009bf8:	e002      	b.n	8009c00 <inc_lock+0x6c>
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	60fb      	str	r3, [r7, #12]
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d806      	bhi.n	8009c14 <inc_lock+0x80>
 8009c06:	4a29      	ldr	r2, [pc, #164]	; (8009cac <inc_lock+0x118>)
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	011b      	lsls	r3, r3, #4
 8009c0c:	4413      	add	r3, r2
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d1f2      	bne.n	8009bfa <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d101      	bne.n	8009c1e <inc_lock+0x8a>
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	e040      	b.n	8009ca0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	4922      	ldr	r1, [pc, #136]	; (8009cac <inc_lock+0x118>)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	011b      	lsls	r3, r3, #4
 8009c28:	440b      	add	r3, r1
 8009c2a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	689a      	ldr	r2, [r3, #8]
 8009c30:	491e      	ldr	r1, [pc, #120]	; (8009cac <inc_lock+0x118>)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	011b      	lsls	r3, r3, #4
 8009c36:	440b      	add	r3, r1
 8009c38:	3304      	adds	r3, #4
 8009c3a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	695a      	ldr	r2, [r3, #20]
 8009c40:	491a      	ldr	r1, [pc, #104]	; (8009cac <inc_lock+0x118>)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	011b      	lsls	r3, r3, #4
 8009c46:	440b      	add	r3, r1
 8009c48:	3308      	adds	r3, #8
 8009c4a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009c4c:	4a17      	ldr	r2, [pc, #92]	; (8009cac <inc_lock+0x118>)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	011b      	lsls	r3, r3, #4
 8009c52:	4413      	add	r3, r2
 8009c54:	330c      	adds	r3, #12
 8009c56:	2200      	movs	r2, #0
 8009c58:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d009      	beq.n	8009c74 <inc_lock+0xe0>
 8009c60:	4a12      	ldr	r2, [pc, #72]	; (8009cac <inc_lock+0x118>)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	011b      	lsls	r3, r3, #4
 8009c66:	4413      	add	r3, r2
 8009c68:	330c      	adds	r3, #12
 8009c6a:	881b      	ldrh	r3, [r3, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d001      	beq.n	8009c74 <inc_lock+0xe0>
 8009c70:	2300      	movs	r3, #0
 8009c72:	e015      	b.n	8009ca0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d108      	bne.n	8009c8c <inc_lock+0xf8>
 8009c7a:	4a0c      	ldr	r2, [pc, #48]	; (8009cac <inc_lock+0x118>)
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	011b      	lsls	r3, r3, #4
 8009c80:	4413      	add	r3, r2
 8009c82:	330c      	adds	r3, #12
 8009c84:	881b      	ldrh	r3, [r3, #0]
 8009c86:	3301      	adds	r3, #1
 8009c88:	b29a      	uxth	r2, r3
 8009c8a:	e001      	b.n	8009c90 <inc_lock+0xfc>
 8009c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009c90:	4906      	ldr	r1, [pc, #24]	; (8009cac <inc_lock+0x118>)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	011b      	lsls	r3, r3, #4
 8009c96:	440b      	add	r3, r1
 8009c98:	330c      	adds	r3, #12
 8009c9a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	3301      	adds	r3, #1
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3714      	adds	r7, #20
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr
 8009cac:	2000014c 	.word	0x2000014c

08009cb0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b085      	sub	sp, #20
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	3b01      	subs	r3, #1
 8009cbc:	607b      	str	r3, [r7, #4]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d825      	bhi.n	8009d10 <dec_lock+0x60>
		n = Files[i].ctr;
 8009cc4:	4a17      	ldr	r2, [pc, #92]	; (8009d24 <dec_lock+0x74>)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	011b      	lsls	r3, r3, #4
 8009cca:	4413      	add	r3, r2
 8009ccc:	330c      	adds	r3, #12
 8009cce:	881b      	ldrh	r3, [r3, #0]
 8009cd0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009cd2:	89fb      	ldrh	r3, [r7, #14]
 8009cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cd8:	d101      	bne.n	8009cde <dec_lock+0x2e>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009cde:	89fb      	ldrh	r3, [r7, #14]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d002      	beq.n	8009cea <dec_lock+0x3a>
 8009ce4:	89fb      	ldrh	r3, [r7, #14]
 8009ce6:	3b01      	subs	r3, #1
 8009ce8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009cea:	4a0e      	ldr	r2, [pc, #56]	; (8009d24 <dec_lock+0x74>)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	011b      	lsls	r3, r3, #4
 8009cf0:	4413      	add	r3, r2
 8009cf2:	330c      	adds	r3, #12
 8009cf4:	89fa      	ldrh	r2, [r7, #14]
 8009cf6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009cf8:	89fb      	ldrh	r3, [r7, #14]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d105      	bne.n	8009d0a <dec_lock+0x5a>
 8009cfe:	4a09      	ldr	r2, [pc, #36]	; (8009d24 <dec_lock+0x74>)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	011b      	lsls	r3, r3, #4
 8009d04:	4413      	add	r3, r2
 8009d06:	2200      	movs	r2, #0
 8009d08:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	737b      	strb	r3, [r7, #13]
 8009d0e:	e001      	b.n	8009d14 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009d10:	2302      	movs	r3, #2
 8009d12:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009d14:	7b7b      	ldrb	r3, [r7, #13]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3714      	adds	r7, #20
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	2000014c 	.word	0x2000014c

08009d28 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b085      	sub	sp, #20
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009d30:	2300      	movs	r3, #0
 8009d32:	60fb      	str	r3, [r7, #12]
 8009d34:	e010      	b.n	8009d58 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009d36:	4a0d      	ldr	r2, [pc, #52]	; (8009d6c <clear_lock+0x44>)
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	011b      	lsls	r3, r3, #4
 8009d3c:	4413      	add	r3, r2
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d105      	bne.n	8009d52 <clear_lock+0x2a>
 8009d46:	4a09      	ldr	r2, [pc, #36]	; (8009d6c <clear_lock+0x44>)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	011b      	lsls	r3, r3, #4
 8009d4c:	4413      	add	r3, r2
 8009d4e:	2200      	movs	r2, #0
 8009d50:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	3301      	adds	r3, #1
 8009d56:	60fb      	str	r3, [r7, #12]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d9eb      	bls.n	8009d36 <clear_lock+0xe>
	}
}
 8009d5e:	bf00      	nop
 8009d60:	bf00      	nop
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr
 8009d6c:	2000014c 	.word	0x2000014c

08009d70 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b086      	sub	sp, #24
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	78db      	ldrb	r3, [r3, #3]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d034      	beq.n	8009dee <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d88:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	7858      	ldrb	r0, [r3, #1]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009d94:	2301      	movs	r3, #1
 8009d96:	697a      	ldr	r2, [r7, #20]
 8009d98:	f7ff fd0e 	bl	80097b8 <disk_write>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d002      	beq.n	8009da8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	73fb      	strb	r3, [r7, #15]
 8009da6:	e022      	b.n	8009dee <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2200      	movs	r2, #0
 8009dac:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	1ad2      	subs	r2, r2, r3
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d217      	bcs.n	8009dee <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	789b      	ldrb	r3, [r3, #2]
 8009dc2:	613b      	str	r3, [r7, #16]
 8009dc4:	e010      	b.n	8009de8 <sync_window+0x78>
					wsect += fs->fsize;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dca:	697a      	ldr	r2, [r7, #20]
 8009dcc:	4413      	add	r3, r2
 8009dce:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	7858      	ldrb	r0, [r3, #1]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009dda:	2301      	movs	r3, #1
 8009ddc:	697a      	ldr	r2, [r7, #20]
 8009dde:	f7ff fceb 	bl	80097b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	3b01      	subs	r3, #1
 8009de6:	613b      	str	r3, [r7, #16]
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d8eb      	bhi.n	8009dc6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3718      	adds	r7, #24
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009e02:	2300      	movs	r3, #0
 8009e04:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d01b      	beq.n	8009e48 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f7ff ffad 	bl	8009d70 <sync_window>
 8009e16:	4603      	mov	r3, r0
 8009e18:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009e1a:	7bfb      	ldrb	r3, [r7, #15]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d113      	bne.n	8009e48 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	7858      	ldrb	r0, [r3, #1]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	683a      	ldr	r2, [r7, #0]
 8009e2e:	f7ff fca3 	bl	8009778 <disk_read>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d004      	beq.n	8009e42 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009e38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e3c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	683a      	ldr	r2, [r7, #0]
 8009e46:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
	...

08009e54 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f7ff ff87 	bl	8009d70 <sync_window>
 8009e62:	4603      	mov	r3, r0
 8009e64:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d159      	bne.n	8009f20 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	2b03      	cmp	r3, #3
 8009e72:	d149      	bne.n	8009f08 <sync_fs+0xb4>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	791b      	ldrb	r3, [r3, #4]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d145      	bne.n	8009f08 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	899b      	ldrh	r3, [r3, #12]
 8009e86:	461a      	mov	r2, r3
 8009e88:	2100      	movs	r1, #0
 8009e8a:	f7ff fd76 	bl	800997a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	333c      	adds	r3, #60	; 0x3c
 8009e92:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009e96:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7ff fd05 	bl	80098aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	333c      	adds	r3, #60	; 0x3c
 8009ea4:	4921      	ldr	r1, [pc, #132]	; (8009f2c <sync_fs+0xd8>)
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f7ff fd1a 	bl	80098e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	333c      	adds	r3, #60	; 0x3c
 8009eb0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009eb4:	491e      	ldr	r1, [pc, #120]	; (8009f30 <sync_fs+0xdc>)
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f7ff fd12 	bl	80098e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	333c      	adds	r3, #60	; 0x3c
 8009ec0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	69db      	ldr	r3, [r3, #28]
 8009ec8:	4619      	mov	r1, r3
 8009eca:	4610      	mov	r0, r2
 8009ecc:	f7ff fd08 	bl	80098e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	333c      	adds	r3, #60	; 0x3c
 8009ed4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	699b      	ldr	r3, [r3, #24]
 8009edc:	4619      	mov	r1, r3
 8009ede:	4610      	mov	r0, r2
 8009ee0:	f7ff fcfe 	bl	80098e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee8:	1c5a      	adds	r2, r3, #1
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	7858      	ldrb	r0, [r3, #1]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009efc:	2301      	movs	r3, #1
 8009efe:	f7ff fc5b 	bl	80097b8 <disk_write>
			fs->fsi_flag = 0;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	785b      	ldrb	r3, [r3, #1]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	2100      	movs	r1, #0
 8009f10:	4618      	mov	r0, r3
 8009f12:	f7ff fc71 	bl	80097f8 <disk_ioctl>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d001      	beq.n	8009f20 <sync_fs+0xcc>
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3710      	adds	r7, #16
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
 8009f2a:	bf00      	nop
 8009f2c:	41615252 	.word	0x41615252
 8009f30:	61417272 	.word	0x61417272

08009f34 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	3b02      	subs	r3, #2
 8009f42:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6a1b      	ldr	r3, [r3, #32]
 8009f48:	3b02      	subs	r3, #2
 8009f4a:	683a      	ldr	r2, [r7, #0]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d301      	bcc.n	8009f54 <clust2sect+0x20>
 8009f50:	2300      	movs	r3, #0
 8009f52:	e008      	b.n	8009f66 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	895b      	ldrh	r3, [r3, #10]
 8009f58:	461a      	mov	r2, r3
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	fb03 f202 	mul.w	r2, r3, r2
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f64:	4413      	add	r3, r2
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	370c      	adds	r7, #12
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr

08009f72 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009f72:	b580      	push	{r7, lr}
 8009f74:	b086      	sub	sp, #24
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
 8009f7a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d904      	bls.n	8009f92 <get_fat+0x20>
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	6a1b      	ldr	r3, [r3, #32]
 8009f8c:	683a      	ldr	r2, [r7, #0]
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d302      	bcc.n	8009f98 <get_fat+0x26>
		val = 1;	/* Internal error */
 8009f92:	2301      	movs	r3, #1
 8009f94:	617b      	str	r3, [r7, #20]
 8009f96:	e0bb      	b.n	800a110 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009f9c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	2b03      	cmp	r3, #3
 8009fa4:	f000 8083 	beq.w	800a0ae <get_fat+0x13c>
 8009fa8:	2b03      	cmp	r3, #3
 8009faa:	f300 80a7 	bgt.w	800a0fc <get_fat+0x18a>
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d002      	beq.n	8009fb8 <get_fat+0x46>
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d056      	beq.n	800a064 <get_fat+0xf2>
 8009fb6:	e0a1      	b.n	800a0fc <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	085b      	lsrs	r3, r3, #1
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	899b      	ldrh	r3, [r3, #12]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8009fd6:	4413      	add	r3, r2
 8009fd8:	4619      	mov	r1, r3
 8009fda:	6938      	ldr	r0, [r7, #16]
 8009fdc:	f7ff ff0c 	bl	8009df8 <move_window>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	f040 808d 	bne.w	800a102 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	1c5a      	adds	r2, r3, #1
 8009fec:	60fa      	str	r2, [r7, #12]
 8009fee:	693a      	ldr	r2, [r7, #16]
 8009ff0:	8992      	ldrh	r2, [r2, #12]
 8009ff2:	fbb3 f1f2 	udiv	r1, r3, r2
 8009ff6:	fb02 f201 	mul.w	r2, r2, r1
 8009ffa:	1a9b      	subs	r3, r3, r2
 8009ffc:	693a      	ldr	r2, [r7, #16]
 8009ffe:	4413      	add	r3, r2
 800a000:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a004:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	899b      	ldrh	r3, [r3, #12]
 800a00e:	4619      	mov	r1, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	fbb3 f3f1 	udiv	r3, r3, r1
 800a016:	4413      	add	r3, r2
 800a018:	4619      	mov	r1, r3
 800a01a:	6938      	ldr	r0, [r7, #16]
 800a01c:	f7ff feec 	bl	8009df8 <move_window>
 800a020:	4603      	mov	r3, r0
 800a022:	2b00      	cmp	r3, #0
 800a024:	d16f      	bne.n	800a106 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	899b      	ldrh	r3, [r3, #12]
 800a02a:	461a      	mov	r2, r3
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a032:	fb02 f201 	mul.w	r2, r2, r1
 800a036:	1a9b      	subs	r3, r3, r2
 800a038:	693a      	ldr	r2, [r7, #16]
 800a03a:	4413      	add	r3, r2
 800a03c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a040:	021b      	lsls	r3, r3, #8
 800a042:	461a      	mov	r2, r3
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	4313      	orrs	r3, r2
 800a048:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	f003 0301 	and.w	r3, r3, #1
 800a050:	2b00      	cmp	r3, #0
 800a052:	d002      	beq.n	800a05a <get_fat+0xe8>
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	091b      	lsrs	r3, r3, #4
 800a058:	e002      	b.n	800a060 <get_fat+0xee>
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a060:	617b      	str	r3, [r7, #20]
			break;
 800a062:	e055      	b.n	800a110 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	899b      	ldrh	r3, [r3, #12]
 800a06c:	085b      	lsrs	r3, r3, #1
 800a06e:	b29b      	uxth	r3, r3
 800a070:	4619      	mov	r1, r3
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	fbb3 f3f1 	udiv	r3, r3, r1
 800a078:	4413      	add	r3, r2
 800a07a:	4619      	mov	r1, r3
 800a07c:	6938      	ldr	r0, [r7, #16]
 800a07e:	f7ff febb 	bl	8009df8 <move_window>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d140      	bne.n	800a10a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	005b      	lsls	r3, r3, #1
 800a092:	693a      	ldr	r2, [r7, #16]
 800a094:	8992      	ldrh	r2, [r2, #12]
 800a096:	fbb3 f0f2 	udiv	r0, r3, r2
 800a09a:	fb02 f200 	mul.w	r2, r2, r0
 800a09e:	1a9b      	subs	r3, r3, r2
 800a0a0:	440b      	add	r3, r1
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f7ff fbc6 	bl	8009834 <ld_word>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	617b      	str	r3, [r7, #20]
			break;
 800a0ac:	e030      	b.n	800a110 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	899b      	ldrh	r3, [r3, #12]
 800a0b6:	089b      	lsrs	r3, r3, #2
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	fbb3 f3f1 	udiv	r3, r3, r1
 800a0c2:	4413      	add	r3, r2
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	6938      	ldr	r0, [r7, #16]
 800a0c8:	f7ff fe96 	bl	8009df8 <move_window>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d11d      	bne.n	800a10e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	009b      	lsls	r3, r3, #2
 800a0dc:	693a      	ldr	r2, [r7, #16]
 800a0de:	8992      	ldrh	r2, [r2, #12]
 800a0e0:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0e4:	fb02 f200 	mul.w	r2, r2, r0
 800a0e8:	1a9b      	subs	r3, r3, r2
 800a0ea:	440b      	add	r3, r1
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7ff fbb9 	bl	8009864 <ld_dword>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a0f8:	617b      	str	r3, [r7, #20]
			break;
 800a0fa:	e009      	b.n	800a110 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	617b      	str	r3, [r7, #20]
 800a100:	e006      	b.n	800a110 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a102:	bf00      	nop
 800a104:	e004      	b.n	800a110 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a106:	bf00      	nop
 800a108:	e002      	b.n	800a110 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a10a:	bf00      	nop
 800a10c:	e000      	b.n	800a110 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a10e:	bf00      	nop
		}
	}

	return val;
 800a110:	697b      	ldr	r3, [r7, #20]
}
 800a112:	4618      	mov	r0, r3
 800a114:	3718      	adds	r7, #24
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}

0800a11a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a11a:	b590      	push	{r4, r7, lr}
 800a11c:	b089      	sub	sp, #36	; 0x24
 800a11e:	af00      	add	r7, sp, #0
 800a120:	60f8      	str	r0, [r7, #12]
 800a122:	60b9      	str	r1, [r7, #8]
 800a124:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a126:	2302      	movs	r3, #2
 800a128:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	f240 8102 	bls.w	800a336 <put_fat+0x21c>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	6a1b      	ldr	r3, [r3, #32]
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	429a      	cmp	r2, r3
 800a13a:	f080 80fc 	bcs.w	800a336 <put_fat+0x21c>
		switch (fs->fs_type) {
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	2b03      	cmp	r3, #3
 800a144:	f000 80b6 	beq.w	800a2b4 <put_fat+0x19a>
 800a148:	2b03      	cmp	r3, #3
 800a14a:	f300 80fd 	bgt.w	800a348 <put_fat+0x22e>
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d003      	beq.n	800a15a <put_fat+0x40>
 800a152:	2b02      	cmp	r3, #2
 800a154:	f000 8083 	beq.w	800a25e <put_fat+0x144>
 800a158:	e0f6      	b.n	800a348 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	61bb      	str	r3, [r7, #24]
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	085b      	lsrs	r3, r3, #1
 800a162:	69ba      	ldr	r2, [r7, #24]
 800a164:	4413      	add	r3, r2
 800a166:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	899b      	ldrh	r3, [r3, #12]
 800a170:	4619      	mov	r1, r3
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	fbb3 f3f1 	udiv	r3, r3, r1
 800a178:	4413      	add	r3, r2
 800a17a:	4619      	mov	r1, r3
 800a17c:	68f8      	ldr	r0, [r7, #12]
 800a17e:	f7ff fe3b 	bl	8009df8 <move_window>
 800a182:	4603      	mov	r3, r0
 800a184:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a186:	7ffb      	ldrb	r3, [r7, #31]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f040 80d6 	bne.w	800a33a <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a194:	69bb      	ldr	r3, [r7, #24]
 800a196:	1c5a      	adds	r2, r3, #1
 800a198:	61ba      	str	r2, [r7, #24]
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	8992      	ldrh	r2, [r2, #12]
 800a19e:	fbb3 f0f2 	udiv	r0, r3, r2
 800a1a2:	fb02 f200 	mul.w	r2, r2, r0
 800a1a6:	1a9b      	subs	r3, r3, r2
 800a1a8:	440b      	add	r3, r1
 800a1aa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	f003 0301 	and.w	r3, r3, #1
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d00d      	beq.n	800a1d2 <put_fat+0xb8>
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	b25b      	sxtb	r3, r3
 800a1bc:	f003 030f 	and.w	r3, r3, #15
 800a1c0:	b25a      	sxtb	r2, r3
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	011b      	lsls	r3, r3, #4
 800a1c8:	b25b      	sxtb	r3, r3
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	b25b      	sxtb	r3, r3
 800a1ce:	b2db      	uxtb	r3, r3
 800a1d0:	e001      	b.n	800a1d6 <put_fat+0xbc>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	b2db      	uxtb	r3, r3
 800a1d6:	697a      	ldr	r2, [r7, #20]
 800a1d8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	899b      	ldrh	r3, [r3, #12]
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	fbb3 f3f1 	udiv	r3, r3, r1
 800a1f0:	4413      	add	r3, r2
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f7ff fdff 	bl	8009df8 <move_window>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a1fe:	7ffb      	ldrb	r3, [r7, #31]
 800a200:	2b00      	cmp	r3, #0
 800a202:	f040 809c 	bne.w	800a33e <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	899b      	ldrh	r3, [r3, #12]
 800a210:	461a      	mov	r2, r3
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	fbb3 f0f2 	udiv	r0, r3, r2
 800a218:	fb02 f200 	mul.w	r2, r2, r0
 800a21c:	1a9b      	subs	r3, r3, r2
 800a21e:	440b      	add	r3, r1
 800a220:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	f003 0301 	and.w	r3, r3, #1
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d003      	beq.n	800a234 <put_fat+0x11a>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	091b      	lsrs	r3, r3, #4
 800a230:	b2db      	uxtb	r3, r3
 800a232:	e00e      	b.n	800a252 <put_fat+0x138>
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	b25b      	sxtb	r3, r3
 800a23a:	f023 030f 	bic.w	r3, r3, #15
 800a23e:	b25a      	sxtb	r2, r3
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	0a1b      	lsrs	r3, r3, #8
 800a244:	b25b      	sxtb	r3, r3
 800a246:	f003 030f 	and.w	r3, r3, #15
 800a24a:	b25b      	sxtb	r3, r3
 800a24c:	4313      	orrs	r3, r2
 800a24e:	b25b      	sxtb	r3, r3
 800a250:	b2db      	uxtb	r3, r3
 800a252:	697a      	ldr	r2, [r7, #20]
 800a254:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2201      	movs	r2, #1
 800a25a:	70da      	strb	r2, [r3, #3]
			break;
 800a25c:	e074      	b.n	800a348 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	899b      	ldrh	r3, [r3, #12]
 800a266:	085b      	lsrs	r3, r3, #1
 800a268:	b29b      	uxth	r3, r3
 800a26a:	4619      	mov	r1, r3
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a272:	4413      	add	r3, r2
 800a274:	4619      	mov	r1, r3
 800a276:	68f8      	ldr	r0, [r7, #12]
 800a278:	f7ff fdbe 	bl	8009df8 <move_window>
 800a27c:	4603      	mov	r3, r0
 800a27e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a280:	7ffb      	ldrb	r3, [r7, #31]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d15d      	bne.n	800a342 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	005b      	lsls	r3, r3, #1
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	8992      	ldrh	r2, [r2, #12]
 800a294:	fbb3 f0f2 	udiv	r0, r3, r2
 800a298:	fb02 f200 	mul.w	r2, r2, r0
 800a29c:	1a9b      	subs	r3, r3, r2
 800a29e:	440b      	add	r3, r1
 800a2a0:	687a      	ldr	r2, [r7, #4]
 800a2a2:	b292      	uxth	r2, r2
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f7ff faff 	bl	80098aa <st_word>
			fs->wflag = 1;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	70da      	strb	r2, [r3, #3]
			break;
 800a2b2:	e049      	b.n	800a348 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	899b      	ldrh	r3, [r3, #12]
 800a2bc:	089b      	lsrs	r3, r3, #2
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a2c8:	4413      	add	r3, r2
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f7ff fd93 	bl	8009df8 <move_window>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a2d6:	7ffb      	ldrb	r3, [r7, #31]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d134      	bne.n	800a346 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	009b      	lsls	r3, r3, #2
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	8992      	ldrh	r2, [r2, #12]
 800a2f0:	fbb3 f0f2 	udiv	r0, r3, r2
 800a2f4:	fb02 f200 	mul.w	r2, r2, r0
 800a2f8:	1a9b      	subs	r3, r3, r2
 800a2fa:	440b      	add	r3, r1
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	f7ff fab1 	bl	8009864 <ld_dword>
 800a302:	4603      	mov	r3, r0
 800a304:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a308:	4323      	orrs	r3, r4
 800a30a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	68fa      	ldr	r2, [r7, #12]
 800a318:	8992      	ldrh	r2, [r2, #12]
 800a31a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a31e:	fb02 f200 	mul.w	r2, r2, r0
 800a322:	1a9b      	subs	r3, r3, r2
 800a324:	440b      	add	r3, r1
 800a326:	6879      	ldr	r1, [r7, #4]
 800a328:	4618      	mov	r0, r3
 800a32a:	f7ff fad9 	bl	80098e0 <st_dword>
			fs->wflag = 1;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2201      	movs	r2, #1
 800a332:	70da      	strb	r2, [r3, #3]
			break;
 800a334:	e008      	b.n	800a348 <put_fat+0x22e>
		}
	}
 800a336:	bf00      	nop
 800a338:	e006      	b.n	800a348 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a33a:	bf00      	nop
 800a33c:	e004      	b.n	800a348 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a33e:	bf00      	nop
 800a340:	e002      	b.n	800a348 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a342:	bf00      	nop
 800a344:	e000      	b.n	800a348 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a346:	bf00      	nop
	return res;
 800a348:	7ffb      	ldrb	r3, [r7, #31]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3724      	adds	r7, #36	; 0x24
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd90      	pop	{r4, r7, pc}

0800a352 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b088      	sub	sp, #32
 800a356:	af00      	add	r7, sp, #0
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a35e:	2300      	movs	r3, #0
 800a360:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d904      	bls.n	800a378 <remove_chain+0x26>
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	6a1b      	ldr	r3, [r3, #32]
 800a372:	68ba      	ldr	r2, [r7, #8]
 800a374:	429a      	cmp	r2, r3
 800a376:	d301      	bcc.n	800a37c <remove_chain+0x2a>
 800a378:	2302      	movs	r3, #2
 800a37a:	e04b      	b.n	800a414 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d00c      	beq.n	800a39c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a382:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a386:	6879      	ldr	r1, [r7, #4]
 800a388:	69b8      	ldr	r0, [r7, #24]
 800a38a:	f7ff fec6 	bl	800a11a <put_fat>
 800a38e:	4603      	mov	r3, r0
 800a390:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a392:	7ffb      	ldrb	r3, [r7, #31]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d001      	beq.n	800a39c <remove_chain+0x4a>
 800a398:	7ffb      	ldrb	r3, [r7, #31]
 800a39a:	e03b      	b.n	800a414 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a39c:	68b9      	ldr	r1, [r7, #8]
 800a39e:	68f8      	ldr	r0, [r7, #12]
 800a3a0:	f7ff fde7 	bl	8009f72 <get_fat>
 800a3a4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d031      	beq.n	800a410 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d101      	bne.n	800a3b6 <remove_chain+0x64>
 800a3b2:	2302      	movs	r3, #2
 800a3b4:	e02e      	b.n	800a414 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3bc:	d101      	bne.n	800a3c2 <remove_chain+0x70>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e028      	b.n	800a414 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	68b9      	ldr	r1, [r7, #8]
 800a3c6:	69b8      	ldr	r0, [r7, #24]
 800a3c8:	f7ff fea7 	bl	800a11a <put_fat>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a3d0:	7ffb      	ldrb	r3, [r7, #31]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d001      	beq.n	800a3da <remove_chain+0x88>
 800a3d6:	7ffb      	ldrb	r3, [r7, #31]
 800a3d8:	e01c      	b.n	800a414 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	69da      	ldr	r2, [r3, #28]
 800a3de:	69bb      	ldr	r3, [r7, #24]
 800a3e0:	6a1b      	ldr	r3, [r3, #32]
 800a3e2:	3b02      	subs	r3, #2
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d20b      	bcs.n	800a400 <remove_chain+0xae>
			fs->free_clst++;
 800a3e8:	69bb      	ldr	r3, [r7, #24]
 800a3ea:	69db      	ldr	r3, [r3, #28]
 800a3ec:	1c5a      	adds	r2, r3, #1
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 800a3f2:	69bb      	ldr	r3, [r7, #24]
 800a3f4:	791b      	ldrb	r3, [r3, #4]
 800a3f6:	f043 0301 	orr.w	r3, r3, #1
 800a3fa:	b2da      	uxtb	r2, r3
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	6a1b      	ldr	r3, [r3, #32]
 800a408:	68ba      	ldr	r2, [r7, #8]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d3c6      	bcc.n	800a39c <remove_chain+0x4a>
 800a40e:	e000      	b.n	800a412 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a410:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	3720      	adds	r7, #32
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b088      	sub	sp, #32
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d10d      	bne.n	800a44e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	699b      	ldr	r3, [r3, #24]
 800a436:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a438:	69bb      	ldr	r3, [r7, #24]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d004      	beq.n	800a448 <create_chain+0x2c>
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	6a1b      	ldr	r3, [r3, #32]
 800a442:	69ba      	ldr	r2, [r7, #24]
 800a444:	429a      	cmp	r2, r3
 800a446:	d31b      	bcc.n	800a480 <create_chain+0x64>
 800a448:	2301      	movs	r3, #1
 800a44a:	61bb      	str	r3, [r7, #24]
 800a44c:	e018      	b.n	800a480 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a44e:	6839      	ldr	r1, [r7, #0]
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f7ff fd8e 	bl	8009f72 <get_fat>
 800a456:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d801      	bhi.n	800a462 <create_chain+0x46>
 800a45e:	2301      	movs	r3, #1
 800a460:	e070      	b.n	800a544 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a468:	d101      	bne.n	800a46e <create_chain+0x52>
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	e06a      	b.n	800a544 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	6a1b      	ldr	r3, [r3, #32]
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	429a      	cmp	r2, r3
 800a476:	d201      	bcs.n	800a47c <create_chain+0x60>
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	e063      	b.n	800a544 <create_chain+0x128>
		scl = clst;
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	3301      	adds	r3, #1
 800a488:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	6a1b      	ldr	r3, [r3, #32]
 800a48e:	69fa      	ldr	r2, [r7, #28]
 800a490:	429a      	cmp	r2, r3
 800a492:	d307      	bcc.n	800a4a4 <create_chain+0x88>
				ncl = 2;
 800a494:	2302      	movs	r3, #2
 800a496:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a498:	69fa      	ldr	r2, [r7, #28]
 800a49a:	69bb      	ldr	r3, [r7, #24]
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d901      	bls.n	800a4a4 <create_chain+0x88>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	e04f      	b.n	800a544 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a4a4:	69f9      	ldr	r1, [r7, #28]
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fd63 	bl	8009f72 <get_fat>
 800a4ac:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00e      	beq.n	800a4d2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d003      	beq.n	800a4c2 <create_chain+0xa6>
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a4c0:	d101      	bne.n	800a4c6 <create_chain+0xaa>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	e03e      	b.n	800a544 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a4c6:	69fa      	ldr	r2, [r7, #28]
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d1da      	bne.n	800a484 <create_chain+0x68>
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	e038      	b.n	800a544 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a4d2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a4d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a4d8:	69f9      	ldr	r1, [r7, #28]
 800a4da:	6938      	ldr	r0, [r7, #16]
 800a4dc:	f7ff fe1d 	bl	800a11a <put_fat>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a4e4:	7dfb      	ldrb	r3, [r7, #23]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d109      	bne.n	800a4fe <create_chain+0xe2>
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d006      	beq.n	800a4fe <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a4f0:	69fa      	ldr	r2, [r7, #28]
 800a4f2:	6839      	ldr	r1, [r7, #0]
 800a4f4:	6938      	ldr	r0, [r7, #16]
 800a4f6:	f7ff fe10 	bl	800a11a <put_fat>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a4fe:	7dfb      	ldrb	r3, [r7, #23]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d116      	bne.n	800a532 <create_chain+0x116>
		fs->last_clst = ncl;
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	69fa      	ldr	r2, [r7, #28]
 800a508:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	69da      	ldr	r2, [r3, #28]
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	6a1b      	ldr	r3, [r3, #32]
 800a512:	3b02      	subs	r3, #2
 800a514:	429a      	cmp	r2, r3
 800a516:	d804      	bhi.n	800a522 <create_chain+0x106>
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	69db      	ldr	r3, [r3, #28]
 800a51c:	1e5a      	subs	r2, r3, #1
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	791b      	ldrb	r3, [r3, #4]
 800a526:	f043 0301 	orr.w	r3, r3, #1
 800a52a:	b2da      	uxtb	r2, r3
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	711a      	strb	r2, [r3, #4]
 800a530:	e007      	b.n	800a542 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a532:	7dfb      	ldrb	r3, [r7, #23]
 800a534:	2b01      	cmp	r3, #1
 800a536:	d102      	bne.n	800a53e <create_chain+0x122>
 800a538:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a53c:	e000      	b.n	800a540 <create_chain+0x124>
 800a53e:	2301      	movs	r3, #1
 800a540:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a542:	69fb      	ldr	r3, [r7, #28]
}
 800a544:	4618      	mov	r0, r3
 800a546:	3720      	adds	r7, #32
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}

0800a54c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a54c:	b480      	push	{r7}
 800a54e:	b087      	sub	sp, #28
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
 800a554:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a560:	3304      	adds	r3, #4
 800a562:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	899b      	ldrh	r3, [r3, #12]
 800a568:	461a      	mov	r2, r3
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a570:	68fa      	ldr	r2, [r7, #12]
 800a572:	8952      	ldrh	r2, [r2, #10]
 800a574:	fbb3 f3f2 	udiv	r3, r3, r2
 800a578:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	1d1a      	adds	r2, r3, #4
 800a57e:	613a      	str	r2, [r7, #16]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d101      	bne.n	800a58e <clmt_clust+0x42>
 800a58a:	2300      	movs	r3, #0
 800a58c:	e010      	b.n	800a5b0 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800a58e:	697a      	ldr	r2, [r7, #20]
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	429a      	cmp	r2, r3
 800a594:	d307      	bcc.n	800a5a6 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800a596:	697a      	ldr	r2, [r7, #20]
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	1ad3      	subs	r3, r2, r3
 800a59c:	617b      	str	r3, [r7, #20]
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	3304      	adds	r3, #4
 800a5a2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a5a4:	e7e9      	b.n	800a57a <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800a5a6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	4413      	add	r3, r2
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	371c      	adds	r7, #28
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b086      	sub	sp, #24
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a5d2:	d204      	bcs.n	800a5de <dir_sdi+0x22>
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	f003 031f 	and.w	r3, r3, #31
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a5de:	2302      	movs	r3, #2
 800a5e0:	e071      	b.n	800a6c6 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	683a      	ldr	r2, [r7, #0]
 800a5e6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d106      	bne.n	800a602 <dir_sdi+0x46>
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	d902      	bls.n	800a602 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a600:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10c      	bne.n	800a622 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	095b      	lsrs	r3, r3, #5
 800a60c:	693a      	ldr	r2, [r7, #16]
 800a60e:	8912      	ldrh	r2, [r2, #8]
 800a610:	4293      	cmp	r3, r2
 800a612:	d301      	bcc.n	800a618 <dir_sdi+0x5c>
 800a614:	2302      	movs	r3, #2
 800a616:	e056      	b.n	800a6c6 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	61da      	str	r2, [r3, #28]
 800a620:	e02d      	b.n	800a67e <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	895b      	ldrh	r3, [r3, #10]
 800a626:	461a      	mov	r2, r3
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	899b      	ldrh	r3, [r3, #12]
 800a62c:	fb03 f302 	mul.w	r3, r3, r2
 800a630:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a632:	e019      	b.n	800a668 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6979      	ldr	r1, [r7, #20]
 800a638:	4618      	mov	r0, r3
 800a63a:	f7ff fc9a 	bl	8009f72 <get_fat>
 800a63e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a646:	d101      	bne.n	800a64c <dir_sdi+0x90>
 800a648:	2301      	movs	r3, #1
 800a64a:	e03c      	b.n	800a6c6 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d904      	bls.n	800a65c <dir_sdi+0xa0>
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	6a1b      	ldr	r3, [r3, #32]
 800a656:	697a      	ldr	r2, [r7, #20]
 800a658:	429a      	cmp	r2, r3
 800a65a:	d301      	bcc.n	800a660 <dir_sdi+0xa4>
 800a65c:	2302      	movs	r3, #2
 800a65e:	e032      	b.n	800a6c6 <dir_sdi+0x10a>
			ofs -= csz;
 800a660:	683a      	ldr	r2, [r7, #0]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a668:	683a      	ldr	r2, [r7, #0]
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d2e1      	bcs.n	800a634 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800a670:	6979      	ldr	r1, [r7, #20]
 800a672:	6938      	ldr	r0, [r7, #16]
 800a674:	f7ff fc5e 	bl	8009f34 <clust2sect>
 800a678:	4602      	mov	r2, r0
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	697a      	ldr	r2, [r7, #20]
 800a682:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	69db      	ldr	r3, [r3, #28]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d101      	bne.n	800a690 <dir_sdi+0xd4>
 800a68c:	2302      	movs	r3, #2
 800a68e:	e01a      	b.n	800a6c6 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	69da      	ldr	r2, [r3, #28]
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	899b      	ldrh	r3, [r3, #12]
 800a698:	4619      	mov	r1, r3
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a6a0:	441a      	add	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	899b      	ldrh	r3, [r3, #12]
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	fbb3 f0f2 	udiv	r0, r3, r2
 800a6b8:	fb02 f200 	mul.w	r2, r2, r0
 800a6bc:	1a9b      	subs	r3, r3, r2
 800a6be:	18ca      	adds	r2, r1, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a6c4:	2300      	movs	r3, #0
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3718      	adds	r7, #24
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}

0800a6ce <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a6ce:	b580      	push	{r7, lr}
 800a6d0:	b086      	sub	sp, #24
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
 800a6d6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	695b      	ldr	r3, [r3, #20]
 800a6e2:	3320      	adds	r3, #32
 800a6e4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	69db      	ldr	r3, [r3, #28]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d003      	beq.n	800a6f6 <dir_next+0x28>
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a6f4:	d301      	bcc.n	800a6fa <dir_next+0x2c>
 800a6f6:	2304      	movs	r3, #4
 800a6f8:	e0bb      	b.n	800a872 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	899b      	ldrh	r3, [r3, #12]
 800a6fe:	461a      	mov	r2, r3
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	fbb3 f1f2 	udiv	r1, r3, r2
 800a706:	fb02 f201 	mul.w	r2, r2, r1
 800a70a:	1a9b      	subs	r3, r3, r2
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	f040 809d 	bne.w	800a84c <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	69db      	ldr	r3, [r3, #28]
 800a716:	1c5a      	adds	r2, r3, #1
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d10b      	bne.n	800a73c <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	095b      	lsrs	r3, r3, #5
 800a728:	68fa      	ldr	r2, [r7, #12]
 800a72a:	8912      	ldrh	r2, [r2, #8]
 800a72c:	4293      	cmp	r3, r2
 800a72e:	f0c0 808d 	bcc.w	800a84c <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	61da      	str	r2, [r3, #28]
 800a738:	2304      	movs	r3, #4
 800a73a:	e09a      	b.n	800a872 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	899b      	ldrh	r3, [r3, #12]
 800a740:	461a      	mov	r2, r3
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	fbb3 f3f2 	udiv	r3, r3, r2
 800a748:	68fa      	ldr	r2, [r7, #12]
 800a74a:	8952      	ldrh	r2, [r2, #10]
 800a74c:	3a01      	subs	r2, #1
 800a74e:	4013      	ands	r3, r2
 800a750:	2b00      	cmp	r3, #0
 800a752:	d17b      	bne.n	800a84c <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	699b      	ldr	r3, [r3, #24]
 800a75a:	4619      	mov	r1, r3
 800a75c:	4610      	mov	r0, r2
 800a75e:	f7ff fc08 	bl	8009f72 <get_fat>
 800a762:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	2b01      	cmp	r3, #1
 800a768:	d801      	bhi.n	800a76e <dir_next+0xa0>
 800a76a:	2302      	movs	r3, #2
 800a76c:	e081      	b.n	800a872 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a774:	d101      	bne.n	800a77a <dir_next+0xac>
 800a776:	2301      	movs	r3, #1
 800a778:	e07b      	b.n	800a872 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	6a1b      	ldr	r3, [r3, #32]
 800a77e:	697a      	ldr	r2, [r7, #20]
 800a780:	429a      	cmp	r2, r3
 800a782:	d359      	bcc.n	800a838 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d104      	bne.n	800a794 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	61da      	str	r2, [r3, #28]
 800a790:	2304      	movs	r3, #4
 800a792:	e06e      	b.n	800a872 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	699b      	ldr	r3, [r3, #24]
 800a79a:	4619      	mov	r1, r3
 800a79c:	4610      	mov	r0, r2
 800a79e:	f7ff fe3d 	bl	800a41c <create_chain>
 800a7a2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d101      	bne.n	800a7ae <dir_next+0xe0>
 800a7aa:	2307      	movs	r3, #7
 800a7ac:	e061      	b.n	800a872 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d101      	bne.n	800a7b8 <dir_next+0xea>
 800a7b4:	2302      	movs	r3, #2
 800a7b6:	e05c      	b.n	800a872 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7be:	d101      	bne.n	800a7c4 <dir_next+0xf6>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	e056      	b.n	800a872 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a7c4:	68f8      	ldr	r0, [r7, #12]
 800a7c6:	f7ff fad3 	bl	8009d70 <sync_window>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d001      	beq.n	800a7d4 <dir_next+0x106>
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e04e      	b.n	800a872 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	899b      	ldrh	r3, [r3, #12]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	2100      	movs	r1, #0
 800a7e2:	f7ff f8ca 	bl	800997a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	613b      	str	r3, [r7, #16]
 800a7ea:	6979      	ldr	r1, [r7, #20]
 800a7ec:	68f8      	ldr	r0, [r7, #12]
 800a7ee:	f7ff fba1 	bl	8009f34 <clust2sect>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	639a      	str	r2, [r3, #56]	; 0x38
 800a7f8:	e012      	b.n	800a820 <dir_next+0x152>
						fs->wflag = 1;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a800:	68f8      	ldr	r0, [r7, #12]
 800a802:	f7ff fab5 	bl	8009d70 <sync_window>
 800a806:	4603      	mov	r3, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d001      	beq.n	800a810 <dir_next+0x142>
 800a80c:	2301      	movs	r3, #1
 800a80e:	e030      	b.n	800a872 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	3301      	adds	r3, #1
 800a814:	613b      	str	r3, [r7, #16]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a81a:	1c5a      	adds	r2, r3, #1
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	639a      	str	r2, [r3, #56]	; 0x38
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	895b      	ldrh	r3, [r3, #10]
 800a824:	461a      	mov	r2, r3
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	4293      	cmp	r3, r2
 800a82a:	d3e6      	bcc.n	800a7fa <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	1ad2      	subs	r2, r2, r3
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	697a      	ldr	r2, [r7, #20]
 800a83c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a83e:	6979      	ldr	r1, [r7, #20]
 800a840:	68f8      	ldr	r0, [r7, #12]
 800a842:	f7ff fb77 	bl	8009f34 <clust2sect>
 800a846:	4602      	mov	r2, r0
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	899b      	ldrh	r3, [r3, #12]
 800a85c:	461a      	mov	r2, r3
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	fbb3 f0f2 	udiv	r0, r3, r2
 800a864:	fb02 f200 	mul.w	r2, r2, r0
 800a868:	1a9b      	subs	r3, r3, r2
 800a86a:	18ca      	adds	r2, r1, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a870:	2300      	movs	r3, #0
}
 800a872:	4618      	mov	r0, r3
 800a874:	3718      	adds	r7, #24
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b086      	sub	sp, #24
 800a87e:	af00      	add	r7, sp, #0
 800a880:	6078      	str	r0, [r7, #4]
 800a882:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a88a:	2100      	movs	r1, #0
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f7ff fe95 	bl	800a5bc <dir_sdi>
 800a892:	4603      	mov	r3, r0
 800a894:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a896:	7dfb      	ldrb	r3, [r7, #23]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d12b      	bne.n	800a8f4 <dir_alloc+0x7a>
		n = 0;
 800a89c:	2300      	movs	r3, #0
 800a89e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	69db      	ldr	r3, [r3, #28]
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	68f8      	ldr	r0, [r7, #12]
 800a8a8:	f7ff faa6 	bl	8009df8 <move_window>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a8b0:	7dfb      	ldrb	r3, [r7, #23]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d11d      	bne.n	800a8f2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6a1b      	ldr	r3, [r3, #32]
 800a8ba:	781b      	ldrb	r3, [r3, #0]
 800a8bc:	2be5      	cmp	r3, #229	; 0xe5
 800a8be:	d004      	beq.n	800a8ca <dir_alloc+0x50>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6a1b      	ldr	r3, [r3, #32]
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d107      	bne.n	800a8da <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	613b      	str	r3, [r7, #16]
 800a8d0:	693a      	ldr	r2, [r7, #16]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	d102      	bne.n	800a8de <dir_alloc+0x64>
 800a8d8:	e00c      	b.n	800a8f4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a8da:	2300      	movs	r3, #0
 800a8dc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a8de:	2101      	movs	r1, #1
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f7ff fef4 	bl	800a6ce <dir_next>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a8ea:	7dfb      	ldrb	r3, [r7, #23]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d0d7      	beq.n	800a8a0 <dir_alloc+0x26>
 800a8f0:	e000      	b.n	800a8f4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a8f2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a8f4:	7dfb      	ldrb	r3, [r7, #23]
 800a8f6:	2b04      	cmp	r3, #4
 800a8f8:	d101      	bne.n	800a8fe <dir_alloc+0x84>
 800a8fa:	2307      	movs	r3, #7
 800a8fc:	75fb      	strb	r3, [r7, #23]
	return res;
 800a8fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800a900:	4618      	mov	r0, r3
 800a902:	3718      	adds	r7, #24
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	331a      	adds	r3, #26
 800a916:	4618      	mov	r0, r3
 800a918:	f7fe ff8c 	bl	8009834 <ld_word>
 800a91c:	4603      	mov	r3, r0
 800a91e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	2b03      	cmp	r3, #3
 800a926:	d109      	bne.n	800a93c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	3314      	adds	r3, #20
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7fe ff81 	bl	8009834 <ld_word>
 800a932:	4603      	mov	r3, r0
 800a934:	041b      	lsls	r3, r3, #16
 800a936:	68fa      	ldr	r2, [r7, #12]
 800a938:	4313      	orrs	r3, r2
 800a93a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a93c:	68fb      	ldr	r3, [r7, #12]
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	60f8      	str	r0, [r7, #12]
 800a94e:	60b9      	str	r1, [r7, #8]
 800a950:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	331a      	adds	r3, #26
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	b292      	uxth	r2, r2
 800a95a:	4611      	mov	r1, r2
 800a95c:	4618      	mov	r0, r3
 800a95e:	f7fe ffa4 	bl	80098aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	2b03      	cmp	r3, #3
 800a968:	d109      	bne.n	800a97e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	f103 0214 	add.w	r2, r3, #20
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	0c1b      	lsrs	r3, r3, #16
 800a974:	b29b      	uxth	r3, r3
 800a976:	4619      	mov	r1, r3
 800a978:	4610      	mov	r0, r2
 800a97a:	f7fe ff96 	bl	80098aa <st_word>
	}
}
 800a97e:	bf00      	nop
 800a980:	3710      	adds	r7, #16
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
	...

0800a988 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800a988:	b590      	push	{r4, r7, lr}
 800a98a:	b087      	sub	sp, #28
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	331a      	adds	r3, #26
 800a996:	4618      	mov	r0, r3
 800a998:	f7fe ff4c 	bl	8009834 <ld_word>
 800a99c:	4603      	mov	r3, r0
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d001      	beq.n	800a9a6 <cmp_lfn+0x1e>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	e059      	b.n	800aa5a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	781b      	ldrb	r3, [r3, #0]
 800a9aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a9ae:	1e5a      	subs	r2, r3, #1
 800a9b0:	4613      	mov	r3, r2
 800a9b2:	005b      	lsls	r3, r3, #1
 800a9b4:	4413      	add	r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4413      	add	r3, r2
 800a9ba:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a9bc:	2301      	movs	r3, #1
 800a9be:	81fb      	strh	r3, [r7, #14]
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	613b      	str	r3, [r7, #16]
 800a9c4:	e033      	b.n	800aa2e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a9c6:	4a27      	ldr	r2, [pc, #156]	; (800aa64 <cmp_lfn+0xdc>)
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	4413      	add	r3, r2
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7fe ff2d 	bl	8009834 <ld_word>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a9de:	89fb      	ldrh	r3, [r7, #14]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d01a      	beq.n	800aa1a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	2bfe      	cmp	r3, #254	; 0xfe
 800a9e8:	d812      	bhi.n	800aa10 <cmp_lfn+0x88>
 800a9ea:	89bb      	ldrh	r3, [r7, #12]
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f001 fdd1 	bl	800c594 <ff_wtoupper>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	461c      	mov	r4, r3
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	617a      	str	r2, [r7, #20]
 800a9fc:	005b      	lsls	r3, r3, #1
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	4413      	add	r3, r2
 800aa02:	881b      	ldrh	r3, [r3, #0]
 800aa04:	4618      	mov	r0, r3
 800aa06:	f001 fdc5 	bl	800c594 <ff_wtoupper>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	429c      	cmp	r4, r3
 800aa0e:	d001      	beq.n	800aa14 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800aa10:	2300      	movs	r3, #0
 800aa12:	e022      	b.n	800aa5a <cmp_lfn+0xd2>
			}
			wc = uc;
 800aa14:	89bb      	ldrh	r3, [r7, #12]
 800aa16:	81fb      	strh	r3, [r7, #14]
 800aa18:	e006      	b.n	800aa28 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800aa1a:	89bb      	ldrh	r3, [r7, #12]
 800aa1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d001      	beq.n	800aa28 <cmp_lfn+0xa0>
 800aa24:	2300      	movs	r3, #0
 800aa26:	e018      	b.n	800aa5a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	613b      	str	r3, [r7, #16]
 800aa2e:	693b      	ldr	r3, [r7, #16]
 800aa30:	2b0c      	cmp	r3, #12
 800aa32:	d9c8      	bls.n	800a9c6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	781b      	ldrb	r3, [r3, #0]
 800aa38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d00b      	beq.n	800aa58 <cmp_lfn+0xd0>
 800aa40:	89fb      	ldrh	r3, [r7, #14]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d008      	beq.n	800aa58 <cmp_lfn+0xd0>
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	005b      	lsls	r3, r3, #1
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	881b      	ldrh	r3, [r3, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d001      	beq.n	800aa58 <cmp_lfn+0xd0>
 800aa54:	2300      	movs	r3, #0
 800aa56:	e000      	b.n	800aa5a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800aa58:	2301      	movs	r3, #1
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	371c      	adds	r7, #28
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd90      	pop	{r4, r7, pc}
 800aa62:	bf00      	nop
 800aa64:	08011b28 	.word	0x08011b28

0800aa68 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b088      	sub	sp, #32
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	60b9      	str	r1, [r7, #8]
 800aa72:	4611      	mov	r1, r2
 800aa74:	461a      	mov	r2, r3
 800aa76:	460b      	mov	r3, r1
 800aa78:	71fb      	strb	r3, [r7, #7]
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	330d      	adds	r3, #13
 800aa82:	79ba      	ldrb	r2, [r7, #6]
 800aa84:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	330b      	adds	r3, #11
 800aa8a:	220f      	movs	r2, #15
 800aa8c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	330c      	adds	r3, #12
 800aa92:	2200      	movs	r2, #0
 800aa94:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	331a      	adds	r3, #26
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f7fe ff04 	bl	80098aa <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800aaa2:	79fb      	ldrb	r3, [r7, #7]
 800aaa4:	1e5a      	subs	r2, r3, #1
 800aaa6:	4613      	mov	r3, r2
 800aaa8:	005b      	lsls	r3, r3, #1
 800aaaa:	4413      	add	r3, r2
 800aaac:	009b      	lsls	r3, r3, #2
 800aaae:	4413      	add	r3, r2
 800aab0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800aab2:	2300      	movs	r3, #0
 800aab4:	82fb      	strh	r3, [r7, #22]
 800aab6:	2300      	movs	r3, #0
 800aab8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800aaba:	8afb      	ldrh	r3, [r7, #22]
 800aabc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d007      	beq.n	800aad4 <put_lfn+0x6c>
 800aac4:	69fb      	ldr	r3, [r7, #28]
 800aac6:	1c5a      	adds	r2, r3, #1
 800aac8:	61fa      	str	r2, [r7, #28]
 800aaca:	005b      	lsls	r3, r3, #1
 800aacc:	68fa      	ldr	r2, [r7, #12]
 800aace:	4413      	add	r3, r2
 800aad0:	881b      	ldrh	r3, [r3, #0]
 800aad2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800aad4:	4a17      	ldr	r2, [pc, #92]	; (800ab34 <put_lfn+0xcc>)
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	4413      	add	r3, r2
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	461a      	mov	r2, r3
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	4413      	add	r3, r2
 800aae2:	8afa      	ldrh	r2, [r7, #22]
 800aae4:	4611      	mov	r1, r2
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fe fedf 	bl	80098aa <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800aaec:	8afb      	ldrh	r3, [r7, #22]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d102      	bne.n	800aaf8 <put_lfn+0x90>
 800aaf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aaf6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800aaf8:	69bb      	ldr	r3, [r7, #24]
 800aafa:	3301      	adds	r3, #1
 800aafc:	61bb      	str	r3, [r7, #24]
 800aafe:	69bb      	ldr	r3, [r7, #24]
 800ab00:	2b0c      	cmp	r3, #12
 800ab02:	d9da      	bls.n	800aaba <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ab04:	8afb      	ldrh	r3, [r7, #22]
 800ab06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d006      	beq.n	800ab1c <put_lfn+0xb4>
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	005b      	lsls	r3, r3, #1
 800ab12:	68fa      	ldr	r2, [r7, #12]
 800ab14:	4413      	add	r3, r2
 800ab16:	881b      	ldrh	r3, [r3, #0]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d103      	bne.n	800ab24 <put_lfn+0xbc>
 800ab1c:	79fb      	ldrb	r3, [r7, #7]
 800ab1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab22:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	79fa      	ldrb	r2, [r7, #7]
 800ab28:	701a      	strb	r2, [r3, #0]
}
 800ab2a:	bf00      	nop
 800ab2c:	3720      	adds	r7, #32
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	08011b28 	.word	0x08011b28

0800ab38 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b08c      	sub	sp, #48	; 0x30
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	60f8      	str	r0, [r7, #12]
 800ab40:	60b9      	str	r1, [r7, #8]
 800ab42:	607a      	str	r2, [r7, #4]
 800ab44:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ab46:	220b      	movs	r2, #11
 800ab48:	68b9      	ldr	r1, [r7, #8]
 800ab4a:	68f8      	ldr	r0, [r7, #12]
 800ab4c:	f7fe fef4 	bl	8009938 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	2b05      	cmp	r3, #5
 800ab54:	d92b      	bls.n	800abae <gen_numname+0x76>
		sr = seq;
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ab5a:	e022      	b.n	800aba2 <gen_numname+0x6a>
			wc = *lfn++;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	1c9a      	adds	r2, r3, #2
 800ab60:	607a      	str	r2, [r7, #4]
 800ab62:	881b      	ldrh	r3, [r3, #0]
 800ab64:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800ab66:	2300      	movs	r3, #0
 800ab68:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab6a:	e017      	b.n	800ab9c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ab6c:	69fb      	ldr	r3, [r7, #28]
 800ab6e:	005a      	lsls	r2, r3, #1
 800ab70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ab72:	f003 0301 	and.w	r3, r3, #1
 800ab76:	4413      	add	r3, r2
 800ab78:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ab7a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ab7c:	085b      	lsrs	r3, r3, #1
 800ab7e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ab80:	69fb      	ldr	r3, [r7, #28]
 800ab82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d005      	beq.n	800ab96 <gen_numname+0x5e>
 800ab8a:	69fb      	ldr	r3, [r7, #28]
 800ab8c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ab90:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ab94:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ab96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab98:	3301      	adds	r3, #1
 800ab9a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9e:	2b0f      	cmp	r3, #15
 800aba0:	d9e4      	bls.n	800ab6c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	881b      	ldrh	r3, [r3, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d1d8      	bne.n	800ab5c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800abae:	2307      	movs	r3, #7
 800abb0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	b2db      	uxtb	r3, r3
 800abb6:	f003 030f 	and.w	r3, r3, #15
 800abba:	b2db      	uxtb	r3, r3
 800abbc:	3330      	adds	r3, #48	; 0x30
 800abbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800abc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abc6:	2b39      	cmp	r3, #57	; 0x39
 800abc8:	d904      	bls.n	800abd4 <gen_numname+0x9c>
 800abca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abce:	3307      	adds	r3, #7
 800abd0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800abd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd6:	1e5a      	subs	r2, r3, #1
 800abd8:	62ba      	str	r2, [r7, #40]	; 0x28
 800abda:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800abde:	4413      	add	r3, r2
 800abe0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800abe4:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	091b      	lsrs	r3, r3, #4
 800abec:	603b      	str	r3, [r7, #0]
	} while (seq);
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1de      	bne.n	800abb2 <gen_numname+0x7a>
	ns[i] = '~';
 800abf4:	f107 0214 	add.w	r2, r7, #20
 800abf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abfa:	4413      	add	r3, r2
 800abfc:	227e      	movs	r2, #126	; 0x7e
 800abfe:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ac00:	2300      	movs	r3, #0
 800ac02:	627b      	str	r3, [r7, #36]	; 0x24
 800ac04:	e002      	b.n	800ac0c <gen_numname+0xd4>
 800ac06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac08:	3301      	adds	r3, #1
 800ac0a:	627b      	str	r3, [r7, #36]	; 0x24
 800ac0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d205      	bcs.n	800ac20 <gen_numname+0xe8>
 800ac14:	68fa      	ldr	r2, [r7, #12]
 800ac16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac18:	4413      	add	r3, r2
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	2b20      	cmp	r3, #32
 800ac1e:	d1f2      	bne.n	800ac06 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ac20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac22:	2b07      	cmp	r3, #7
 800ac24:	d808      	bhi.n	800ac38 <gen_numname+0x100>
 800ac26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac28:	1c5a      	adds	r2, r3, #1
 800ac2a:	62ba      	str	r2, [r7, #40]	; 0x28
 800ac2c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ac30:	4413      	add	r3, r2
 800ac32:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ac36:	e000      	b.n	800ac3a <gen_numname+0x102>
 800ac38:	2120      	movs	r1, #32
 800ac3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac3c:	1c5a      	adds	r2, r3, #1
 800ac3e:	627a      	str	r2, [r7, #36]	; 0x24
 800ac40:	68fa      	ldr	r2, [r7, #12]
 800ac42:	4413      	add	r3, r2
 800ac44:	460a      	mov	r2, r1
 800ac46:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ac48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac4a:	2b07      	cmp	r3, #7
 800ac4c:	d9e8      	bls.n	800ac20 <gen_numname+0xe8>
}
 800ac4e:	bf00      	nop
 800ac50:	bf00      	nop
 800ac52:	3730      	adds	r7, #48	; 0x30
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b085      	sub	sp, #20
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ac64:	230b      	movs	r3, #11
 800ac66:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ac68:	7bfb      	ldrb	r3, [r7, #15]
 800ac6a:	b2da      	uxtb	r2, r3
 800ac6c:	0852      	lsrs	r2, r2, #1
 800ac6e:	01db      	lsls	r3, r3, #7
 800ac70:	4313      	orrs	r3, r2
 800ac72:	b2da      	uxtb	r2, r3
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	1c59      	adds	r1, r3, #1
 800ac78:	6079      	str	r1, [r7, #4]
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	4413      	add	r3, r2
 800ac7e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	3b01      	subs	r3, #1
 800ac84:	60bb      	str	r3, [r7, #8]
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1ed      	bne.n	800ac68 <sum_sfn+0x10>
	return sum;
 800ac8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3714      	adds	r7, #20
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr

0800ac9a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ac9a:	b580      	push	{r7, lr}
 800ac9c:	b086      	sub	sp, #24
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800aca8:	2100      	movs	r1, #0
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f7ff fc86 	bl	800a5bc <dir_sdi>
 800acb0:	4603      	mov	r3, r0
 800acb2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800acb4:	7dfb      	ldrb	r3, [r7, #23]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d001      	beq.n	800acbe <dir_find+0x24>
 800acba:	7dfb      	ldrb	r3, [r7, #23]
 800acbc:	e0a9      	b.n	800ae12 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800acbe:	23ff      	movs	r3, #255	; 0xff
 800acc0:	753b      	strb	r3, [r7, #20]
 800acc2:	7d3b      	ldrb	r3, [r7, #20]
 800acc4:	757b      	strb	r3, [r7, #21]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800accc:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	69db      	ldr	r3, [r3, #28]
 800acd2:	4619      	mov	r1, r3
 800acd4:	6938      	ldr	r0, [r7, #16]
 800acd6:	f7ff f88f 	bl	8009df8 <move_window>
 800acda:	4603      	mov	r3, r0
 800acdc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800acde:	7dfb      	ldrb	r3, [r7, #23]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f040 8090 	bne.w	800ae06 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6a1b      	ldr	r3, [r3, #32]
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800acee:	7dbb      	ldrb	r3, [r7, #22]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d102      	bne.n	800acfa <dir_find+0x60>
 800acf4:	2304      	movs	r3, #4
 800acf6:	75fb      	strb	r3, [r7, #23]
 800acf8:	e08a      	b.n	800ae10 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	330b      	adds	r3, #11
 800ad00:	781b      	ldrb	r3, [r3, #0]
 800ad02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ad06:	73fb      	strb	r3, [r7, #15]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	7bfa      	ldrb	r2, [r7, #15]
 800ad0c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ad0e:	7dbb      	ldrb	r3, [r7, #22]
 800ad10:	2be5      	cmp	r3, #229	; 0xe5
 800ad12:	d007      	beq.n	800ad24 <dir_find+0x8a>
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	f003 0308 	and.w	r3, r3, #8
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d009      	beq.n	800ad32 <dir_find+0x98>
 800ad1e:	7bfb      	ldrb	r3, [r7, #15]
 800ad20:	2b0f      	cmp	r3, #15
 800ad22:	d006      	beq.n	800ad32 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ad24:	23ff      	movs	r3, #255	; 0xff
 800ad26:	757b      	strb	r3, [r7, #21]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ad2e:	631a      	str	r2, [r3, #48]	; 0x30
 800ad30:	e05e      	b.n	800adf0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ad32:	7bfb      	ldrb	r3, [r7, #15]
 800ad34:	2b0f      	cmp	r3, #15
 800ad36:	d136      	bne.n	800ada6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ad3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d154      	bne.n	800adf0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ad46:	7dbb      	ldrb	r3, [r7, #22]
 800ad48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00d      	beq.n	800ad6c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6a1b      	ldr	r3, [r3, #32]
 800ad54:	7b5b      	ldrb	r3, [r3, #13]
 800ad56:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ad58:	7dbb      	ldrb	r3, [r7, #22]
 800ad5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad5e:	75bb      	strb	r3, [r7, #22]
 800ad60:	7dbb      	ldrb	r3, [r7, #22]
 800ad62:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	695a      	ldr	r2, [r3, #20]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ad6c:	7dba      	ldrb	r2, [r7, #22]
 800ad6e:	7d7b      	ldrb	r3, [r7, #21]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d115      	bne.n	800ada0 <dir_find+0x106>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6a1b      	ldr	r3, [r3, #32]
 800ad78:	330d      	adds	r3, #13
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	7d3a      	ldrb	r2, [r7, #20]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d10e      	bne.n	800ada0 <dir_find+0x106>
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	691a      	ldr	r2, [r3, #16]
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a1b      	ldr	r3, [r3, #32]
 800ad8a:	4619      	mov	r1, r3
 800ad8c:	4610      	mov	r0, r2
 800ad8e:	f7ff fdfb 	bl	800a988 <cmp_lfn>
 800ad92:	4603      	mov	r3, r0
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d003      	beq.n	800ada0 <dir_find+0x106>
 800ad98:	7d7b      	ldrb	r3, [r7, #21]
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	e000      	b.n	800ada2 <dir_find+0x108>
 800ada0:	23ff      	movs	r3, #255	; 0xff
 800ada2:	757b      	strb	r3, [r7, #21]
 800ada4:	e024      	b.n	800adf0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ada6:	7d7b      	ldrb	r3, [r7, #21]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d109      	bne.n	800adc0 <dir_find+0x126>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6a1b      	ldr	r3, [r3, #32]
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7ff ff51 	bl	800ac58 <sum_sfn>
 800adb6:	4603      	mov	r3, r0
 800adb8:	461a      	mov	r2, r3
 800adba:	7d3b      	ldrb	r3, [r7, #20]
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d024      	beq.n	800ae0a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800adc6:	f003 0301 	and.w	r3, r3, #1
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d10a      	bne.n	800ade4 <dir_find+0x14a>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6a18      	ldr	r0, [r3, #32]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	3324      	adds	r3, #36	; 0x24
 800add6:	220b      	movs	r2, #11
 800add8:	4619      	mov	r1, r3
 800adda:	f7fe fde9 	bl	80099b0 <mem_cmp>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d014      	beq.n	800ae0e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ade4:	23ff      	movs	r3, #255	; 0xff
 800ade6:	757b      	strb	r3, [r7, #21]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800adee:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800adf0:	2100      	movs	r1, #0
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f7ff fc6b 	bl	800a6ce <dir_next>
 800adf8:	4603      	mov	r3, r0
 800adfa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800adfc:	7dfb      	ldrb	r3, [r7, #23]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f43f af65 	beq.w	800acce <dir_find+0x34>
 800ae04:	e004      	b.n	800ae10 <dir_find+0x176>
		if (res != FR_OK) break;
 800ae06:	bf00      	nop
 800ae08:	e002      	b.n	800ae10 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ae0a:	bf00      	nop
 800ae0c:	e000      	b.n	800ae10 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ae0e:	bf00      	nop

	return res;
 800ae10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3718      	adds	r7, #24
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
	...

0800ae1c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b08c      	sub	sp, #48	; 0x30
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ae30:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d001      	beq.n	800ae3c <dir_register+0x20>
 800ae38:	2306      	movs	r3, #6
 800ae3a:	e0e0      	b.n	800affe <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	627b      	str	r3, [r7, #36]	; 0x24
 800ae40:	e002      	b.n	800ae48 <dir_register+0x2c>
 800ae42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae44:	3301      	adds	r3, #1
 800ae46:	627b      	str	r3, [r7, #36]	; 0x24
 800ae48:	69fb      	ldr	r3, [r7, #28]
 800ae4a:	691a      	ldr	r2, [r3, #16]
 800ae4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae4e:	005b      	lsls	r3, r3, #1
 800ae50:	4413      	add	r3, r2
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d1f4      	bne.n	800ae42 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800ae5e:	f107 030c 	add.w	r3, r7, #12
 800ae62:	220c      	movs	r2, #12
 800ae64:	4618      	mov	r0, r3
 800ae66:	f7fe fd67 	bl	8009938 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ae6a:	7dfb      	ldrb	r3, [r7, #23]
 800ae6c:	f003 0301 	and.w	r3, r3, #1
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d032      	beq.n	800aeda <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2240      	movs	r2, #64	; 0x40
 800ae78:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae80:	e016      	b.n	800aeb0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800ae88:	69fb      	ldr	r3, [r7, #28]
 800ae8a:	691a      	ldr	r2, [r3, #16]
 800ae8c:	f107 010c 	add.w	r1, r7, #12
 800ae90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae92:	f7ff fe51 	bl	800ab38 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f7ff feff 	bl	800ac9a <dir_find>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800aea2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d106      	bne.n	800aeb8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800aeaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeac:	3301      	adds	r3, #1
 800aeae:	62bb      	str	r3, [r7, #40]	; 0x28
 800aeb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb2:	2b63      	cmp	r3, #99	; 0x63
 800aeb4:	d9e5      	bls.n	800ae82 <dir_register+0x66>
 800aeb6:	e000      	b.n	800aeba <dir_register+0x9e>
			if (res != FR_OK) break;
 800aeb8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800aeba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aebc:	2b64      	cmp	r3, #100	; 0x64
 800aebe:	d101      	bne.n	800aec4 <dir_register+0xa8>
 800aec0:	2307      	movs	r3, #7
 800aec2:	e09c      	b.n	800affe <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800aec4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aec8:	2b04      	cmp	r3, #4
 800aeca:	d002      	beq.n	800aed2 <dir_register+0xb6>
 800aecc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aed0:	e095      	b.n	800affe <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800aed2:	7dfa      	ldrb	r2, [r7, #23]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800aeda:	7dfb      	ldrb	r3, [r7, #23]
 800aedc:	f003 0302 	and.w	r3, r3, #2
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d007      	beq.n	800aef4 <dir_register+0xd8>
 800aee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aee6:	330c      	adds	r3, #12
 800aee8:	4a47      	ldr	r2, [pc, #284]	; (800b008 <dir_register+0x1ec>)
 800aeea:	fba2 2303 	umull	r2, r3, r2, r3
 800aeee:	089b      	lsrs	r3, r3, #2
 800aef0:	3301      	adds	r3, #1
 800aef2:	e000      	b.n	800aef6 <dir_register+0xda>
 800aef4:	2301      	movs	r3, #1
 800aef6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800aef8:	6a39      	ldr	r1, [r7, #32]
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f7ff fcbd 	bl	800a87a <dir_alloc>
 800af00:	4603      	mov	r3, r0
 800af02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800af06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d148      	bne.n	800afa0 <dir_register+0x184>
 800af0e:	6a3b      	ldr	r3, [r7, #32]
 800af10:	3b01      	subs	r3, #1
 800af12:	623b      	str	r3, [r7, #32]
 800af14:	6a3b      	ldr	r3, [r7, #32]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d042      	beq.n	800afa0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	695a      	ldr	r2, [r3, #20]
 800af1e:	6a3b      	ldr	r3, [r7, #32]
 800af20:	015b      	lsls	r3, r3, #5
 800af22:	1ad3      	subs	r3, r2, r3
 800af24:	4619      	mov	r1, r3
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f7ff fb48 	bl	800a5bc <dir_sdi>
 800af2c:	4603      	mov	r3, r0
 800af2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800af32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af36:	2b00      	cmp	r3, #0
 800af38:	d132      	bne.n	800afa0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	3324      	adds	r3, #36	; 0x24
 800af3e:	4618      	mov	r0, r3
 800af40:	f7ff fe8a 	bl	800ac58 <sum_sfn>
 800af44:	4603      	mov	r3, r0
 800af46:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	69db      	ldr	r3, [r3, #28]
 800af4c:	4619      	mov	r1, r3
 800af4e:	69f8      	ldr	r0, [r7, #28]
 800af50:	f7fe ff52 	bl	8009df8 <move_window>
 800af54:	4603      	mov	r3, r0
 800af56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800af5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d11d      	bne.n	800af9e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	6918      	ldr	r0, [r3, #16]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a19      	ldr	r1, [r3, #32]
 800af6a:	6a3b      	ldr	r3, [r7, #32]
 800af6c:	b2da      	uxtb	r2, r3
 800af6e:	7efb      	ldrb	r3, [r7, #27]
 800af70:	f7ff fd7a 	bl	800aa68 <put_lfn>
				fs->wflag = 1;
 800af74:	69fb      	ldr	r3, [r7, #28]
 800af76:	2201      	movs	r2, #1
 800af78:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800af7a:	2100      	movs	r1, #0
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f7ff fba6 	bl	800a6ce <dir_next>
 800af82:	4603      	mov	r3, r0
 800af84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800af88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d107      	bne.n	800afa0 <dir_register+0x184>
 800af90:	6a3b      	ldr	r3, [r7, #32]
 800af92:	3b01      	subs	r3, #1
 800af94:	623b      	str	r3, [r7, #32]
 800af96:	6a3b      	ldr	r3, [r7, #32]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d1d5      	bne.n	800af48 <dir_register+0x12c>
 800af9c:	e000      	b.n	800afa0 <dir_register+0x184>
				if (res != FR_OK) break;
 800af9e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800afa0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d128      	bne.n	800affa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	69db      	ldr	r3, [r3, #28]
 800afac:	4619      	mov	r1, r3
 800afae:	69f8      	ldr	r0, [r7, #28]
 800afb0:	f7fe ff22 	bl	8009df8 <move_window>
 800afb4:	4603      	mov	r3, r0
 800afb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800afba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d11b      	bne.n	800affa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6a1b      	ldr	r3, [r3, #32]
 800afc6:	2220      	movs	r2, #32
 800afc8:	2100      	movs	r1, #0
 800afca:	4618      	mov	r0, r3
 800afcc:	f7fe fcd5 	bl	800997a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6a18      	ldr	r0, [r3, #32]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	3324      	adds	r3, #36	; 0x24
 800afd8:	220b      	movs	r2, #11
 800afda:	4619      	mov	r1, r3
 800afdc:	f7fe fcac 	bl	8009938 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6a1b      	ldr	r3, [r3, #32]
 800afea:	330c      	adds	r3, #12
 800afec:	f002 0218 	and.w	r2, r2, #24
 800aff0:	b2d2      	uxtb	r2, r2
 800aff2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800aff4:	69fb      	ldr	r3, [r7, #28]
 800aff6:	2201      	movs	r2, #1
 800aff8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800affa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800affe:	4618      	mov	r0, r3
 800b000:	3730      	adds	r7, #48	; 0x30
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	4ec4ec4f 	.word	0x4ec4ec4f

0800b00c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b08a      	sub	sp, #40	; 0x28
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	613b      	str	r3, [r7, #16]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	691b      	ldr	r3, [r3, #16]
 800b022:	60fb      	str	r3, [r7, #12]
 800b024:	2300      	movs	r3, #0
 800b026:	617b      	str	r3, [r7, #20]
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b02c:	69bb      	ldr	r3, [r7, #24]
 800b02e:	1c5a      	adds	r2, r3, #1
 800b030:	61ba      	str	r2, [r7, #24]
 800b032:	693a      	ldr	r2, [r7, #16]
 800b034:	4413      	add	r3, r2
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b03a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b03c:	2b1f      	cmp	r3, #31
 800b03e:	d940      	bls.n	800b0c2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b040:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b042:	2b2f      	cmp	r3, #47	; 0x2f
 800b044:	d006      	beq.n	800b054 <create_name+0x48>
 800b046:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b048:	2b5c      	cmp	r3, #92	; 0x5c
 800b04a:	d110      	bne.n	800b06e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b04c:	e002      	b.n	800b054 <create_name+0x48>
 800b04e:	69bb      	ldr	r3, [r7, #24]
 800b050:	3301      	adds	r3, #1
 800b052:	61bb      	str	r3, [r7, #24]
 800b054:	693a      	ldr	r2, [r7, #16]
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	4413      	add	r3, r2
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	2b2f      	cmp	r3, #47	; 0x2f
 800b05e:	d0f6      	beq.n	800b04e <create_name+0x42>
 800b060:	693a      	ldr	r2, [r7, #16]
 800b062:	69bb      	ldr	r3, [r7, #24]
 800b064:	4413      	add	r3, r2
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	2b5c      	cmp	r3, #92	; 0x5c
 800b06a:	d0f0      	beq.n	800b04e <create_name+0x42>
			break;
 800b06c:	e02a      	b.n	800b0c4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	2bfe      	cmp	r3, #254	; 0xfe
 800b072:	d901      	bls.n	800b078 <create_name+0x6c>
 800b074:	2306      	movs	r3, #6
 800b076:	e177      	b.n	800b368 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b078:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b07a:	b2db      	uxtb	r3, r3
 800b07c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b07e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b080:	2101      	movs	r1, #1
 800b082:	4618      	mov	r0, r3
 800b084:	f001 fa4a 	bl	800c51c <ff_convert>
 800b088:	4603      	mov	r3, r0
 800b08a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b08c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d101      	bne.n	800b096 <create_name+0x8a>
 800b092:	2306      	movs	r3, #6
 800b094:	e168      	b.n	800b368 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b096:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b098:	2b7f      	cmp	r3, #127	; 0x7f
 800b09a:	d809      	bhi.n	800b0b0 <create_name+0xa4>
 800b09c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b09e:	4619      	mov	r1, r3
 800b0a0:	48b3      	ldr	r0, [pc, #716]	; (800b370 <create_name+0x364>)
 800b0a2:	f7fe fcac 	bl	80099fe <chk_chr>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d001      	beq.n	800b0b0 <create_name+0xa4>
 800b0ac:	2306      	movs	r3, #6
 800b0ae:	e15b      	b.n	800b368 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	1c5a      	adds	r2, r3, #1
 800b0b4:	617a      	str	r2, [r7, #20]
 800b0b6:	005b      	lsls	r3, r3, #1
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	4413      	add	r3, r2
 800b0bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b0be:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b0c0:	e7b4      	b.n	800b02c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b0c2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b0c4:	693a      	ldr	r2, [r7, #16]
 800b0c6:	69bb      	ldr	r3, [r7, #24]
 800b0c8:	441a      	add	r2, r3
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b0ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b0d0:	2b1f      	cmp	r3, #31
 800b0d2:	d801      	bhi.n	800b0d8 <create_name+0xcc>
 800b0d4:	2304      	movs	r3, #4
 800b0d6:	e000      	b.n	800b0da <create_name+0xce>
 800b0d8:	2300      	movs	r3, #0
 800b0da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b0de:	e011      	b.n	800b104 <create_name+0xf8>
		w = lfn[di - 1];
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b0e6:	3b01      	subs	r3, #1
 800b0e8:	005b      	lsls	r3, r3, #1
 800b0ea:	68fa      	ldr	r2, [r7, #12]
 800b0ec:	4413      	add	r3, r2
 800b0ee:	881b      	ldrh	r3, [r3, #0]
 800b0f0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800b0f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b0f4:	2b20      	cmp	r3, #32
 800b0f6:	d002      	beq.n	800b0fe <create_name+0xf2>
 800b0f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b0fa:	2b2e      	cmp	r3, #46	; 0x2e
 800b0fc:	d106      	bne.n	800b10c <create_name+0x100>
		di--;
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	3b01      	subs	r3, #1
 800b102:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1ea      	bne.n	800b0e0 <create_name+0xd4>
 800b10a:	e000      	b.n	800b10e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b10c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	005b      	lsls	r3, r3, #1
 800b112:	68fa      	ldr	r2, [r7, #12]
 800b114:	4413      	add	r3, r2
 800b116:	2200      	movs	r2, #0
 800b118:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d101      	bne.n	800b124 <create_name+0x118>
 800b120:	2306      	movs	r3, #6
 800b122:	e121      	b.n	800b368 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	3324      	adds	r3, #36	; 0x24
 800b128:	220b      	movs	r2, #11
 800b12a:	2120      	movs	r1, #32
 800b12c:	4618      	mov	r0, r3
 800b12e:	f7fe fc24 	bl	800997a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b132:	2300      	movs	r3, #0
 800b134:	61bb      	str	r3, [r7, #24]
 800b136:	e002      	b.n	800b13e <create_name+0x132>
 800b138:	69bb      	ldr	r3, [r7, #24]
 800b13a:	3301      	adds	r3, #1
 800b13c:	61bb      	str	r3, [r7, #24]
 800b13e:	69bb      	ldr	r3, [r7, #24]
 800b140:	005b      	lsls	r3, r3, #1
 800b142:	68fa      	ldr	r2, [r7, #12]
 800b144:	4413      	add	r3, r2
 800b146:	881b      	ldrh	r3, [r3, #0]
 800b148:	2b20      	cmp	r3, #32
 800b14a:	d0f5      	beq.n	800b138 <create_name+0x12c>
 800b14c:	69bb      	ldr	r3, [r7, #24]
 800b14e:	005b      	lsls	r3, r3, #1
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	4413      	add	r3, r2
 800b154:	881b      	ldrh	r3, [r3, #0]
 800b156:	2b2e      	cmp	r3, #46	; 0x2e
 800b158:	d0ee      	beq.n	800b138 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b15a:	69bb      	ldr	r3, [r7, #24]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d009      	beq.n	800b174 <create_name+0x168>
 800b160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b164:	f043 0303 	orr.w	r3, r3, #3
 800b168:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b16c:	e002      	b.n	800b174 <create_name+0x168>
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	3b01      	subs	r3, #1
 800b172:	617b      	str	r3, [r7, #20]
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d009      	beq.n	800b18e <create_name+0x182>
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b180:	3b01      	subs	r3, #1
 800b182:	005b      	lsls	r3, r3, #1
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	4413      	add	r3, r2
 800b188:	881b      	ldrh	r3, [r3, #0]
 800b18a:	2b2e      	cmp	r3, #46	; 0x2e
 800b18c:	d1ef      	bne.n	800b16e <create_name+0x162>

	i = b = 0; ni = 8;
 800b18e:	2300      	movs	r3, #0
 800b190:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b194:	2300      	movs	r3, #0
 800b196:	623b      	str	r3, [r7, #32]
 800b198:	2308      	movs	r3, #8
 800b19a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b19c:	69bb      	ldr	r3, [r7, #24]
 800b19e:	1c5a      	adds	r2, r3, #1
 800b1a0:	61ba      	str	r2, [r7, #24]
 800b1a2:	005b      	lsls	r3, r3, #1
 800b1a4:	68fa      	ldr	r2, [r7, #12]
 800b1a6:	4413      	add	r3, r2
 800b1a8:	881b      	ldrh	r3, [r3, #0]
 800b1aa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b1ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	f000 8090 	beq.w	800b2d4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b1b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1b6:	2b20      	cmp	r3, #32
 800b1b8:	d006      	beq.n	800b1c8 <create_name+0x1bc>
 800b1ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1bc:	2b2e      	cmp	r3, #46	; 0x2e
 800b1be:	d10a      	bne.n	800b1d6 <create_name+0x1ca>
 800b1c0:	69ba      	ldr	r2, [r7, #24]
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	429a      	cmp	r2, r3
 800b1c6:	d006      	beq.n	800b1d6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b1c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b1cc:	f043 0303 	orr.w	r3, r3, #3
 800b1d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b1d4:	e07d      	b.n	800b2d2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b1d6:	6a3a      	ldr	r2, [r7, #32]
 800b1d8:	69fb      	ldr	r3, [r7, #28]
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d203      	bcs.n	800b1e6 <create_name+0x1da>
 800b1de:	69ba      	ldr	r2, [r7, #24]
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d123      	bne.n	800b22e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b1e6:	69fb      	ldr	r3, [r7, #28]
 800b1e8:	2b0b      	cmp	r3, #11
 800b1ea:	d106      	bne.n	800b1fa <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b1ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b1f0:	f043 0303 	orr.w	r3, r3, #3
 800b1f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b1f8:	e06f      	b.n	800b2da <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b1fa:	69ba      	ldr	r2, [r7, #24]
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d005      	beq.n	800b20e <create_name+0x202>
 800b202:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b206:	f043 0303 	orr.w	r3, r3, #3
 800b20a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800b20e:	69ba      	ldr	r2, [r7, #24]
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	429a      	cmp	r2, r3
 800b214:	d860      	bhi.n	800b2d8 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	61bb      	str	r3, [r7, #24]
 800b21a:	2308      	movs	r3, #8
 800b21c:	623b      	str	r3, [r7, #32]
 800b21e:	230b      	movs	r3, #11
 800b220:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b222:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b226:	009b      	lsls	r3, r3, #2
 800b228:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b22c:	e051      	b.n	800b2d2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b22e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b230:	2b7f      	cmp	r3, #127	; 0x7f
 800b232:	d914      	bls.n	800b25e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b234:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b236:	2100      	movs	r1, #0
 800b238:	4618      	mov	r0, r3
 800b23a:	f001 f96f 	bl	800c51c <ff_convert>
 800b23e:	4603      	mov	r3, r0
 800b240:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b242:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b244:	2b00      	cmp	r3, #0
 800b246:	d004      	beq.n	800b252 <create_name+0x246>
 800b248:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b24a:	3b80      	subs	r3, #128	; 0x80
 800b24c:	4a49      	ldr	r2, [pc, #292]	; (800b374 <create_name+0x368>)
 800b24e:	5cd3      	ldrb	r3, [r2, r3]
 800b250:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b252:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b256:	f043 0302 	orr.w	r3, r3, #2
 800b25a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b25e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b260:	2b00      	cmp	r3, #0
 800b262:	d007      	beq.n	800b274 <create_name+0x268>
 800b264:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b266:	4619      	mov	r1, r3
 800b268:	4843      	ldr	r0, [pc, #268]	; (800b378 <create_name+0x36c>)
 800b26a:	f7fe fbc8 	bl	80099fe <chk_chr>
 800b26e:	4603      	mov	r3, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	d008      	beq.n	800b286 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b274:	235f      	movs	r3, #95	; 0x5f
 800b276:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b278:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b27c:	f043 0303 	orr.w	r3, r3, #3
 800b280:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b284:	e01b      	b.n	800b2be <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b286:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b288:	2b40      	cmp	r3, #64	; 0x40
 800b28a:	d909      	bls.n	800b2a0 <create_name+0x294>
 800b28c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b28e:	2b5a      	cmp	r3, #90	; 0x5a
 800b290:	d806      	bhi.n	800b2a0 <create_name+0x294>
					b |= 2;
 800b292:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b296:	f043 0302 	orr.w	r3, r3, #2
 800b29a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b29e:	e00e      	b.n	800b2be <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b2a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2a2:	2b60      	cmp	r3, #96	; 0x60
 800b2a4:	d90b      	bls.n	800b2be <create_name+0x2b2>
 800b2a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2a8:	2b7a      	cmp	r3, #122	; 0x7a
 800b2aa:	d808      	bhi.n	800b2be <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b2ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b2b0:	f043 0301 	orr.w	r3, r3, #1
 800b2b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b2b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2ba:	3b20      	subs	r3, #32
 800b2bc:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b2be:	6a3b      	ldr	r3, [r7, #32]
 800b2c0:	1c5a      	adds	r2, r3, #1
 800b2c2:	623a      	str	r2, [r7, #32]
 800b2c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b2c6:	b2d1      	uxtb	r1, r2
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	460a      	mov	r2, r1
 800b2ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b2d2:	e763      	b.n	800b19c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b2d4:	bf00      	nop
 800b2d6:	e000      	b.n	800b2da <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800b2d8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b2e0:	2be5      	cmp	r3, #229	; 0xe5
 800b2e2:	d103      	bne.n	800b2ec <create_name+0x2e0>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2205      	movs	r2, #5
 800b2e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	2b08      	cmp	r3, #8
 800b2f0:	d104      	bne.n	800b2fc <create_name+0x2f0>
 800b2f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b2fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b300:	f003 030c 	and.w	r3, r3, #12
 800b304:	2b0c      	cmp	r3, #12
 800b306:	d005      	beq.n	800b314 <create_name+0x308>
 800b308:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b30c:	f003 0303 	and.w	r3, r3, #3
 800b310:	2b03      	cmp	r3, #3
 800b312:	d105      	bne.n	800b320 <create_name+0x314>
 800b314:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b318:	f043 0302 	orr.w	r3, r3, #2
 800b31c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b320:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b324:	f003 0302 	and.w	r3, r3, #2
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d117      	bne.n	800b35c <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b32c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b330:	f003 0303 	and.w	r3, r3, #3
 800b334:	2b01      	cmp	r3, #1
 800b336:	d105      	bne.n	800b344 <create_name+0x338>
 800b338:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b33c:	f043 0310 	orr.w	r3, r3, #16
 800b340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b344:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b348:	f003 030c 	and.w	r3, r3, #12
 800b34c:	2b04      	cmp	r3, #4
 800b34e:	d105      	bne.n	800b35c <create_name+0x350>
 800b350:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b354:	f043 0308 	orr.w	r3, r3, #8
 800b358:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b362:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800b366:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3728      	adds	r7, #40	; 0x28
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	08011978 	.word	0x08011978
 800b374:	08011aa8 	.word	0x08011aa8
 800b378:	08011984 	.word	0x08011984

0800b37c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b086      	sub	sp, #24
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
 800b384:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b390:	e002      	b.n	800b398 <follow_path+0x1c>
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	3301      	adds	r3, #1
 800b396:	603b      	str	r3, [r7, #0]
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	2b2f      	cmp	r3, #47	; 0x2f
 800b39e:	d0f8      	beq.n	800b392 <follow_path+0x16>
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	2b5c      	cmp	r3, #92	; 0x5c
 800b3a6:	d0f4      	beq.n	800b392 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	2b1f      	cmp	r3, #31
 800b3b4:	d80a      	bhi.n	800b3cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2280      	movs	r2, #128	; 0x80
 800b3ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b3be:	2100      	movs	r1, #0
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f7ff f8fb 	bl	800a5bc <dir_sdi>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	75fb      	strb	r3, [r7, #23]
 800b3ca:	e048      	b.n	800b45e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b3cc:	463b      	mov	r3, r7
 800b3ce:	4619      	mov	r1, r3
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f7ff fe1b 	bl	800b00c <create_name>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b3da:	7dfb      	ldrb	r3, [r7, #23]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d139      	bne.n	800b454 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f7ff fc5a 	bl	800ac9a <dir_find>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b3f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b3f2:	7dfb      	ldrb	r3, [r7, #23]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d00a      	beq.n	800b40e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b3f8:	7dfb      	ldrb	r3, [r7, #23]
 800b3fa:	2b04      	cmp	r3, #4
 800b3fc:	d12c      	bne.n	800b458 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b3fe:	7afb      	ldrb	r3, [r7, #11]
 800b400:	f003 0304 	and.w	r3, r3, #4
 800b404:	2b00      	cmp	r3, #0
 800b406:	d127      	bne.n	800b458 <follow_path+0xdc>
 800b408:	2305      	movs	r3, #5
 800b40a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b40c:	e024      	b.n	800b458 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b40e:	7afb      	ldrb	r3, [r7, #11]
 800b410:	f003 0304 	and.w	r3, r3, #4
 800b414:	2b00      	cmp	r3, #0
 800b416:	d121      	bne.n	800b45c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b418:	693b      	ldr	r3, [r7, #16]
 800b41a:	799b      	ldrb	r3, [r3, #6]
 800b41c:	f003 0310 	and.w	r3, r3, #16
 800b420:	2b00      	cmp	r3, #0
 800b422:	d102      	bne.n	800b42a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b424:	2305      	movs	r3, #5
 800b426:	75fb      	strb	r3, [r7, #23]
 800b428:	e019      	b.n	800b45e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	695b      	ldr	r3, [r3, #20]
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	8992      	ldrh	r2, [r2, #12]
 800b438:	fbb3 f0f2 	udiv	r0, r3, r2
 800b43c:	fb02 f200 	mul.w	r2, r2, r0
 800b440:	1a9b      	subs	r3, r3, r2
 800b442:	440b      	add	r3, r1
 800b444:	4619      	mov	r1, r3
 800b446:	68f8      	ldr	r0, [r7, #12]
 800b448:	f7ff fa5e 	bl	800a908 <ld_clust>
 800b44c:	4602      	mov	r2, r0
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b452:	e7bb      	b.n	800b3cc <follow_path+0x50>
			if (res != FR_OK) break;
 800b454:	bf00      	nop
 800b456:	e002      	b.n	800b45e <follow_path+0xe2>
				break;
 800b458:	bf00      	nop
 800b45a:	e000      	b.n	800b45e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b45c:	bf00      	nop
			}
		}
	}

	return res;
 800b45e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3718      	adds	r7, #24
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b468:	b480      	push	{r7}
 800b46a:	b087      	sub	sp, #28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b474:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d031      	beq.n	800b4e2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	617b      	str	r3, [r7, #20]
 800b484:	e002      	b.n	800b48c <get_ldnumber+0x24>
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	3301      	adds	r3, #1
 800b48a:	617b      	str	r3, [r7, #20]
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	781b      	ldrb	r3, [r3, #0]
 800b490:	2b1f      	cmp	r3, #31
 800b492:	d903      	bls.n	800b49c <get_ldnumber+0x34>
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	2b3a      	cmp	r3, #58	; 0x3a
 800b49a:	d1f4      	bne.n	800b486 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	2b3a      	cmp	r3, #58	; 0x3a
 800b4a2:	d11c      	bne.n	800b4de <get_ldnumber+0x76>
			tp = *path;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	1c5a      	adds	r2, r3, #1
 800b4ae:	60fa      	str	r2, [r7, #12]
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	3b30      	subs	r3, #48	; 0x30
 800b4b4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	2b09      	cmp	r3, #9
 800b4ba:	d80e      	bhi.n	800b4da <get_ldnumber+0x72>
 800b4bc:	68fa      	ldr	r2, [r7, #12]
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d10a      	bne.n	800b4da <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d107      	bne.n	800b4da <get_ldnumber+0x72>
					vol = (int)i;
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	617b      	str	r3, [r7, #20]
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	697a      	ldr	r2, [r7, #20]
 800b4d8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	e002      	b.n	800b4e4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b4de:	2300      	movs	r3, #0
 800b4e0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b4e2:	693b      	ldr	r3, [r7, #16]
}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	371c      	adds	r7, #28
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ee:	4770      	bx	lr

0800b4f0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	70da      	strb	r2, [r3, #3]
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b506:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b508:	6839      	ldr	r1, [r7, #0]
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f7fe fc74 	bl	8009df8 <move_window>
 800b510:	4603      	mov	r3, r0
 800b512:	2b00      	cmp	r3, #0
 800b514:	d001      	beq.n	800b51a <check_fs+0x2a>
 800b516:	2304      	movs	r3, #4
 800b518:	e038      	b.n	800b58c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	333c      	adds	r3, #60	; 0x3c
 800b51e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b522:	4618      	mov	r0, r3
 800b524:	f7fe f986 	bl	8009834 <ld_word>
 800b528:	4603      	mov	r3, r0
 800b52a:	461a      	mov	r2, r3
 800b52c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b530:	429a      	cmp	r2, r3
 800b532:	d001      	beq.n	800b538 <check_fs+0x48>
 800b534:	2303      	movs	r3, #3
 800b536:	e029      	b.n	800b58c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b53e:	2be9      	cmp	r3, #233	; 0xe9
 800b540:	d009      	beq.n	800b556 <check_fs+0x66>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b548:	2beb      	cmp	r3, #235	; 0xeb
 800b54a:	d11e      	bne.n	800b58a <check_fs+0x9a>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b552:	2b90      	cmp	r3, #144	; 0x90
 800b554:	d119      	bne.n	800b58a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	333c      	adds	r3, #60	; 0x3c
 800b55a:	3336      	adds	r3, #54	; 0x36
 800b55c:	4618      	mov	r0, r3
 800b55e:	f7fe f981 	bl	8009864 <ld_dword>
 800b562:	4603      	mov	r3, r0
 800b564:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b568:	4a0a      	ldr	r2, [pc, #40]	; (800b594 <check_fs+0xa4>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d101      	bne.n	800b572 <check_fs+0x82>
 800b56e:	2300      	movs	r3, #0
 800b570:	e00c      	b.n	800b58c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	333c      	adds	r3, #60	; 0x3c
 800b576:	3352      	adds	r3, #82	; 0x52
 800b578:	4618      	mov	r0, r3
 800b57a:	f7fe f973 	bl	8009864 <ld_dword>
 800b57e:	4603      	mov	r3, r0
 800b580:	4a05      	ldr	r2, [pc, #20]	; (800b598 <check_fs+0xa8>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d101      	bne.n	800b58a <check_fs+0x9a>
 800b586:	2300      	movs	r3, #0
 800b588:	e000      	b.n	800b58c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b58a:	2302      	movs	r3, #2
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3708      	adds	r7, #8
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}
 800b594:	00544146 	.word	0x00544146
 800b598:	33544146 	.word	0x33544146

0800b59c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b096      	sub	sp, #88	; 0x58
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	60f8      	str	r0, [r7, #12]
 800b5a4:	60b9      	str	r1, [r7, #8]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b5b0:	68f8      	ldr	r0, [r7, #12]
 800b5b2:	f7ff ff59 	bl	800b468 <get_ldnumber>
 800b5b6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b5b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	da01      	bge.n	800b5c2 <find_volume+0x26>
 800b5be:	230b      	movs	r3, #11
 800b5c0:	e26c      	b.n	800ba9c <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b5c2:	4aa4      	ldr	r2, [pc, #656]	; (800b854 <find_volume+0x2b8>)
 800b5c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5ca:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b5cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d101      	bne.n	800b5d6 <find_volume+0x3a>
 800b5d2:	230c      	movs	r3, #12
 800b5d4:	e262      	b.n	800ba9c <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 800b5d6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b5d8:	f7fe fa2c 	bl	8009a34 <lock_fs>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d101      	bne.n	800b5e6 <find_volume+0x4a>
 800b5e2:	230f      	movs	r3, #15
 800b5e4:	e25a      	b.n	800ba9c <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b5ea:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b5ec:	79fb      	ldrb	r3, [r7, #7]
 800b5ee:	f023 0301 	bic.w	r3, r3, #1
 800b5f2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b5f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d01a      	beq.n	800b632 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800b5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5fe:	785b      	ldrb	r3, [r3, #1]
 800b600:	4618      	mov	r0, r3
 800b602:	f7fe f879 	bl	80096f8 <disk_status>
 800b606:	4603      	mov	r3, r0
 800b608:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b60c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b610:	f003 0301 	and.w	r3, r3, #1
 800b614:	2b00      	cmp	r3, #0
 800b616:	d10c      	bne.n	800b632 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b618:	79fb      	ldrb	r3, [r7, #7]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d007      	beq.n	800b62e <find_volume+0x92>
 800b61e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b622:	f003 0304 	and.w	r3, r3, #4
 800b626:	2b00      	cmp	r3, #0
 800b628:	d001      	beq.n	800b62e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800b62a:	230a      	movs	r3, #10
 800b62c:	e236      	b.n	800ba9c <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 800b62e:	2300      	movs	r3, #0
 800b630:	e234      	b.n	800ba9c <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b634:	2200      	movs	r2, #0
 800b636:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b63a:	b2da      	uxtb	r2, r3
 800b63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b63e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b642:	785b      	ldrb	r3, [r3, #1]
 800b644:	4618      	mov	r0, r3
 800b646:	f7fe f871 	bl	800972c <disk_initialize>
 800b64a:	4603      	mov	r3, r0
 800b64c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b650:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b654:	f003 0301 	and.w	r3, r3, #1
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d001      	beq.n	800b660 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b65c:	2303      	movs	r3, #3
 800b65e:	e21d      	b.n	800ba9c <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b660:	79fb      	ldrb	r3, [r7, #7]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d007      	beq.n	800b676 <find_volume+0xda>
 800b666:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b66a:	f003 0304 	and.w	r3, r3, #4
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d001      	beq.n	800b676 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800b672:	230a      	movs	r3, #10
 800b674:	e212      	b.n	800ba9c <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800b676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b678:	7858      	ldrb	r0, [r3, #1]
 800b67a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b67c:	330c      	adds	r3, #12
 800b67e:	461a      	mov	r2, r3
 800b680:	2102      	movs	r1, #2
 800b682:	f7fe f8b9 	bl	80097f8 <disk_ioctl>
 800b686:	4603      	mov	r3, r0
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d001      	beq.n	800b690 <find_volume+0xf4>
 800b68c:	2301      	movs	r3, #1
 800b68e:	e205      	b.n	800ba9c <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800b690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b692:	899b      	ldrh	r3, [r3, #12]
 800b694:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b698:	d80d      	bhi.n	800b6b6 <find_volume+0x11a>
 800b69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b69c:	899b      	ldrh	r3, [r3, #12]
 800b69e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6a2:	d308      	bcc.n	800b6b6 <find_volume+0x11a>
 800b6a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6a6:	899b      	ldrh	r3, [r3, #12]
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ac:	899b      	ldrh	r3, [r3, #12]
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	4013      	ands	r3, r2
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d001      	beq.n	800b6ba <find_volume+0x11e>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	e1f0      	b.n	800ba9c <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b6be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b6c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b6c2:	f7ff ff15 	bl	800b4f0 <check_fs>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b6cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b6d0:	2b02      	cmp	r3, #2
 800b6d2:	d14b      	bne.n	800b76c <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	643b      	str	r3, [r7, #64]	; 0x40
 800b6d8:	e01f      	b.n	800b71a <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b6da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6dc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800b6e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6e2:	011b      	lsls	r3, r3, #4
 800b6e4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b6e8:	4413      	add	r3, r2
 800b6ea:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ee:	3304      	adds	r3, #4
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d006      	beq.n	800b704 <find_volume+0x168>
 800b6f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f8:	3308      	adds	r3, #8
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7fe f8b2 	bl	8009864 <ld_dword>
 800b700:	4602      	mov	r2, r0
 800b702:	e000      	b.n	800b706 <find_volume+0x16a>
 800b704:	2200      	movs	r2, #0
 800b706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b708:	009b      	lsls	r3, r3, #2
 800b70a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800b70e:	440b      	add	r3, r1
 800b710:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b714:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b716:	3301      	adds	r3, #1
 800b718:	643b      	str	r3, [r7, #64]	; 0x40
 800b71a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b71c:	2b03      	cmp	r3, #3
 800b71e:	d9dc      	bls.n	800b6da <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b720:	2300      	movs	r3, #0
 800b722:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b726:	2b00      	cmp	r3, #0
 800b728:	d002      	beq.n	800b730 <find_volume+0x194>
 800b72a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b72c:	3b01      	subs	r3, #1
 800b72e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b732:	009b      	lsls	r3, r3, #2
 800b734:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800b738:	4413      	add	r3, r2
 800b73a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b73e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b740:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b742:	2b00      	cmp	r3, #0
 800b744:	d005      	beq.n	800b752 <find_volume+0x1b6>
 800b746:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b748:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b74a:	f7ff fed1 	bl	800b4f0 <check_fs>
 800b74e:	4603      	mov	r3, r0
 800b750:	e000      	b.n	800b754 <find_volume+0x1b8>
 800b752:	2303      	movs	r3, #3
 800b754:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b758:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d905      	bls.n	800b76c <find_volume+0x1d0>
 800b760:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b762:	3301      	adds	r3, #1
 800b764:	643b      	str	r3, [r7, #64]	; 0x40
 800b766:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b768:	2b03      	cmp	r3, #3
 800b76a:	d9e1      	bls.n	800b730 <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b76c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b770:	2b04      	cmp	r3, #4
 800b772:	d101      	bne.n	800b778 <find_volume+0x1dc>
 800b774:	2301      	movs	r3, #1
 800b776:	e191      	b.n	800ba9c <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b778:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	d901      	bls.n	800b784 <find_volume+0x1e8>
 800b780:	230d      	movs	r3, #13
 800b782:	e18b      	b.n	800ba9c <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b786:	333c      	adds	r3, #60	; 0x3c
 800b788:	330b      	adds	r3, #11
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7fe f852 	bl	8009834 <ld_word>
 800b790:	4603      	mov	r3, r0
 800b792:	461a      	mov	r2, r3
 800b794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b796:	899b      	ldrh	r3, [r3, #12]
 800b798:	429a      	cmp	r2, r3
 800b79a:	d001      	beq.n	800b7a0 <find_volume+0x204>
 800b79c:	230d      	movs	r3, #13
 800b79e:	e17d      	b.n	800ba9c <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b7a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7a2:	333c      	adds	r3, #60	; 0x3c
 800b7a4:	3316      	adds	r3, #22
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f7fe f844 	bl	8009834 <ld_word>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b7b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d106      	bne.n	800b7c4 <find_volume+0x228>
 800b7b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b8:	333c      	adds	r3, #60	; 0x3c
 800b7ba:	3324      	adds	r3, #36	; 0x24
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7fe f851 	bl	8009864 <ld_dword>
 800b7c2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b7c8:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7cc:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b7d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d6:	789b      	ldrb	r3, [r3, #2]
 800b7d8:	2b01      	cmp	r3, #1
 800b7da:	d005      	beq.n	800b7e8 <find_volume+0x24c>
 800b7dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7de:	789b      	ldrb	r3, [r3, #2]
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d001      	beq.n	800b7e8 <find_volume+0x24c>
 800b7e4:	230d      	movs	r3, #13
 800b7e6:	e159      	b.n	800ba9c <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b7e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ea:	789b      	ldrb	r3, [r3, #2]
 800b7ec:	461a      	mov	r2, r3
 800b7ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7f0:	fb02 f303 	mul.w	r3, r2, r3
 800b7f4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b7fc:	b29a      	uxth	r2, r3
 800b7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b800:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b804:	895b      	ldrh	r3, [r3, #10]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d008      	beq.n	800b81c <find_volume+0x280>
 800b80a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b80c:	895b      	ldrh	r3, [r3, #10]
 800b80e:	461a      	mov	r2, r3
 800b810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b812:	895b      	ldrh	r3, [r3, #10]
 800b814:	3b01      	subs	r3, #1
 800b816:	4013      	ands	r3, r2
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d001      	beq.n	800b820 <find_volume+0x284>
 800b81c:	230d      	movs	r3, #13
 800b81e:	e13d      	b.n	800ba9c <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b822:	333c      	adds	r3, #60	; 0x3c
 800b824:	3311      	adds	r3, #17
 800b826:	4618      	mov	r0, r3
 800b828:	f7fe f804 	bl	8009834 <ld_word>
 800b82c:	4603      	mov	r3, r0
 800b82e:	461a      	mov	r2, r3
 800b830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b832:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b836:	891b      	ldrh	r3, [r3, #8]
 800b838:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b83a:	8992      	ldrh	r2, [r2, #12]
 800b83c:	0952      	lsrs	r2, r2, #5
 800b83e:	b292      	uxth	r2, r2
 800b840:	fbb3 f1f2 	udiv	r1, r3, r2
 800b844:	fb02 f201 	mul.w	r2, r2, r1
 800b848:	1a9b      	subs	r3, r3, r2
 800b84a:	b29b      	uxth	r3, r3
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d003      	beq.n	800b858 <find_volume+0x2bc>
 800b850:	230d      	movs	r3, #13
 800b852:	e123      	b.n	800ba9c <find_volume+0x500>
 800b854:	20000144 	.word	0x20000144

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b85a:	333c      	adds	r3, #60	; 0x3c
 800b85c:	3313      	adds	r3, #19
 800b85e:	4618      	mov	r0, r3
 800b860:	f7fd ffe8 	bl	8009834 <ld_word>
 800b864:	4603      	mov	r3, r0
 800b866:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b868:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d106      	bne.n	800b87c <find_volume+0x2e0>
 800b86e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b870:	333c      	adds	r3, #60	; 0x3c
 800b872:	3320      	adds	r3, #32
 800b874:	4618      	mov	r0, r3
 800b876:	f7fd fff5 	bl	8009864 <ld_dword>
 800b87a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b87e:	333c      	adds	r3, #60	; 0x3c
 800b880:	330e      	adds	r3, #14
 800b882:	4618      	mov	r0, r3
 800b884:	f7fd ffd6 	bl	8009834 <ld_word>
 800b888:	4603      	mov	r3, r0
 800b88a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b88c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d101      	bne.n	800b896 <find_volume+0x2fa>
 800b892:	230d      	movs	r3, #13
 800b894:	e102      	b.n	800ba9c <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b896:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b89a:	4413      	add	r3, r2
 800b89c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b89e:	8911      	ldrh	r1, [r2, #8]
 800b8a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b8a2:	8992      	ldrh	r2, [r2, #12]
 800b8a4:	0952      	lsrs	r2, r2, #5
 800b8a6:	b292      	uxth	r2, r2
 800b8a8:	fbb1 f2f2 	udiv	r2, r1, r2
 800b8ac:	b292      	uxth	r2, r2
 800b8ae:	4413      	add	r3, r2
 800b8b0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b8b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d201      	bcs.n	800b8be <find_volume+0x322>
 800b8ba:	230d      	movs	r3, #13
 800b8bc:	e0ee      	b.n	800ba9c <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b8be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8c2:	1ad3      	subs	r3, r2, r3
 800b8c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b8c6:	8952      	ldrh	r2, [r2, #10]
 800b8c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b8cc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b8ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d101      	bne.n	800b8d8 <find_volume+0x33c>
 800b8d4:	230d      	movs	r3, #13
 800b8d6:	e0e1      	b.n	800ba9c <find_volume+0x500>
		fmt = FS_FAT32;
 800b8d8:	2303      	movs	r3, #3
 800b8da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b8de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8e0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d802      	bhi.n	800b8ee <find_volume+0x352>
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f0:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d802      	bhi.n	800b8fe <find_volume+0x362>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	1c9a      	adds	r2, r3, #2
 800b902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b904:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800b906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b908:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b90a:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b90c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b90e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b910:	441a      	add	r2, r3
 800b912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b914:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800b916:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91a:	441a      	add	r2, r3
 800b91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b91e:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 800b920:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b924:	2b03      	cmp	r3, #3
 800b926:	d11e      	bne.n	800b966 <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b92a:	333c      	adds	r3, #60	; 0x3c
 800b92c:	332a      	adds	r3, #42	; 0x2a
 800b92e:	4618      	mov	r0, r3
 800b930:	f7fd ff80 	bl	8009834 <ld_word>
 800b934:	4603      	mov	r3, r0
 800b936:	2b00      	cmp	r3, #0
 800b938:	d001      	beq.n	800b93e <find_volume+0x3a2>
 800b93a:	230d      	movs	r3, #13
 800b93c:	e0ae      	b.n	800ba9c <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b93e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b940:	891b      	ldrh	r3, [r3, #8]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d001      	beq.n	800b94a <find_volume+0x3ae>
 800b946:	230d      	movs	r3, #13
 800b948:	e0a8      	b.n	800ba9c <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b94a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b94c:	333c      	adds	r3, #60	; 0x3c
 800b94e:	332c      	adds	r3, #44	; 0x2c
 800b950:	4618      	mov	r0, r3
 800b952:	f7fd ff87 	bl	8009864 <ld_dword>
 800b956:	4602      	mov	r2, r0
 800b958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b95a:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b95e:	6a1b      	ldr	r3, [r3, #32]
 800b960:	009b      	lsls	r3, r3, #2
 800b962:	647b      	str	r3, [r7, #68]	; 0x44
 800b964:	e01f      	b.n	800b9a6 <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b968:	891b      	ldrh	r3, [r3, #8]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d101      	bne.n	800b972 <find_volume+0x3d6>
 800b96e:	230d      	movs	r3, #13
 800b970:	e094      	b.n	800ba9c <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b978:	441a      	add	r2, r3
 800b97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b97c:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b97e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b982:	2b02      	cmp	r3, #2
 800b984:	d103      	bne.n	800b98e <find_volume+0x3f2>
 800b986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b988:	6a1b      	ldr	r3, [r3, #32]
 800b98a:	005b      	lsls	r3, r3, #1
 800b98c:	e00a      	b.n	800b9a4 <find_volume+0x408>
 800b98e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b990:	6a1a      	ldr	r2, [r3, #32]
 800b992:	4613      	mov	r3, r2
 800b994:	005b      	lsls	r3, r3, #1
 800b996:	4413      	add	r3, r2
 800b998:	085a      	lsrs	r2, r3, #1
 800b99a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b99c:	6a1b      	ldr	r3, [r3, #32]
 800b99e:	f003 0301 	and.w	r3, r3, #1
 800b9a2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b9a4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b9a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b9aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9ac:	899b      	ldrh	r3, [r3, #12]
 800b9ae:	4619      	mov	r1, r3
 800b9b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9b2:	440b      	add	r3, r1
 800b9b4:	3b01      	subs	r3, #1
 800b9b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b9b8:	8989      	ldrh	r1, [r1, #12]
 800b9ba:	fbb3 f3f1 	udiv	r3, r3, r1
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d201      	bcs.n	800b9c6 <find_volume+0x42a>
 800b9c2:	230d      	movs	r3, #13
 800b9c4:	e06a      	b.n	800ba9c <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b9c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9cc:	61da      	str	r2, [r3, #28]
 800b9ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d0:	69da      	ldr	r2, [r3, #28]
 800b9d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d4:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 800b9d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d8:	2280      	movs	r2, #128	; 0x80
 800b9da:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b9dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b9e0:	2b03      	cmp	r3, #3
 800b9e2:	d149      	bne.n	800ba78 <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9e6:	333c      	adds	r3, #60	; 0x3c
 800b9e8:	3330      	adds	r3, #48	; 0x30
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f7fd ff22 	bl	8009834 <ld_word>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	2b01      	cmp	r3, #1
 800b9f4:	d140      	bne.n	800ba78 <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b9f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b9fe:	f7fe f9fb 	bl	8009df8 <move_window>
 800ba02:	4603      	mov	r3, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d137      	bne.n	800ba78 <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 800ba08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ba0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba10:	333c      	adds	r3, #60	; 0x3c
 800ba12:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ba16:	4618      	mov	r0, r3
 800ba18:	f7fd ff0c 	bl	8009834 <ld_word>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	461a      	mov	r2, r3
 800ba20:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d127      	bne.n	800ba78 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ba28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba2a:	333c      	adds	r3, #60	; 0x3c
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f7fd ff19 	bl	8009864 <ld_dword>
 800ba32:	4603      	mov	r3, r0
 800ba34:	4a1b      	ldr	r2, [pc, #108]	; (800baa4 <find_volume+0x508>)
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d11e      	bne.n	800ba78 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ba3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba3c:	333c      	adds	r3, #60	; 0x3c
 800ba3e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ba42:	4618      	mov	r0, r3
 800ba44:	f7fd ff0e 	bl	8009864 <ld_dword>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	4a17      	ldr	r2, [pc, #92]	; (800baa8 <find_volume+0x50c>)
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d113      	bne.n	800ba78 <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ba50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba52:	333c      	adds	r3, #60	; 0x3c
 800ba54:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7fd ff03 	bl	8009864 <ld_dword>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba62:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ba64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba66:	333c      	adds	r3, #60	; 0x3c
 800ba68:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f7fd fef9 	bl	8009864 <ld_dword>
 800ba72:	4602      	mov	r2, r0
 800ba74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba76:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ba78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba7a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ba7e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ba80:	4b0a      	ldr	r3, [pc, #40]	; (800baac <find_volume+0x510>)
 800ba82:	881b      	ldrh	r3, [r3, #0]
 800ba84:	3301      	adds	r3, #1
 800ba86:	b29a      	uxth	r2, r3
 800ba88:	4b08      	ldr	r3, [pc, #32]	; (800baac <find_volume+0x510>)
 800ba8a:	801a      	strh	r2, [r3, #0]
 800ba8c:	4b07      	ldr	r3, [pc, #28]	; (800baac <find_volume+0x510>)
 800ba8e:	881a      	ldrh	r2, [r3, #0]
 800ba90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba92:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ba94:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ba96:	f7fe f947 	bl	8009d28 <clear_lock>
#endif
	return FR_OK;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3758      	adds	r7, #88	; 0x58
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}
 800baa4:	41615252 	.word	0x41615252
 800baa8:	61417272 	.word	0x61417272
 800baac:	20000148 	.word	0x20000148

0800bab0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b084      	sub	sp, #16
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800baba:	2309      	movs	r3, #9
 800babc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d02e      	beq.n	800bb22 <validate+0x72>
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d02a      	beq.n	800bb22 <validate+0x72>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	781b      	ldrb	r3, [r3, #0]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d025      	beq.n	800bb22 <validate+0x72>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	889a      	ldrh	r2, [r3, #4]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	88db      	ldrh	r3, [r3, #6]
 800bae0:	429a      	cmp	r2, r3
 800bae2:	d11e      	bne.n	800bb22 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	4618      	mov	r0, r3
 800baea:	f7fd ffa3 	bl	8009a34 <lock_fs>
 800baee:	4603      	mov	r3, r0
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d014      	beq.n	800bb1e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	785b      	ldrb	r3, [r3, #1]
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7fd fdfc 	bl	80096f8 <disk_status>
 800bb00:	4603      	mov	r3, r0
 800bb02:	f003 0301 	and.w	r3, r3, #1
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d102      	bne.n	800bb10 <validate+0x60>
				res = FR_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	73fb      	strb	r3, [r7, #15]
 800bb0e:	e008      	b.n	800bb22 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	2100      	movs	r1, #0
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7fd ffa2 	bl	8009a60 <unlock_fs>
 800bb1c:	e001      	b.n	800bb22 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800bb1e:	230f      	movs	r3, #15
 800bb20:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bb22:	7bfb      	ldrb	r3, [r7, #15]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d102      	bne.n	800bb2e <validate+0x7e>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	e000      	b.n	800bb30 <validate+0x80>
 800bb2e:	2300      	movs	r3, #0
 800bb30:	683a      	ldr	r2, [r7, #0]
 800bb32:	6013      	str	r3, [r2, #0]
	return res;
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
	...

0800bb40 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b088      	sub	sp, #32
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	60f8      	str	r0, [r7, #12]
 800bb48:	60b9      	str	r1, [r7, #8]
 800bb4a:	4613      	mov	r3, r2
 800bb4c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bb52:	f107 0310 	add.w	r3, r7, #16
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7ff fc86 	bl	800b468 <get_ldnumber>
 800bb5c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bb5e:	69fb      	ldr	r3, [r7, #28]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	da01      	bge.n	800bb68 <f_mount+0x28>
 800bb64:	230b      	movs	r3, #11
 800bb66:	e048      	b.n	800bbfa <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bb68:	4a26      	ldr	r2, [pc, #152]	; (800bc04 <f_mount+0xc4>)
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb70:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bb72:	69bb      	ldr	r3, [r7, #24]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d00f      	beq.n	800bb98 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bb78:	69b8      	ldr	r0, [r7, #24]
 800bb7a:	f7fe f8d5 	bl	8009d28 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800bb7e:	69bb      	ldr	r3, [r7, #24]
 800bb80:	695b      	ldr	r3, [r3, #20]
 800bb82:	4618      	mov	r0, r3
 800bb84:	f000 fdab 	bl	800c6de <ff_del_syncobj>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d101      	bne.n	800bb92 <f_mount+0x52>
 800bb8e:	2302      	movs	r3, #2
 800bb90:	e033      	b.n	800bbfa <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	2200      	movs	r2, #0
 800bb96:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d00f      	beq.n	800bbbe <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2200      	movs	r2, #0
 800bba2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800bba4:	69fb      	ldr	r3, [r7, #28]
 800bba6:	b2da      	uxtb	r2, r3
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	3314      	adds	r3, #20
 800bbac:	4619      	mov	r1, r3
 800bbae:	4610      	mov	r0, r2
 800bbb0:	f000 fd7a 	bl	800c6a8 <ff_cre_syncobj>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d101      	bne.n	800bbbe <f_mount+0x7e>
 800bbba:	2302      	movs	r3, #2
 800bbbc:	e01d      	b.n	800bbfa <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bbbe:	68fa      	ldr	r2, [r7, #12]
 800bbc0:	4910      	ldr	r1, [pc, #64]	; (800bc04 <f_mount+0xc4>)
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d002      	beq.n	800bbd4 <f_mount+0x94>
 800bbce:	79fb      	ldrb	r3, [r7, #7]
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	d001      	beq.n	800bbd8 <f_mount+0x98>
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	e010      	b.n	800bbfa <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bbd8:	f107 010c 	add.w	r1, r7, #12
 800bbdc:	f107 0308 	add.w	r3, r7, #8
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f7ff fcda 	bl	800b59c <find_volume>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	7dfa      	ldrb	r2, [r7, #23]
 800bbf0:	4611      	mov	r1, r2
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7fd ff34 	bl	8009a60 <unlock_fs>
 800bbf8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	3720      	adds	r7, #32
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	bd80      	pop	{r7, pc}
 800bc02:	bf00      	nop
 800bc04:	20000144 	.word	0x20000144

0800bc08 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b09a      	sub	sp, #104	; 0x68
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	4613      	mov	r3, r2
 800bc14:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d101      	bne.n	800bc20 <f_open+0x18>
 800bc1c:	2309      	movs	r3, #9
 800bc1e:	e1d7      	b.n	800bfd0 <f_open+0x3c8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bc20:	79fb      	ldrb	r3, [r7, #7]
 800bc22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bc26:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bc28:	79fa      	ldrb	r2, [r7, #7]
 800bc2a:	f107 0110 	add.w	r1, r7, #16
 800bc2e:	f107 0308 	add.w	r3, r7, #8
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7ff fcb2 	bl	800b59c <find_volume>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800bc3e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f040 81b4 	bne.w	800bfb0 <f_open+0x3a8>
		dj.obj.fs = fs;
 800bc48:	693b      	ldr	r3, [r7, #16]
 800bc4a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800bc4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 800bc50:	f000 fd71 	bl	800c736 <ff_memalloc>
 800bc54:	65b8      	str	r0, [r7, #88]	; 0x58
 800bc56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d106      	bne.n	800bc6a <f_open+0x62>
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	2111      	movs	r1, #17
 800bc60:	4618      	mov	r0, r3
 800bc62:	f7fd fefd 	bl	8009a60 <unlock_fs>
 800bc66:	2311      	movs	r3, #17
 800bc68:	e1b2      	b.n	800bfd0 <f_open+0x3c8>
 800bc6a:	693b      	ldr	r3, [r7, #16]
 800bc6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bc6e:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800bc70:	68ba      	ldr	r2, [r7, #8]
 800bc72:	f107 0314 	add.w	r3, r7, #20
 800bc76:	4611      	mov	r1, r2
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f7ff fb7f 	bl	800b37c <follow_path>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bc84:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d11a      	bne.n	800bcc2 <f_open+0xba>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bc8c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800bc90:	b25b      	sxtb	r3, r3
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	da03      	bge.n	800bc9e <f_open+0x96>
				res = FR_INVALID_NAME;
 800bc96:	2306      	movs	r3, #6
 800bc98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bc9c:	e011      	b.n	800bcc2 <f_open+0xba>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bc9e:	79fb      	ldrb	r3, [r7, #7]
 800bca0:	f023 0301 	bic.w	r3, r3, #1
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	bf14      	ite	ne
 800bca8:	2301      	movne	r3, #1
 800bcaa:	2300      	moveq	r3, #0
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	461a      	mov	r2, r3
 800bcb0:	f107 0314 	add.w	r3, r7, #20
 800bcb4:	4611      	mov	r1, r2
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7fd feee 	bl	8009a98 <chk_lock>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bcc2:	79fb      	ldrb	r3, [r7, #7]
 800bcc4:	f003 031c 	and.w	r3, r3, #28
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d07f      	beq.n	800bdcc <f_open+0x1c4>
			if (res != FR_OK) {					/* No file, create new */
 800bccc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d017      	beq.n	800bd04 <f_open+0xfc>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bcd4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bcd8:	2b04      	cmp	r3, #4
 800bcda:	d10e      	bne.n	800bcfa <f_open+0xf2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bcdc:	f7fd ff38 	bl	8009b50 <enq_lock>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d006      	beq.n	800bcf4 <f_open+0xec>
 800bce6:	f107 0314 	add.w	r3, r7, #20
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7ff f896 	bl	800ae1c <dir_register>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	e000      	b.n	800bcf6 <f_open+0xee>
 800bcf4:	2312      	movs	r3, #18
 800bcf6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800bcfa:	79fb      	ldrb	r3, [r7, #7]
 800bcfc:	f043 0308 	orr.w	r3, r3, #8
 800bd00:	71fb      	strb	r3, [r7, #7]
 800bd02:	e010      	b.n	800bd26 <f_open+0x11e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800bd04:	7ebb      	ldrb	r3, [r7, #26]
 800bd06:	f003 0311 	and.w	r3, r3, #17
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d003      	beq.n	800bd16 <f_open+0x10e>
					res = FR_DENIED;
 800bd0e:	2307      	movs	r3, #7
 800bd10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bd14:	e007      	b.n	800bd26 <f_open+0x11e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800bd16:	79fb      	ldrb	r3, [r7, #7]
 800bd18:	f003 0304 	and.w	r3, r3, #4
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d002      	beq.n	800bd26 <f_open+0x11e>
 800bd20:	2308      	movs	r3, #8
 800bd22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800bd26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d168      	bne.n	800be00 <f_open+0x1f8>
 800bd2e:	79fb      	ldrb	r3, [r7, #7]
 800bd30:	f003 0308 	and.w	r3, r3, #8
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d063      	beq.n	800be00 <f_open+0x1f8>
				dw = GET_FATTIME();
 800bd38:	f7fd fc80 	bl	800963c <get_fattime>
 800bd3c:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800bd3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd40:	330e      	adds	r3, #14
 800bd42:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd44:	4618      	mov	r0, r3
 800bd46:	f7fd fdcb 	bl	80098e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800bd4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd4c:	3316      	adds	r3, #22
 800bd4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7fd fdc5 	bl	80098e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800bd56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd58:	330b      	adds	r3, #11
 800bd5a:	2220      	movs	r2, #32
 800bd5c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd62:	4611      	mov	r1, r2
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fe fdcf 	bl	800a908 <ld_clust>
 800bd6a:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bd70:	2200      	movs	r2, #0
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7fe fde7 	bl	800a946 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800bd78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd7a:	331c      	adds	r3, #28
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7fd fdae 	bl	80098e0 <st_dword>
					fs->wflag = 1;
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	2201      	movs	r2, #1
 800bd88:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800bd8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d037      	beq.n	800be00 <f_open+0x1f8>
						dw = fs->winsect;
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd94:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800bd96:	f107 0314 	add.w	r3, r7, #20
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f7fe fad7 	bl	800a352 <remove_chain>
 800bda4:	4603      	mov	r3, r0
 800bda6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800bdaa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d126      	bne.n	800be00 <f_open+0x1f8>
							res = move_window(fs, dw);
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7fe f81e 	bl	8009df8 <move_window>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bdc6:	3a01      	subs	r2, #1
 800bdc8:	619a      	str	r2, [r3, #24]
 800bdca:	e019      	b.n	800be00 <f_open+0x1f8>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bdcc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d115      	bne.n	800be00 <f_open+0x1f8>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bdd4:	7ebb      	ldrb	r3, [r7, #26]
 800bdd6:	f003 0310 	and.w	r3, r3, #16
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d003      	beq.n	800bde6 <f_open+0x1de>
					res = FR_NO_FILE;
 800bdde:	2304      	movs	r3, #4
 800bde0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bde4:	e00c      	b.n	800be00 <f_open+0x1f8>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bde6:	79fb      	ldrb	r3, [r7, #7]
 800bde8:	f003 0302 	and.w	r3, r3, #2
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d007      	beq.n	800be00 <f_open+0x1f8>
 800bdf0:	7ebb      	ldrb	r3, [r7, #26]
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d002      	beq.n	800be00 <f_open+0x1f8>
						res = FR_DENIED;
 800bdfa:	2307      	movs	r3, #7
 800bdfc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800be00:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800be04:	2b00      	cmp	r3, #0
 800be06:	d128      	bne.n	800be5a <f_open+0x252>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800be08:	79fb      	ldrb	r3, [r7, #7]
 800be0a:	f003 0308 	and.w	r3, r3, #8
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d003      	beq.n	800be1a <f_open+0x212>
				mode |= FA_MODIFIED;
 800be12:	79fb      	ldrb	r3, [r7, #7]
 800be14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be18:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800be22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800be28:	79fb      	ldrb	r3, [r7, #7]
 800be2a:	f023 0301 	bic.w	r3, r3, #1
 800be2e:	2b00      	cmp	r3, #0
 800be30:	bf14      	ite	ne
 800be32:	2301      	movne	r3, #1
 800be34:	2300      	moveq	r3, #0
 800be36:	b2db      	uxtb	r3, r3
 800be38:	461a      	mov	r2, r3
 800be3a:	f107 0314 	add.w	r3, r7, #20
 800be3e:	4611      	mov	r1, r2
 800be40:	4618      	mov	r0, r3
 800be42:	f7fd fea7 	bl	8009b94 <inc_lock>
 800be46:	4602      	mov	r2, r0
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	691b      	ldr	r3, [r3, #16]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d102      	bne.n	800be5a <f_open+0x252>
 800be54:	2302      	movs	r3, #2
 800be56:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800be5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800be5e:	2b00      	cmp	r3, #0
 800be60:	f040 80a3 	bne.w	800bfaa <f_open+0x3a2>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be68:	4611      	mov	r1, r2
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7fe fd4c 	bl	800a908 <ld_clust>
 800be70:	4602      	mov	r2, r0
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800be76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be78:	331c      	adds	r3, #28
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fd fcf2 	bl	8009864 <ld_dword>
 800be80:	4602      	mov	r2, r0
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2200      	movs	r2, #0
 800be8a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800be8c:	693a      	ldr	r2, [r7, #16]
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	88da      	ldrh	r2, [r3, #6]
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	79fa      	ldrb	r2, [r7, #7]
 800be9e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	2200      	movs	r2, #0
 800bea4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	2200      	movs	r2, #0
 800beaa:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2200      	movs	r2, #0
 800beb0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	3330      	adds	r3, #48	; 0x30
 800beb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800beba:	2100      	movs	r1, #0
 800bebc:	4618      	mov	r0, r3
 800bebe:	f7fd fd5c 	bl	800997a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bec2:	79fb      	ldrb	r3, [r7, #7]
 800bec4:	f003 0320 	and.w	r3, r3, #32
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d06e      	beq.n	800bfaa <f_open+0x3a2>
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	68db      	ldr	r3, [r3, #12]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d06a      	beq.n	800bfaa <f_open+0x3a2>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	68da      	ldr	r2, [r3, #12]
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	895b      	ldrh	r3, [r3, #10]
 800bee0:	461a      	mov	r2, r3
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	899b      	ldrh	r3, [r3, #12]
 800bee6:	fb03 f302 	mul.w	r3, r3, r2
 800beea:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	689b      	ldr	r3, [r3, #8]
 800bef0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	68db      	ldr	r3, [r3, #12]
 800bef6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bef8:	e016      	b.n	800bf28 <f_open+0x320>
					clst = get_fat(&fp->obj, clst);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800befe:	4618      	mov	r0, r3
 800bf00:	f7fe f837 	bl	8009f72 <get_fat>
 800bf04:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800bf06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d802      	bhi.n	800bf12 <f_open+0x30a>
 800bf0c:	2302      	movs	r3, #2
 800bf0e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bf12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bf14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf18:	d102      	bne.n	800bf20 <f_open+0x318>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bf20:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bf22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf24:	1ad3      	subs	r3, r2, r3
 800bf26:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bf28:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d103      	bne.n	800bf38 <f_open+0x330>
 800bf30:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bf32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf34:	429a      	cmp	r2, r3
 800bf36:	d8e0      	bhi.n	800befa <f_open+0x2f2>
				}
				fp->clust = clst;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bf3c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800bf3e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d131      	bne.n	800bfaa <f_open+0x3a2>
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	899b      	ldrh	r3, [r3, #12]
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf4e:	fbb3 f1f2 	udiv	r1, r3, r2
 800bf52:	fb02 f201 	mul.w	r2, r2, r1
 800bf56:	1a9b      	subs	r3, r3, r2
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d026      	beq.n	800bfaa <f_open+0x3a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bf60:	4618      	mov	r0, r3
 800bf62:	f7fd ffe7 	bl	8009f34 <clust2sect>
 800bf66:	64b8      	str	r0, [r7, #72]	; 0x48
 800bf68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d103      	bne.n	800bf76 <f_open+0x36e>
						res = FR_INT_ERR;
 800bf6e:	2302      	movs	r3, #2
 800bf70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bf74:	e019      	b.n	800bfaa <f_open+0x3a2>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	899b      	ldrh	r3, [r3, #12]
 800bf7a:	461a      	mov	r2, r3
 800bf7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf7e:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bf84:	441a      	add	r2, r3
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	7858      	ldrb	r0, [r3, #1]
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6a1a      	ldr	r2, [r3, #32]
 800bf98:	2301      	movs	r3, #1
 800bf9a:	f7fd fbed 	bl	8009778 <disk_read>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d002      	beq.n	800bfaa <f_open+0x3a2>
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800bfaa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bfac:	f000 fbcf 	bl	800c74e <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bfb0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d002      	beq.n	800bfbe <f_open+0x3b6>
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800bfc4:	4611      	mov	r1, r2
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f7fd fd4a 	bl	8009a60 <unlock_fs>
 800bfcc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3768      	adds	r7, #104	; 0x68
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}

0800bfd8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b08e      	sub	sp, #56	; 0x38
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	60f8      	str	r0, [r7, #12]
 800bfe0:	60b9      	str	r1, [r7, #8]
 800bfe2:	607a      	str	r2, [r7, #4]
 800bfe4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	2200      	movs	r2, #0
 800bfee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f107 0214 	add.w	r2, r7, #20
 800bff6:	4611      	mov	r1, r2
 800bff8:	4618      	mov	r0, r3
 800bffa:	f7ff fd59 	bl	800bab0 <validate>
 800bffe:	4603      	mov	r3, r0
 800c000:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c004:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d107      	bne.n	800c01c <f_read+0x44>
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	7d5b      	ldrb	r3, [r3, #21]
 800c010:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800c014:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d009      	beq.n	800c030 <f_read+0x58>
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800c022:	4611      	mov	r1, r2
 800c024:	4618      	mov	r0, r3
 800c026:	f7fd fd1b 	bl	8009a60 <unlock_fs>
 800c02a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c02e:	e15d      	b.n	800c2ec <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	7d1b      	ldrb	r3, [r3, #20]
 800c034:	f003 0301 	and.w	r3, r3, #1
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d106      	bne.n	800c04a <f_read+0x72>
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	2107      	movs	r1, #7
 800c040:	4618      	mov	r0, r3
 800c042:	f7fd fd0d 	bl	8009a60 <unlock_fs>
 800c046:	2307      	movs	r3, #7
 800c048:	e150      	b.n	800c2ec <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	68da      	ldr	r2, [r3, #12]
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	699b      	ldr	r3, [r3, #24]
 800c052:	1ad3      	subs	r3, r2, r3
 800c054:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c056:	687a      	ldr	r2, [r7, #4]
 800c058:	6a3b      	ldr	r3, [r7, #32]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	f240 813c 	bls.w	800c2d8 <f_read+0x300>
 800c060:	6a3b      	ldr	r3, [r7, #32]
 800c062:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c064:	e138      	b.n	800c2d8 <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	699b      	ldr	r3, [r3, #24]
 800c06a:	697a      	ldr	r2, [r7, #20]
 800c06c:	8992      	ldrh	r2, [r2, #12]
 800c06e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c072:	fb02 f201 	mul.w	r2, r2, r1
 800c076:	1a9b      	subs	r3, r3, r2
 800c078:	2b00      	cmp	r3, #0
 800c07a:	f040 80f3 	bne.w	800c264 <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	699b      	ldr	r3, [r3, #24]
 800c082:	697a      	ldr	r2, [r7, #20]
 800c084:	8992      	ldrh	r2, [r2, #12]
 800c086:	fbb3 f3f2 	udiv	r3, r3, r2
 800c08a:	697a      	ldr	r2, [r7, #20]
 800c08c:	8952      	ldrh	r2, [r2, #10]
 800c08e:	3a01      	subs	r2, #1
 800c090:	4013      	ands	r3, r2
 800c092:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c094:	69fb      	ldr	r3, [r7, #28]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d139      	bne.n	800c10e <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	699b      	ldr	r3, [r3, #24]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d103      	bne.n	800c0aa <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	689b      	ldr	r3, [r3, #8]
 800c0a6:	633b      	str	r3, [r7, #48]	; 0x30
 800c0a8:	e013      	b.n	800c0d2 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d007      	beq.n	800c0c2 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	699b      	ldr	r3, [r3, #24]
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	68f8      	ldr	r0, [r7, #12]
 800c0ba:	f7fe fa47 	bl	800a54c <clmt_clust>
 800c0be:	6338      	str	r0, [r7, #48]	; 0x30
 800c0c0:	e007      	b.n	800c0d2 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	69db      	ldr	r3, [r3, #28]
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	4610      	mov	r0, r2
 800c0cc:	f7fd ff51 	bl	8009f72 <get_fat>
 800c0d0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d809      	bhi.n	800c0ec <f_read+0x114>
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	2202      	movs	r2, #2
 800c0dc:	755a      	strb	r2, [r3, #21]
 800c0de:	697b      	ldr	r3, [r7, #20]
 800c0e0:	2102      	movs	r1, #2
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f7fd fcbc 	bl	8009a60 <unlock_fs>
 800c0e8:	2302      	movs	r3, #2
 800c0ea:	e0ff      	b.n	800c2ec <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c0ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c0f2:	d109      	bne.n	800c108 <f_read+0x130>
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	755a      	strb	r2, [r3, #21]
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	2101      	movs	r1, #1
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7fd fcae 	bl	8009a60 <unlock_fs>
 800c104:	2301      	movs	r3, #1
 800c106:	e0f1      	b.n	800c2ec <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c10c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c10e:	697a      	ldr	r2, [r7, #20]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	69db      	ldr	r3, [r3, #28]
 800c114:	4619      	mov	r1, r3
 800c116:	4610      	mov	r0, r2
 800c118:	f7fd ff0c 	bl	8009f34 <clust2sect>
 800c11c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d109      	bne.n	800c138 <f_read+0x160>
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2202      	movs	r2, #2
 800c128:	755a      	strb	r2, [r3, #21]
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	2102      	movs	r1, #2
 800c12e:	4618      	mov	r0, r3
 800c130:	f7fd fc96 	bl	8009a60 <unlock_fs>
 800c134:	2302      	movs	r3, #2
 800c136:	e0d9      	b.n	800c2ec <f_read+0x314>
			sect += csect;
 800c138:	69ba      	ldr	r2, [r7, #24]
 800c13a:	69fb      	ldr	r3, [r7, #28]
 800c13c:	4413      	add	r3, r2
 800c13e:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	899b      	ldrh	r3, [r3, #12]
 800c144:	461a      	mov	r2, r3
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	fbb3 f3f2 	udiv	r3, r3, r2
 800c14c:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c150:	2b00      	cmp	r3, #0
 800c152:	d046      	beq.n	800c1e2 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c154:	69fa      	ldr	r2, [r7, #28]
 800c156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c158:	4413      	add	r3, r2
 800c15a:	697a      	ldr	r2, [r7, #20]
 800c15c:	8952      	ldrh	r2, [r2, #10]
 800c15e:	4293      	cmp	r3, r2
 800c160:	d905      	bls.n	800c16e <f_read+0x196>
					cc = fs->csize - csect;
 800c162:	697b      	ldr	r3, [r7, #20]
 800c164:	895b      	ldrh	r3, [r3, #10]
 800c166:	461a      	mov	r2, r3
 800c168:	69fb      	ldr	r3, [r7, #28]
 800c16a:	1ad3      	subs	r3, r2, r3
 800c16c:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	7858      	ldrb	r0, [r3, #1]
 800c172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c174:	69ba      	ldr	r2, [r7, #24]
 800c176:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c178:	f7fd fafe 	bl	8009778 <disk_read>
 800c17c:	4603      	mov	r3, r0
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d009      	beq.n	800c196 <f_read+0x1be>
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2201      	movs	r2, #1
 800c186:	755a      	strb	r2, [r3, #21]
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	2101      	movs	r1, #1
 800c18c:	4618      	mov	r0, r3
 800c18e:	f7fd fc67 	bl	8009a60 <unlock_fs>
 800c192:	2301      	movs	r3, #1
 800c194:	e0aa      	b.n	800c2ec <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	7d1b      	ldrb	r3, [r3, #20]
 800c19a:	b25b      	sxtb	r3, r3
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	da18      	bge.n	800c1d2 <f_read+0x1fa>
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	6a1a      	ldr	r2, [r3, #32]
 800c1a4:	69bb      	ldr	r3, [r7, #24]
 800c1a6:	1ad3      	subs	r3, r2, r3
 800c1a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d911      	bls.n	800c1d2 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	6a1a      	ldr	r2, [r3, #32]
 800c1b2:	69bb      	ldr	r3, [r7, #24]
 800c1b4:	1ad3      	subs	r3, r2, r3
 800c1b6:	697a      	ldr	r2, [r7, #20]
 800c1b8:	8992      	ldrh	r2, [r2, #12]
 800c1ba:	fb02 f303 	mul.w	r3, r2, r3
 800c1be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1c0:	18d0      	adds	r0, r2, r3
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	899b      	ldrh	r3, [r3, #12]
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	f7fd fbb3 	bl	8009938 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	899b      	ldrh	r3, [r3, #12]
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1da:	fb02 f303 	mul.w	r3, r2, r3
 800c1de:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800c1e0:	e066      	b.n	800c2b0 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	6a1b      	ldr	r3, [r3, #32]
 800c1e6:	69ba      	ldr	r2, [r7, #24]
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d038      	beq.n	800c25e <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	7d1b      	ldrb	r3, [r3, #20]
 800c1f0:	b25b      	sxtb	r3, r3
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	da1d      	bge.n	800c232 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c1f6:	697b      	ldr	r3, [r7, #20]
 800c1f8:	7858      	ldrb	r0, [r3, #1]
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	6a1a      	ldr	r2, [r3, #32]
 800c204:	2301      	movs	r3, #1
 800c206:	f7fd fad7 	bl	80097b8 <disk_write>
 800c20a:	4603      	mov	r3, r0
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d009      	beq.n	800c224 <f_read+0x24c>
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	2201      	movs	r2, #1
 800c214:	755a      	strb	r2, [r3, #21]
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	2101      	movs	r1, #1
 800c21a:	4618      	mov	r0, r3
 800c21c:	f7fd fc20 	bl	8009a60 <unlock_fs>
 800c220:	2301      	movs	r3, #1
 800c222:	e063      	b.n	800c2ec <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	7d1b      	ldrb	r3, [r3, #20]
 800c228:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c22c:	b2da      	uxtb	r2, r3
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	7858      	ldrb	r0, [r3, #1]
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c23c:	2301      	movs	r3, #1
 800c23e:	69ba      	ldr	r2, [r7, #24]
 800c240:	f7fd fa9a 	bl	8009778 <disk_read>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	d009      	beq.n	800c25e <f_read+0x286>
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	2201      	movs	r2, #1
 800c24e:	755a      	strb	r2, [r3, #21]
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	2101      	movs	r1, #1
 800c254:	4618      	mov	r0, r3
 800c256:	f7fd fc03 	bl	8009a60 <unlock_fs>
 800c25a:	2301      	movs	r3, #1
 800c25c:	e046      	b.n	800c2ec <f_read+0x314>
			}
#endif
			fp->sect = sect;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	69ba      	ldr	r2, [r7, #24]
 800c262:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c264:	697b      	ldr	r3, [r7, #20]
 800c266:	899b      	ldrh	r3, [r3, #12]
 800c268:	4618      	mov	r0, r3
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	699b      	ldr	r3, [r3, #24]
 800c26e:	697a      	ldr	r2, [r7, #20]
 800c270:	8992      	ldrh	r2, [r2, #12]
 800c272:	fbb3 f1f2 	udiv	r1, r3, r2
 800c276:	fb02 f201 	mul.w	r2, r2, r1
 800c27a:	1a9b      	subs	r3, r3, r2
 800c27c:	1ac3      	subs	r3, r0, r3
 800c27e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800c280:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	429a      	cmp	r2, r3
 800c286:	d901      	bls.n	800c28c <f_read+0x2b4>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	699b      	ldr	r3, [r3, #24]
 800c296:	697a      	ldr	r2, [r7, #20]
 800c298:	8992      	ldrh	r2, [r2, #12]
 800c29a:	fbb3 f0f2 	udiv	r0, r3, r2
 800c29e:	fb02 f200 	mul.w	r2, r2, r0
 800c2a2:	1a9b      	subs	r3, r3, r2
 800c2a4:	440b      	add	r3, r1
 800c2a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c2ac:	f7fd fb44 	bl	8009938 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800c2b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2b4:	4413      	add	r3, r2
 800c2b6:	627b      	str	r3, [r7, #36]	; 0x24
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	699a      	ldr	r2, [r3, #24]
 800c2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2be:	441a      	add	r2, r3
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	619a      	str	r2, [r3, #24]
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	681a      	ldr	r2, [r3, #0]
 800c2c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ca:	441a      	add	r2, r3
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	601a      	str	r2, [r3, #0]
 800c2d0:	687a      	ldr	r2, [r7, #4]
 800c2d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2d4:	1ad3      	subs	r3, r2, r3
 800c2d6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	f47f aec3 	bne.w	800c066 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7fd fbbb 	bl	8009a60 <unlock_fs>
 800c2ea:	2300      	movs	r3, #0
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3738      	adds	r7, #56	; 0x38
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b086      	sub	sp, #24
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f107 0208 	add.w	r2, r7, #8
 800c302:	4611      	mov	r1, r2
 800c304:	4618      	mov	r0, r3
 800c306:	f7ff fbd3 	bl	800bab0 <validate>
 800c30a:	4603      	mov	r3, r0
 800c30c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c30e:	7dfb      	ldrb	r3, [r7, #23]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d16d      	bne.n	800c3f0 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	7d1b      	ldrb	r3, [r3, #20]
 800c318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d067      	beq.n	800c3f0 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	7d1b      	ldrb	r3, [r3, #20]
 800c324:	b25b      	sxtb	r3, r3
 800c326:	2b00      	cmp	r3, #0
 800c328:	da1a      	bge.n	800c360 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	7858      	ldrb	r0, [r3, #1]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6a1a      	ldr	r2, [r3, #32]
 800c338:	2301      	movs	r3, #1
 800c33a:	f7fd fa3d 	bl	80097b8 <disk_write>
 800c33e:	4603      	mov	r3, r0
 800c340:	2b00      	cmp	r3, #0
 800c342:	d006      	beq.n	800c352 <f_sync+0x5e>
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	2101      	movs	r1, #1
 800c348:	4618      	mov	r0, r3
 800c34a:	f7fd fb89 	bl	8009a60 <unlock_fs>
 800c34e:	2301      	movs	r3, #1
 800c350:	e055      	b.n	800c3fe <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	7d1b      	ldrb	r3, [r3, #20]
 800c356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c35a:	b2da      	uxtb	r2, r3
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c360:	f7fd f96c 	bl	800963c <get_fattime>
 800c364:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c366:	68ba      	ldr	r2, [r7, #8]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c36c:	4619      	mov	r1, r3
 800c36e:	4610      	mov	r0, r2
 800c370:	f7fd fd42 	bl	8009df8 <move_window>
 800c374:	4603      	mov	r3, r0
 800c376:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c378:	7dfb      	ldrb	r3, [r7, #23]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d138      	bne.n	800c3f0 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c382:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	330b      	adds	r3, #11
 800c388:	781a      	ldrb	r2, [r3, #0]
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	330b      	adds	r3, #11
 800c38e:	f042 0220 	orr.w	r2, r2, #32
 800c392:	b2d2      	uxtb	r2, r2
 800c394:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6818      	ldr	r0, [r3, #0]
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	689b      	ldr	r3, [r3, #8]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	68f9      	ldr	r1, [r7, #12]
 800c3a2:	f7fe fad0 	bl	800a946 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	f103 021c 	add.w	r2, r3, #28
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	68db      	ldr	r3, [r3, #12]
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	4610      	mov	r0, r2
 800c3b4:	f7fd fa94 	bl	80098e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	3316      	adds	r3, #22
 800c3bc:	6939      	ldr	r1, [r7, #16]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7fd fa8e 	bl	80098e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	3312      	adds	r3, #18
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f7fd fa6d 	bl	80098aa <st_word>
					fs->wflag = 1;
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7fd fd3b 	bl	8009e54 <sync_fs>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	7d1b      	ldrb	r3, [r3, #20]
 800c3e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3ea:	b2da      	uxtb	r2, r3
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	7dfa      	ldrb	r2, [r7, #23]
 800c3f4:	4611      	mov	r1, r2
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f7fd fb32 	bl	8009a60 <unlock_fs>
 800c3fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3718      	adds	r7, #24
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}

0800c406 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c406:	b580      	push	{r7, lr}
 800c408:	b084      	sub	sp, #16
 800c40a:	af00      	add	r7, sp, #0
 800c40c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f7ff ff70 	bl	800c2f4 <f_sync>
 800c414:	4603      	mov	r3, r0
 800c416:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c418:	7bfb      	ldrb	r3, [r7, #15]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d11d      	bne.n	800c45a <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	f107 0208 	add.w	r2, r7, #8
 800c424:	4611      	mov	r1, r2
 800c426:	4618      	mov	r0, r3
 800c428:	f7ff fb42 	bl	800bab0 <validate>
 800c42c:	4603      	mov	r3, r0
 800c42e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c430:	7bfb      	ldrb	r3, [r7, #15]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d111      	bne.n	800c45a <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7fd fc38 	bl	8009cb0 <dec_lock>
 800c440:	4603      	mov	r3, r0
 800c442:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c444:	7bfb      	ldrb	r3, [r7, #15]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d102      	bne.n	800c450 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	2200      	movs	r2, #0
 800c44e:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	2100      	movs	r1, #0
 800c454:	4618      	mov	r0, r3
 800c456:	f7fd fb03 	bl	8009a60 <unlock_fs>
#endif
		}
	}
	return res;
 800c45a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c45c:	4618      	mov	r0, r3
 800c45e:	3710      	adds	r7, #16
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}

0800c464 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c464:	b480      	push	{r7}
 800c466:	b087      	sub	sp, #28
 800c468:	af00      	add	r7, sp, #0
 800c46a:	60f8      	str	r0, [r7, #12]
 800c46c:	60b9      	str	r1, [r7, #8]
 800c46e:	4613      	mov	r3, r2
 800c470:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c472:	2301      	movs	r3, #1
 800c474:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c476:	2300      	movs	r3, #0
 800c478:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c47a:	4b1f      	ldr	r3, [pc, #124]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c47c:	7a5b      	ldrb	r3, [r3, #9]
 800c47e:	b2db      	uxtb	r3, r3
 800c480:	2b00      	cmp	r3, #0
 800c482:	d131      	bne.n	800c4e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c484:	4b1c      	ldr	r3, [pc, #112]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c486:	7a5b      	ldrb	r3, [r3, #9]
 800c488:	b2db      	uxtb	r3, r3
 800c48a:	461a      	mov	r2, r3
 800c48c:	4b1a      	ldr	r3, [pc, #104]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c48e:	2100      	movs	r1, #0
 800c490:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c492:	4b19      	ldr	r3, [pc, #100]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c494:	7a5b      	ldrb	r3, [r3, #9]
 800c496:	b2db      	uxtb	r3, r3
 800c498:	4a17      	ldr	r2, [pc, #92]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c49a:	009b      	lsls	r3, r3, #2
 800c49c:	4413      	add	r3, r2
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c4a2:	4b15      	ldr	r3, [pc, #84]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c4a4:	7a5b      	ldrb	r3, [r3, #9]
 800c4a6:	b2db      	uxtb	r3, r3
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4b13      	ldr	r3, [pc, #76]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c4ac:	4413      	add	r3, r2
 800c4ae:	79fa      	ldrb	r2, [r7, #7]
 800c4b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c4b2:	4b11      	ldr	r3, [pc, #68]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c4b4:	7a5b      	ldrb	r3, [r3, #9]
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	1c5a      	adds	r2, r3, #1
 800c4ba:	b2d1      	uxtb	r1, r2
 800c4bc:	4a0e      	ldr	r2, [pc, #56]	; (800c4f8 <FATFS_LinkDriverEx+0x94>)
 800c4be:	7251      	strb	r1, [r2, #9]
 800c4c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c4c2:	7dbb      	ldrb	r3, [r7, #22]
 800c4c4:	3330      	adds	r3, #48	; 0x30
 800c4c6:	b2da      	uxtb	r2, r3
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	3301      	adds	r3, #1
 800c4d0:	223a      	movs	r2, #58	; 0x3a
 800c4d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	3302      	adds	r3, #2
 800c4d8:	222f      	movs	r2, #47	; 0x2f
 800c4da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	3303      	adds	r3, #3
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c4e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	371c      	adds	r7, #28
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f4:	4770      	bx	lr
 800c4f6:	bf00      	nop
 800c4f8:	2000016c 	.word	0x2000016c

0800c4fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c506:	2200      	movs	r2, #0
 800c508:	6839      	ldr	r1, [r7, #0]
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	f7ff ffaa 	bl	800c464 <FATFS_LinkDriverEx>
 800c510:	4603      	mov	r3, r0
}
 800c512:	4618      	mov	r0, r3
 800c514:	3708      	adds	r7, #8
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}
	...

0800c51c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b085      	sub	sp, #20
 800c520:	af00      	add	r7, sp, #0
 800c522:	4603      	mov	r3, r0
 800c524:	6039      	str	r1, [r7, #0]
 800c526:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c528:	88fb      	ldrh	r3, [r7, #6]
 800c52a:	2b7f      	cmp	r3, #127	; 0x7f
 800c52c:	d802      	bhi.n	800c534 <ff_convert+0x18>
		c = chr;
 800c52e:	88fb      	ldrh	r3, [r7, #6]
 800c530:	81fb      	strh	r3, [r7, #14]
 800c532:	e025      	b.n	800c580 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d00b      	beq.n	800c552 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c53a:	88fb      	ldrh	r3, [r7, #6]
 800c53c:	2bff      	cmp	r3, #255	; 0xff
 800c53e:	d805      	bhi.n	800c54c <ff_convert+0x30>
 800c540:	88fb      	ldrh	r3, [r7, #6]
 800c542:	3b80      	subs	r3, #128	; 0x80
 800c544:	4a12      	ldr	r2, [pc, #72]	; (800c590 <ff_convert+0x74>)
 800c546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c54a:	e000      	b.n	800c54e <ff_convert+0x32>
 800c54c:	2300      	movs	r3, #0
 800c54e:	81fb      	strh	r3, [r7, #14]
 800c550:	e016      	b.n	800c580 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c552:	2300      	movs	r3, #0
 800c554:	81fb      	strh	r3, [r7, #14]
 800c556:	e009      	b.n	800c56c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c558:	89fb      	ldrh	r3, [r7, #14]
 800c55a:	4a0d      	ldr	r2, [pc, #52]	; (800c590 <ff_convert+0x74>)
 800c55c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c560:	88fa      	ldrh	r2, [r7, #6]
 800c562:	429a      	cmp	r2, r3
 800c564:	d006      	beq.n	800c574 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c566:	89fb      	ldrh	r3, [r7, #14]
 800c568:	3301      	adds	r3, #1
 800c56a:	81fb      	strh	r3, [r7, #14]
 800c56c:	89fb      	ldrh	r3, [r7, #14]
 800c56e:	2b7f      	cmp	r3, #127	; 0x7f
 800c570:	d9f2      	bls.n	800c558 <ff_convert+0x3c>
 800c572:	e000      	b.n	800c576 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c574:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c576:	89fb      	ldrh	r3, [r7, #14]
 800c578:	3380      	adds	r3, #128	; 0x80
 800c57a:	b29b      	uxth	r3, r3
 800c57c:	b2db      	uxtb	r3, r3
 800c57e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c580:	89fb      	ldrh	r3, [r7, #14]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3714      	adds	r7, #20
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr
 800c58e:	bf00      	nop
 800c590:	08011b38 	.word	0x08011b38

0800c594 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c594:	b480      	push	{r7}
 800c596:	b087      	sub	sp, #28
 800c598:	af00      	add	r7, sp, #0
 800c59a:	4603      	mov	r3, r0
 800c59c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c59e:	88fb      	ldrh	r3, [r7, #6]
 800c5a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5a4:	d201      	bcs.n	800c5aa <ff_wtoupper+0x16>
 800c5a6:	4b3e      	ldr	r3, [pc, #248]	; (800c6a0 <ff_wtoupper+0x10c>)
 800c5a8:	e000      	b.n	800c5ac <ff_wtoupper+0x18>
 800c5aa:	4b3e      	ldr	r3, [pc, #248]	; (800c6a4 <ff_wtoupper+0x110>)
 800c5ac:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c5ae:	697b      	ldr	r3, [r7, #20]
 800c5b0:	1c9a      	adds	r2, r3, #2
 800c5b2:	617a      	str	r2, [r7, #20]
 800c5b4:	881b      	ldrh	r3, [r3, #0]
 800c5b6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c5b8:	8a7b      	ldrh	r3, [r7, #18]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d068      	beq.n	800c690 <ff_wtoupper+0xfc>
 800c5be:	88fa      	ldrh	r2, [r7, #6]
 800c5c0:	8a7b      	ldrh	r3, [r7, #18]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d364      	bcc.n	800c690 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	1c9a      	adds	r2, r3, #2
 800c5ca:	617a      	str	r2, [r7, #20]
 800c5cc:	881b      	ldrh	r3, [r3, #0]
 800c5ce:	823b      	strh	r3, [r7, #16]
 800c5d0:	8a3b      	ldrh	r3, [r7, #16]
 800c5d2:	0a1b      	lsrs	r3, r3, #8
 800c5d4:	81fb      	strh	r3, [r7, #14]
 800c5d6:	8a3b      	ldrh	r3, [r7, #16]
 800c5d8:	b2db      	uxtb	r3, r3
 800c5da:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c5dc:	88fa      	ldrh	r2, [r7, #6]
 800c5de:	8a79      	ldrh	r1, [r7, #18]
 800c5e0:	8a3b      	ldrh	r3, [r7, #16]
 800c5e2:	440b      	add	r3, r1
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	da49      	bge.n	800c67c <ff_wtoupper+0xe8>
			switch (cmd) {
 800c5e8:	89fb      	ldrh	r3, [r7, #14]
 800c5ea:	2b08      	cmp	r3, #8
 800c5ec:	d84f      	bhi.n	800c68e <ff_wtoupper+0xfa>
 800c5ee:	a201      	add	r2, pc, #4	; (adr r2, 800c5f4 <ff_wtoupper+0x60>)
 800c5f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5f4:	0800c619 	.word	0x0800c619
 800c5f8:	0800c62b 	.word	0x0800c62b
 800c5fc:	0800c641 	.word	0x0800c641
 800c600:	0800c649 	.word	0x0800c649
 800c604:	0800c651 	.word	0x0800c651
 800c608:	0800c659 	.word	0x0800c659
 800c60c:	0800c661 	.word	0x0800c661
 800c610:	0800c669 	.word	0x0800c669
 800c614:	0800c671 	.word	0x0800c671
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c618:	88fa      	ldrh	r2, [r7, #6]
 800c61a:	8a7b      	ldrh	r3, [r7, #18]
 800c61c:	1ad3      	subs	r3, r2, r3
 800c61e:	005b      	lsls	r3, r3, #1
 800c620:	697a      	ldr	r2, [r7, #20]
 800c622:	4413      	add	r3, r2
 800c624:	881b      	ldrh	r3, [r3, #0]
 800c626:	80fb      	strh	r3, [r7, #6]
 800c628:	e027      	b.n	800c67a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c62a:	88fa      	ldrh	r2, [r7, #6]
 800c62c:	8a7b      	ldrh	r3, [r7, #18]
 800c62e:	1ad3      	subs	r3, r2, r3
 800c630:	b29b      	uxth	r3, r3
 800c632:	f003 0301 	and.w	r3, r3, #1
 800c636:	b29b      	uxth	r3, r3
 800c638:	88fa      	ldrh	r2, [r7, #6]
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	80fb      	strh	r3, [r7, #6]
 800c63e:	e01c      	b.n	800c67a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800c640:	88fb      	ldrh	r3, [r7, #6]
 800c642:	3b10      	subs	r3, #16
 800c644:	80fb      	strh	r3, [r7, #6]
 800c646:	e018      	b.n	800c67a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800c648:	88fb      	ldrh	r3, [r7, #6]
 800c64a:	3b20      	subs	r3, #32
 800c64c:	80fb      	strh	r3, [r7, #6]
 800c64e:	e014      	b.n	800c67a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800c650:	88fb      	ldrh	r3, [r7, #6]
 800c652:	3b30      	subs	r3, #48	; 0x30
 800c654:	80fb      	strh	r3, [r7, #6]
 800c656:	e010      	b.n	800c67a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800c658:	88fb      	ldrh	r3, [r7, #6]
 800c65a:	3b1a      	subs	r3, #26
 800c65c:	80fb      	strh	r3, [r7, #6]
 800c65e:	e00c      	b.n	800c67a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800c660:	88fb      	ldrh	r3, [r7, #6]
 800c662:	3308      	adds	r3, #8
 800c664:	80fb      	strh	r3, [r7, #6]
 800c666:	e008      	b.n	800c67a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800c668:	88fb      	ldrh	r3, [r7, #6]
 800c66a:	3b50      	subs	r3, #80	; 0x50
 800c66c:	80fb      	strh	r3, [r7, #6]
 800c66e:	e004      	b.n	800c67a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800c670:	88fb      	ldrh	r3, [r7, #6]
 800c672:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800c676:	80fb      	strh	r3, [r7, #6]
 800c678:	bf00      	nop
			}
			break;
 800c67a:	e008      	b.n	800c68e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800c67c:	89fb      	ldrh	r3, [r7, #14]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d195      	bne.n	800c5ae <ff_wtoupper+0x1a>
 800c682:	8a3b      	ldrh	r3, [r7, #16]
 800c684:	005b      	lsls	r3, r3, #1
 800c686:	697a      	ldr	r2, [r7, #20]
 800c688:	4413      	add	r3, r2
 800c68a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800c68c:	e78f      	b.n	800c5ae <ff_wtoupper+0x1a>
			break;
 800c68e:	bf00      	nop
	}

	return chr;
 800c690:	88fb      	ldrh	r3, [r7, #6]
}
 800c692:	4618      	mov	r0, r3
 800c694:	371c      	adds	r7, #28
 800c696:	46bd      	mov	sp, r7
 800c698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69c:	4770      	bx	lr
 800c69e:	bf00      	nop
 800c6a0:	08011c38 	.word	0x08011c38
 800c6a4:	08011e2c 	.word	0x08011e2c

0800c6a8 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	6039      	str	r1, [r7, #0]
 800c6b2:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	2101      	movs	r1, #1
 800c6b8:	2001      	movs	r0, #1
 800c6ba:	f000 fab9 	bl	800cc30 <osSemaphoreNew>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	bf14      	ite	ne
 800c6cc:	2301      	movne	r3, #1
 800c6ce:	2300      	moveq	r3, #0
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	60fb      	str	r3, [r7, #12]

    return ret;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
}
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	3710      	adds	r7, #16
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bd80      	pop	{r7, pc}

0800c6de <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800c6de:	b580      	push	{r7, lr}
 800c6e0:	b082      	sub	sp, #8
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 fbc2 	bl	800ce70 <osSemaphoreDelete>
#endif
    return 1;
 800c6ec:	2301      	movs	r3, #1
}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	3708      	adds	r7, #8
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	bd80      	pop	{r7, pc}

0800c6f6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800c6f6:	b580      	push	{r7, lr}
 800c6f8:	b084      	sub	sp, #16
 800c6fa:	af00      	add	r7, sp, #0
 800c6fc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800c6fe:	2300      	movs	r3, #0
 800c700:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800c702:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 fb1c 	bl	800cd44 <osSemaphoreAcquire>
 800c70c:	4603      	mov	r3, r0
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d101      	bne.n	800c716 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800c712:	2301      	movs	r3, #1
 800c714:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c716:	68fb      	ldr	r3, [r7, #12]
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3710      	adds	r7, #16
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}

0800c720 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 fb5d 	bl	800cde8 <osSemaphoreRelease>
#endif
}
 800c72e:	bf00      	nop
 800c730:	3708      	adds	r7, #8
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}

0800c736 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800c736:	b580      	push	{r7, lr}
 800c738:	b082      	sub	sp, #8
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f003 fd9a 	bl	8010278 <pvPortMalloc>
 800c744:	4603      	mov	r3, r0
}
 800c746:	4618      	mov	r0, r3
 800c748:	3708      	adds	r7, #8
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}

0800c74e <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800c74e:	b580      	push	{r7, lr}
 800c750:	b082      	sub	sp, #8
 800c752:	af00      	add	r7, sp, #0
 800c754:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f003 fe5a 	bl	8010410 <vPortFree>
}
 800c75c:	bf00      	nop
 800c75e:	3708      	adds	r7, #8
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}

0800c764 <__NVIC_SetPriority>:
{
 800c764:	b480      	push	{r7}
 800c766:	b083      	sub	sp, #12
 800c768:	af00      	add	r7, sp, #0
 800c76a:	4603      	mov	r3, r0
 800c76c:	6039      	str	r1, [r7, #0]
 800c76e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c774:	2b00      	cmp	r3, #0
 800c776:	db0a      	blt.n	800c78e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	b2da      	uxtb	r2, r3
 800c77c:	490c      	ldr	r1, [pc, #48]	; (800c7b0 <__NVIC_SetPriority+0x4c>)
 800c77e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c782:	0112      	lsls	r2, r2, #4
 800c784:	b2d2      	uxtb	r2, r2
 800c786:	440b      	add	r3, r1
 800c788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c78c:	e00a      	b.n	800c7a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	b2da      	uxtb	r2, r3
 800c792:	4908      	ldr	r1, [pc, #32]	; (800c7b4 <__NVIC_SetPriority+0x50>)
 800c794:	79fb      	ldrb	r3, [r7, #7]
 800c796:	f003 030f 	and.w	r3, r3, #15
 800c79a:	3b04      	subs	r3, #4
 800c79c:	0112      	lsls	r2, r2, #4
 800c79e:	b2d2      	uxtb	r2, r2
 800c7a0:	440b      	add	r3, r1
 800c7a2:	761a      	strb	r2, [r3, #24]
}
 800c7a4:	bf00      	nop
 800c7a6:	370c      	adds	r7, #12
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ae:	4770      	bx	lr
 800c7b0:	e000e100 	.word	0xe000e100
 800c7b4:	e000ed00 	.word	0xe000ed00

0800c7b8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c7bc:	4b05      	ldr	r3, [pc, #20]	; (800c7d4 <SysTick_Handler+0x1c>)
 800c7be:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c7c0:	f002 fdaa 	bl	800f318 <xTaskGetSchedulerState>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	2b01      	cmp	r3, #1
 800c7c8:	d001      	beq.n	800c7ce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c7ca:	f003 fcc5 	bl	8010158 <xPortSysTickHandler>
  }
}
 800c7ce:	bf00      	nop
 800c7d0:	bd80      	pop	{r7, pc}
 800c7d2:	bf00      	nop
 800c7d4:	e000e010 	.word	0xe000e010

0800c7d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c7dc:	2100      	movs	r1, #0
 800c7de:	f06f 0004 	mvn.w	r0, #4
 800c7e2:	f7ff ffbf 	bl	800c764 <__NVIC_SetPriority>
#endif
}
 800c7e6:	bf00      	nop
 800c7e8:	bd80      	pop	{r7, pc}
	...

0800c7ec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c7f2:	f3ef 8305 	mrs	r3, IPSR
 800c7f6:	603b      	str	r3, [r7, #0]
  return(result);
 800c7f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d003      	beq.n	800c806 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c7fe:	f06f 0305 	mvn.w	r3, #5
 800c802:	607b      	str	r3, [r7, #4]
 800c804:	e00c      	b.n	800c820 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c806:	4b0a      	ldr	r3, [pc, #40]	; (800c830 <osKernelInitialize+0x44>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d105      	bne.n	800c81a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c80e:	4b08      	ldr	r3, [pc, #32]	; (800c830 <osKernelInitialize+0x44>)
 800c810:	2201      	movs	r2, #1
 800c812:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c814:	2300      	movs	r3, #0
 800c816:	607b      	str	r3, [r7, #4]
 800c818:	e002      	b.n	800c820 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c81a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c81e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c820:	687b      	ldr	r3, [r7, #4]
}
 800c822:	4618      	mov	r0, r3
 800c824:	370c      	adds	r7, #12
 800c826:	46bd      	mov	sp, r7
 800c828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82c:	4770      	bx	lr
 800c82e:	bf00      	nop
 800c830:	20000178 	.word	0x20000178

0800c834 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c834:	b580      	push	{r7, lr}
 800c836:	b082      	sub	sp, #8
 800c838:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c83a:	f3ef 8305 	mrs	r3, IPSR
 800c83e:	603b      	str	r3, [r7, #0]
  return(result);
 800c840:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c842:	2b00      	cmp	r3, #0
 800c844:	d003      	beq.n	800c84e <osKernelStart+0x1a>
    stat = osErrorISR;
 800c846:	f06f 0305 	mvn.w	r3, #5
 800c84a:	607b      	str	r3, [r7, #4]
 800c84c:	e010      	b.n	800c870 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c84e:	4b0b      	ldr	r3, [pc, #44]	; (800c87c <osKernelStart+0x48>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d109      	bne.n	800c86a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c856:	f7ff ffbf 	bl	800c7d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c85a:	4b08      	ldr	r3, [pc, #32]	; (800c87c <osKernelStart+0x48>)
 800c85c:	2202      	movs	r2, #2
 800c85e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c860:	f002 f862 	bl	800e928 <vTaskStartScheduler>
      stat = osOK;
 800c864:	2300      	movs	r3, #0
 800c866:	607b      	str	r3, [r7, #4]
 800c868:	e002      	b.n	800c870 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c86a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c86e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c870:	687b      	ldr	r3, [r7, #4]
}
 800c872:	4618      	mov	r0, r3
 800c874:	3708      	adds	r7, #8
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	20000178 	.word	0x20000178

0800c880 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800c880:	b580      	push	{r7, lr}
 800c882:	b082      	sub	sp, #8
 800c884:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c886:	f3ef 8305 	mrs	r3, IPSR
 800c88a:	603b      	str	r3, [r7, #0]
  return(result);
 800c88c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d003      	beq.n	800c89a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800c892:	f002 f96b 	bl	800eb6c <xTaskGetTickCountFromISR>
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	e002      	b.n	800c8a0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800c89a:	f002 f957 	bl	800eb4c <xTaskGetTickCount>
 800c89e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800c8a0:	687b      	ldr	r3, [r7, #4]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3708      	adds	r7, #8
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b08e      	sub	sp, #56	; 0x38
 800c8ae:	af04      	add	r7, sp, #16
 800c8b0:	60f8      	str	r0, [r7, #12]
 800c8b2:	60b9      	str	r1, [r7, #8]
 800c8b4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8ba:	f3ef 8305 	mrs	r3, IPSR
 800c8be:	617b      	str	r3, [r7, #20]
  return(result);
 800c8c0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d17e      	bne.n	800c9c4 <osThreadNew+0x11a>
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d07b      	beq.n	800c9c4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c8cc:	2380      	movs	r3, #128	; 0x80
 800c8ce:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c8d0:	2318      	movs	r3, #24
 800c8d2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c8d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c8dc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d045      	beq.n	800c970 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d002      	beq.n	800c8f2 <osThreadNew+0x48>
        name = attr->name;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	699b      	ldr	r3, [r3, #24]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d002      	beq.n	800c900 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	699b      	ldr	r3, [r3, #24]
 800c8fe:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c900:	69fb      	ldr	r3, [r7, #28]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d008      	beq.n	800c918 <osThreadNew+0x6e>
 800c906:	69fb      	ldr	r3, [r7, #28]
 800c908:	2b38      	cmp	r3, #56	; 0x38
 800c90a:	d805      	bhi.n	800c918 <osThreadNew+0x6e>
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	f003 0301 	and.w	r3, r3, #1
 800c914:	2b00      	cmp	r3, #0
 800c916:	d001      	beq.n	800c91c <osThreadNew+0x72>
        return (NULL);
 800c918:	2300      	movs	r3, #0
 800c91a:	e054      	b.n	800c9c6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	695b      	ldr	r3, [r3, #20]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d003      	beq.n	800c92c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	695b      	ldr	r3, [r3, #20]
 800c928:	089b      	lsrs	r3, r3, #2
 800c92a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	689b      	ldr	r3, [r3, #8]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d00e      	beq.n	800c952 <osThreadNew+0xa8>
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	68db      	ldr	r3, [r3, #12]
 800c938:	2b5b      	cmp	r3, #91	; 0x5b
 800c93a:	d90a      	bls.n	800c952 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c940:	2b00      	cmp	r3, #0
 800c942:	d006      	beq.n	800c952 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	695b      	ldr	r3, [r3, #20]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d002      	beq.n	800c952 <osThreadNew+0xa8>
        mem = 1;
 800c94c:	2301      	movs	r3, #1
 800c94e:	61bb      	str	r3, [r7, #24]
 800c950:	e010      	b.n	800c974 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	689b      	ldr	r3, [r3, #8]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d10c      	bne.n	800c974 <osThreadNew+0xca>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	68db      	ldr	r3, [r3, #12]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d108      	bne.n	800c974 <osThreadNew+0xca>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	691b      	ldr	r3, [r3, #16]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d104      	bne.n	800c974 <osThreadNew+0xca>
          mem = 0;
 800c96a:	2300      	movs	r3, #0
 800c96c:	61bb      	str	r3, [r7, #24]
 800c96e:	e001      	b.n	800c974 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c970:	2300      	movs	r3, #0
 800c972:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c974:	69bb      	ldr	r3, [r7, #24]
 800c976:	2b01      	cmp	r3, #1
 800c978:	d110      	bne.n	800c99c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c982:	9202      	str	r2, [sp, #8]
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	9300      	str	r3, [sp, #0]
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	6a3a      	ldr	r2, [r7, #32]
 800c98e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c990:	68f8      	ldr	r0, [r7, #12]
 800c992:	f001 fd75 	bl	800e480 <xTaskCreateStatic>
 800c996:	4603      	mov	r3, r0
 800c998:	613b      	str	r3, [r7, #16]
 800c99a:	e013      	b.n	800c9c4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c99c:	69bb      	ldr	r3, [r7, #24]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d110      	bne.n	800c9c4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c9a2:	6a3b      	ldr	r3, [r7, #32]
 800c9a4:	b29a      	uxth	r2, r3
 800c9a6:	f107 0310 	add.w	r3, r7, #16
 800c9aa:	9301      	str	r3, [sp, #4]
 800c9ac:	69fb      	ldr	r3, [r7, #28]
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c9b4:	68f8      	ldr	r0, [r7, #12]
 800c9b6:	f001 fdc0 	bl	800e53a <xTaskCreate>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b01      	cmp	r3, #1
 800c9be:	d001      	beq.n	800c9c4 <osThreadNew+0x11a>
            hTask = NULL;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c9c4:	693b      	ldr	r3, [r7, #16]
}
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	3728      	adds	r7, #40	; 0x28
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}

0800c9ce <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c9ce:	b580      	push	{r7, lr}
 800c9d0:	b084      	sub	sp, #16
 800c9d2:	af00      	add	r7, sp, #0
 800c9d4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c9d6:	f3ef 8305 	mrs	r3, IPSR
 800c9da:	60bb      	str	r3, [r7, #8]
  return(result);
 800c9dc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d003      	beq.n	800c9ea <osDelay+0x1c>
    stat = osErrorISR;
 800c9e2:	f06f 0305 	mvn.w	r3, #5
 800c9e6:	60fb      	str	r3, [r7, #12]
 800c9e8:	e007      	b.n	800c9fa <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d002      	beq.n	800c9fa <osDelay+0x2c>
      vTaskDelay(ticks);
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f001 ff63 	bl	800e8c0 <vTaskDelay>
    }
  }

  return (stat);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3710      	adds	r7, #16
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b086      	sub	sp, #24
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca0c:	f3ef 8305 	mrs	r3, IPSR
 800ca10:	60fb      	str	r3, [r7, #12]
  return(result);
 800ca12:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d003      	beq.n	800ca20 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800ca18:	f06f 0305 	mvn.w	r3, #5
 800ca1c:	617b      	str	r3, [r7, #20]
 800ca1e:	e019      	b.n	800ca54 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800ca20:	2300      	movs	r3, #0
 800ca22:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800ca24:	f002 f892 	bl	800eb4c <xTaskGetTickCount>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	687a      	ldr	r2, [r7, #4]
 800ca30:	1ad3      	subs	r3, r2, r3
 800ca32:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d009      	beq.n	800ca4e <osDelayUntil+0x4a>
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	db06      	blt.n	800ca4e <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800ca40:	f107 0308 	add.w	r3, r7, #8
 800ca44:	6939      	ldr	r1, [r7, #16]
 800ca46:	4618      	mov	r0, r3
 800ca48:	f001 febc 	bl	800e7c4 <vTaskDelayUntil>
 800ca4c:	e002      	b.n	800ca54 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800ca4e:	f06f 0303 	mvn.w	r3, #3
 800ca52:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ca54:	697b      	ldr	r3, [r7, #20]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3718      	adds	r7, #24
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}

0800ca5e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800ca5e:	b580      	push	{r7, lr}
 800ca60:	b086      	sub	sp, #24
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800ca66:	2300      	movs	r3, #0
 800ca68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca6a:	f3ef 8305 	mrs	r3, IPSR
 800ca6e:	60fb      	str	r3, [r7, #12]
  return(result);
 800ca70:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d12d      	bne.n	800cad2 <osEventFlagsNew+0x74>
    mem = -1;
 800ca76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ca7a:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d015      	beq.n	800caae <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	689b      	ldr	r3, [r3, #8]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d006      	beq.n	800ca98 <osEventFlagsNew+0x3a>
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	68db      	ldr	r3, [r3, #12]
 800ca8e:	2b1f      	cmp	r3, #31
 800ca90:	d902      	bls.n	800ca98 <osEventFlagsNew+0x3a>
        mem = 1;
 800ca92:	2301      	movs	r3, #1
 800ca94:	613b      	str	r3, [r7, #16]
 800ca96:	e00c      	b.n	800cab2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	689b      	ldr	r3, [r3, #8]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d108      	bne.n	800cab2 <osEventFlagsNew+0x54>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	68db      	ldr	r3, [r3, #12]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d104      	bne.n	800cab2 <osEventFlagsNew+0x54>
          mem = 0;
 800caa8:	2300      	movs	r3, #0
 800caaa:	613b      	str	r3, [r7, #16]
 800caac:	e001      	b.n	800cab2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800caae:	2300      	movs	r3, #0
 800cab0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d106      	bne.n	800cac6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	689b      	ldr	r3, [r3, #8]
 800cabc:	4618      	mov	r0, r3
 800cabe:	f000 fa2f 	bl	800cf20 <xEventGroupCreateStatic>
 800cac2:	6178      	str	r0, [r7, #20]
 800cac4:	e005      	b.n	800cad2 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d102      	bne.n	800cad2 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800cacc:	f000 fa5f 	bl	800cf8e <xEventGroupCreate>
 800cad0:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800cad2:	697b      	ldr	r3, [r7, #20]
}
 800cad4:	4618      	mov	r0, r3
 800cad6:	3718      	adds	r7, #24
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}

0800cadc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800cadc:	b580      	push	{r7, lr}
 800cade:	b086      	sub	sp, #24
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d004      	beq.n	800cafa <osEventFlagsSet+0x1e>
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d003      	beq.n	800cb02 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 800cafa:	f06f 0303 	mvn.w	r3, #3
 800cafe:	617b      	str	r3, [r7, #20]
 800cb00:	e028      	b.n	800cb54 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb02:	f3ef 8305 	mrs	r3, IPSR
 800cb06:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb08:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d01d      	beq.n	800cb4a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800cb12:	f107 0308 	add.w	r3, r7, #8
 800cb16:	461a      	mov	r2, r3
 800cb18:	6839      	ldr	r1, [r7, #0]
 800cb1a:	6938      	ldr	r0, [r7, #16]
 800cb1c:	f000 fbda 	bl	800d2d4 <xEventGroupSetBitsFromISR>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d103      	bne.n	800cb2e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800cb26:	f06f 0302 	mvn.w	r3, #2
 800cb2a:	617b      	str	r3, [r7, #20]
 800cb2c:	e012      	b.n	800cb54 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d00d      	beq.n	800cb54 <osEventFlagsSet+0x78>
 800cb38:	4b09      	ldr	r3, [pc, #36]	; (800cb60 <osEventFlagsSet+0x84>)
 800cb3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb3e:	601a      	str	r2, [r3, #0]
 800cb40:	f3bf 8f4f 	dsb	sy
 800cb44:	f3bf 8f6f 	isb	sy
 800cb48:	e004      	b.n	800cb54 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800cb4a:	6839      	ldr	r1, [r7, #0]
 800cb4c:	6938      	ldr	r0, [r7, #16]
 800cb4e:	f000 fb07 	bl	800d160 <xEventGroupSetBits>
 800cb52:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800cb54:	697b      	ldr	r3, [r7, #20]
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3718      	adds	r7, #24
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}
 800cb5e:	bf00      	nop
 800cb60:	e000ed04 	.word	0xe000ed04

0800cb64 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b08c      	sub	sp, #48	; 0x30
 800cb68:	af02      	add	r7, sp, #8
 800cb6a:	60f8      	str	r0, [r7, #12]
 800cb6c:	60b9      	str	r1, [r7, #8]
 800cb6e:	607a      	str	r2, [r7, #4]
 800cb70:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d004      	beq.n	800cb86 <osEventFlagsWait+0x22>
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d003      	beq.n	800cb8e <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800cb86:	f06f 0303 	mvn.w	r3, #3
 800cb8a:	61fb      	str	r3, [r7, #28]
 800cb8c:	e04b      	b.n	800cc26 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb8e:	f3ef 8305 	mrs	r3, IPSR
 800cb92:	617b      	str	r3, [r7, #20]
  return(result);
 800cb94:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d003      	beq.n	800cba2 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800cb9a:	f06f 0305 	mvn.w	r3, #5
 800cb9e:	61fb      	str	r3, [r7, #28]
 800cba0:	e041      	b.n	800cc26 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f003 0301 	and.w	r3, r3, #1
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d002      	beq.n	800cbb2 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800cbac:	2301      	movs	r3, #1
 800cbae:	627b      	str	r3, [r7, #36]	; 0x24
 800cbb0:	e001      	b.n	800cbb6 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f003 0302 	and.w	r3, r3, #2
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d002      	beq.n	800cbc6 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	623b      	str	r3, [r7, #32]
 800cbc4:	e001      	b.n	800cbca <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	9300      	str	r3, [sp, #0]
 800cbce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbd0:	6a3a      	ldr	r2, [r7, #32]
 800cbd2:	68b9      	ldr	r1, [r7, #8]
 800cbd4:	69b8      	ldr	r0, [r7, #24]
 800cbd6:	f000 f9f5 	bl	800cfc4 <xEventGroupWaitBits>
 800cbda:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f003 0301 	and.w	r3, r3, #1
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d010      	beq.n	800cc08 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800cbe6:	68ba      	ldr	r2, [r7, #8]
 800cbe8:	69fb      	ldr	r3, [r7, #28]
 800cbea:	4013      	ands	r3, r2
 800cbec:	68ba      	ldr	r2, [r7, #8]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d019      	beq.n	800cc26 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d003      	beq.n	800cc00 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800cbf8:	f06f 0301 	mvn.w	r3, #1
 800cbfc:	61fb      	str	r3, [r7, #28]
 800cbfe:	e012      	b.n	800cc26 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800cc00:	f06f 0302 	mvn.w	r3, #2
 800cc04:	61fb      	str	r3, [r7, #28]
 800cc06:	e00e      	b.n	800cc26 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800cc08:	68ba      	ldr	r2, [r7, #8]
 800cc0a:	69fb      	ldr	r3, [r7, #28]
 800cc0c:	4013      	ands	r3, r2
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d109      	bne.n	800cc26 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d003      	beq.n	800cc20 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800cc18:	f06f 0301 	mvn.w	r3, #1
 800cc1c:	61fb      	str	r3, [r7, #28]
 800cc1e:	e002      	b.n	800cc26 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800cc20:	f06f 0302 	mvn.w	r3, #2
 800cc24:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800cc26:	69fb      	ldr	r3, [r7, #28]
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3728      	adds	r7, #40	; 0x28
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}

0800cc30 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b08a      	sub	sp, #40	; 0x28
 800cc34:	af02      	add	r7, sp, #8
 800cc36:	60f8      	str	r0, [r7, #12]
 800cc38:	60b9      	str	r1, [r7, #8]
 800cc3a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc40:	f3ef 8305 	mrs	r3, IPSR
 800cc44:	613b      	str	r3, [r7, #16]
  return(result);
 800cc46:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d175      	bne.n	800cd38 <osSemaphoreNew+0x108>
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d072      	beq.n	800cd38 <osSemaphoreNew+0x108>
 800cc52:	68ba      	ldr	r2, [r7, #8]
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d86e      	bhi.n	800cd38 <osSemaphoreNew+0x108>
    mem = -1;
 800cc5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cc5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d015      	beq.n	800cc92 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	689b      	ldr	r3, [r3, #8]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d006      	beq.n	800cc7c <osSemaphoreNew+0x4c>
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	68db      	ldr	r3, [r3, #12]
 800cc72:	2b4f      	cmp	r3, #79	; 0x4f
 800cc74:	d902      	bls.n	800cc7c <osSemaphoreNew+0x4c>
        mem = 1;
 800cc76:	2301      	movs	r3, #1
 800cc78:	61bb      	str	r3, [r7, #24]
 800cc7a:	e00c      	b.n	800cc96 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	689b      	ldr	r3, [r3, #8]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d108      	bne.n	800cc96 <osSemaphoreNew+0x66>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	68db      	ldr	r3, [r3, #12]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d104      	bne.n	800cc96 <osSemaphoreNew+0x66>
          mem = 0;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	61bb      	str	r3, [r7, #24]
 800cc90:	e001      	b.n	800cc96 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800cc92:	2300      	movs	r3, #0
 800cc94:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc9c:	d04c      	beq.n	800cd38 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	2b01      	cmp	r3, #1
 800cca2:	d128      	bne.n	800ccf6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800cca4:	69bb      	ldr	r3, [r7, #24]
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d10a      	bne.n	800ccc0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	689b      	ldr	r3, [r3, #8]
 800ccae:	2203      	movs	r2, #3
 800ccb0:	9200      	str	r2, [sp, #0]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	2100      	movs	r1, #0
 800ccb6:	2001      	movs	r0, #1
 800ccb8:	f000 fc3c 	bl	800d534 <xQueueGenericCreateStatic>
 800ccbc:	61f8      	str	r0, [r7, #28]
 800ccbe:	e005      	b.n	800cccc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ccc0:	2203      	movs	r2, #3
 800ccc2:	2100      	movs	r1, #0
 800ccc4:	2001      	movs	r0, #1
 800ccc6:	f000 fcad 	bl	800d624 <xQueueGenericCreate>
 800ccca:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800cccc:	69fb      	ldr	r3, [r7, #28]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d022      	beq.n	800cd18 <osSemaphoreNew+0xe8>
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d01f      	beq.n	800cd18 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ccd8:	2300      	movs	r3, #0
 800ccda:	2200      	movs	r2, #0
 800ccdc:	2100      	movs	r1, #0
 800ccde:	69f8      	ldr	r0, [r7, #28]
 800cce0:	f000 fd68 	bl	800d7b4 <xQueueGenericSend>
 800cce4:	4603      	mov	r3, r0
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	d016      	beq.n	800cd18 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ccea:	69f8      	ldr	r0, [r7, #28]
 800ccec:	f001 f9f4 	bl	800e0d8 <vQueueDelete>
            hSemaphore = NULL;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	61fb      	str	r3, [r7, #28]
 800ccf4:	e010      	b.n	800cd18 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800ccf6:	69bb      	ldr	r3, [r7, #24]
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d108      	bne.n	800cd0e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	689b      	ldr	r3, [r3, #8]
 800cd00:	461a      	mov	r2, r3
 800cd02:	68b9      	ldr	r1, [r7, #8]
 800cd04:	68f8      	ldr	r0, [r7, #12]
 800cd06:	f000 fcea 	bl	800d6de <xQueueCreateCountingSemaphoreStatic>
 800cd0a:	61f8      	str	r0, [r7, #28]
 800cd0c:	e004      	b.n	800cd18 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800cd0e:	68b9      	ldr	r1, [r7, #8]
 800cd10:	68f8      	ldr	r0, [r7, #12]
 800cd12:	f000 fd1b 	bl	800d74c <xQueueCreateCountingSemaphore>
 800cd16:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d00c      	beq.n	800cd38 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d003      	beq.n	800cd2c <osSemaphoreNew+0xfc>
          name = attr->name;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	617b      	str	r3, [r7, #20]
 800cd2a:	e001      	b.n	800cd30 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800cd30:	6979      	ldr	r1, [r7, #20]
 800cd32:	69f8      	ldr	r0, [r7, #28]
 800cd34:	f001 fb1c 	bl	800e370 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800cd38:	69fb      	ldr	r3, [r7, #28]
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3720      	adds	r7, #32
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
	...

0800cd44 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b086      	sub	sp, #24
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cd56:	693b      	ldr	r3, [r7, #16]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d103      	bne.n	800cd64 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800cd5c:	f06f 0303 	mvn.w	r3, #3
 800cd60:	617b      	str	r3, [r7, #20]
 800cd62:	e039      	b.n	800cdd8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd64:	f3ef 8305 	mrs	r3, IPSR
 800cd68:	60fb      	str	r3, [r7, #12]
  return(result);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d022      	beq.n	800cdb6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800cd76:	f06f 0303 	mvn.w	r3, #3
 800cd7a:	617b      	str	r3, [r7, #20]
 800cd7c:	e02c      	b.n	800cdd8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800cd7e:	2300      	movs	r3, #0
 800cd80:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800cd82:	f107 0308 	add.w	r3, r7, #8
 800cd86:	461a      	mov	r2, r3
 800cd88:	2100      	movs	r1, #0
 800cd8a:	6938      	ldr	r0, [r7, #16]
 800cd8c:	f001 f924 	bl	800dfd8 <xQueueReceiveFromISR>
 800cd90:	4603      	mov	r3, r0
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	d003      	beq.n	800cd9e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800cd96:	f06f 0302 	mvn.w	r3, #2
 800cd9a:	617b      	str	r3, [r7, #20]
 800cd9c:	e01c      	b.n	800cdd8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d019      	beq.n	800cdd8 <osSemaphoreAcquire+0x94>
 800cda4:	4b0f      	ldr	r3, [pc, #60]	; (800cde4 <osSemaphoreAcquire+0xa0>)
 800cda6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdaa:	601a      	str	r2, [r3, #0]
 800cdac:	f3bf 8f4f 	dsb	sy
 800cdb0:	f3bf 8f6f 	isb	sy
 800cdb4:	e010      	b.n	800cdd8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800cdb6:	6839      	ldr	r1, [r7, #0]
 800cdb8:	6938      	ldr	r0, [r7, #16]
 800cdba:	f001 f801 	bl	800ddc0 <xQueueSemaphoreTake>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	2b01      	cmp	r3, #1
 800cdc2:	d009      	beq.n	800cdd8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d003      	beq.n	800cdd2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800cdca:	f06f 0301 	mvn.w	r3, #1
 800cdce:	617b      	str	r3, [r7, #20]
 800cdd0:	e002      	b.n	800cdd8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800cdd2:	f06f 0302 	mvn.w	r3, #2
 800cdd6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800cdd8:	697b      	ldr	r3, [r7, #20]
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3718      	adds	r7, #24
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}
 800cde2:	bf00      	nop
 800cde4:	e000ed04 	.word	0xe000ed04

0800cde8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b086      	sub	sp, #24
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d103      	bne.n	800ce06 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800cdfe:	f06f 0303 	mvn.w	r3, #3
 800ce02:	617b      	str	r3, [r7, #20]
 800ce04:	e02c      	b.n	800ce60 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce06:	f3ef 8305 	mrs	r3, IPSR
 800ce0a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d01a      	beq.n	800ce48 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ce12:	2300      	movs	r3, #0
 800ce14:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ce16:	f107 0308 	add.w	r3, r7, #8
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	6938      	ldr	r0, [r7, #16]
 800ce1e:	f000 fe62 	bl	800dae6 <xQueueGiveFromISR>
 800ce22:	4603      	mov	r3, r0
 800ce24:	2b01      	cmp	r3, #1
 800ce26:	d003      	beq.n	800ce30 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ce28:	f06f 0302 	mvn.w	r3, #2
 800ce2c:	617b      	str	r3, [r7, #20]
 800ce2e:	e017      	b.n	800ce60 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d014      	beq.n	800ce60 <osSemaphoreRelease+0x78>
 800ce36:	4b0d      	ldr	r3, [pc, #52]	; (800ce6c <osSemaphoreRelease+0x84>)
 800ce38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce3c:	601a      	str	r2, [r3, #0]
 800ce3e:	f3bf 8f4f 	dsb	sy
 800ce42:	f3bf 8f6f 	isb	sy
 800ce46:	e00b      	b.n	800ce60 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ce48:	2300      	movs	r3, #0
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	2100      	movs	r1, #0
 800ce4e:	6938      	ldr	r0, [r7, #16]
 800ce50:	f000 fcb0 	bl	800d7b4 <xQueueGenericSend>
 800ce54:	4603      	mov	r3, r0
 800ce56:	2b01      	cmp	r3, #1
 800ce58:	d002      	beq.n	800ce60 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800ce5a:	f06f 0302 	mvn.w	r3, #2
 800ce5e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ce60:	697b      	ldr	r3, [r7, #20]
}
 800ce62:	4618      	mov	r0, r3
 800ce64:	3718      	adds	r7, #24
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd80      	pop	{r7, pc}
 800ce6a:	bf00      	nop
 800ce6c:	e000ed04 	.word	0xe000ed04

0800ce70 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b086      	sub	sp, #24
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce7c:	f3ef 8305 	mrs	r3, IPSR
 800ce80:	60fb      	str	r3, [r7, #12]
  return(result);
 800ce82:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d003      	beq.n	800ce90 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800ce88:	f06f 0305 	mvn.w	r3, #5
 800ce8c:	617b      	str	r3, [r7, #20]
 800ce8e:	e00e      	b.n	800ceae <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d103      	bne.n	800ce9e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800ce96:	f06f 0303 	mvn.w	r3, #3
 800ce9a:	617b      	str	r3, [r7, #20]
 800ce9c:	e007      	b.n	800ceae <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800ce9e:	6938      	ldr	r0, [r7, #16]
 800cea0:	f001 fa90 	bl	800e3c4 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800cea4:	2300      	movs	r3, #0
 800cea6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800cea8:	6938      	ldr	r0, [r7, #16]
 800ceaa:	f001 f915 	bl	800e0d8 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800ceae:	697b      	ldr	r3, [r7, #20]
}
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	3718      	adds	r7, #24
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	bd80      	pop	{r7, pc}

0800ceb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ceb8:	b480      	push	{r7}
 800ceba:	b085      	sub	sp, #20
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	60f8      	str	r0, [r7, #12]
 800cec0:	60b9      	str	r1, [r7, #8]
 800cec2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	4a07      	ldr	r2, [pc, #28]	; (800cee4 <vApplicationGetIdleTaskMemory+0x2c>)
 800cec8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ceca:	68bb      	ldr	r3, [r7, #8]
 800cecc:	4a06      	ldr	r2, [pc, #24]	; (800cee8 <vApplicationGetIdleTaskMemory+0x30>)
 800cece:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2280      	movs	r2, #128	; 0x80
 800ced4:	601a      	str	r2, [r3, #0]
}
 800ced6:	bf00      	nop
 800ced8:	3714      	adds	r7, #20
 800ceda:	46bd      	mov	sp, r7
 800cedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee0:	4770      	bx	lr
 800cee2:	bf00      	nop
 800cee4:	2000017c 	.word	0x2000017c
 800cee8:	200001d8 	.word	0x200001d8

0800ceec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ceec:	b480      	push	{r7}
 800ceee:	b085      	sub	sp, #20
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	4a07      	ldr	r2, [pc, #28]	; (800cf18 <vApplicationGetTimerTaskMemory+0x2c>)
 800cefc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cefe:	68bb      	ldr	r3, [r7, #8]
 800cf00:	4a06      	ldr	r2, [pc, #24]	; (800cf1c <vApplicationGetTimerTaskMemory+0x30>)
 800cf02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cf0a:	601a      	str	r2, [r3, #0]
}
 800cf0c:	bf00      	nop
 800cf0e:	3714      	adds	r7, #20
 800cf10:	46bd      	mov	sp, r7
 800cf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf16:	4770      	bx	lr
 800cf18:	200003d8 	.word	0x200003d8
 800cf1c:	20000434 	.word	0x20000434

0800cf20 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b086      	sub	sp, #24
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d10a      	bne.n	800cf44 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cf2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf32:	f383 8811 	msr	BASEPRI, r3
 800cf36:	f3bf 8f6f 	isb	sy
 800cf3a:	f3bf 8f4f 	dsb	sy
 800cf3e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800cf40:	bf00      	nop
 800cf42:	e7fe      	b.n	800cf42 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800cf44:	2320      	movs	r3, #32
 800cf46:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	2b20      	cmp	r3, #32
 800cf4c:	d00a      	beq.n	800cf64 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800cf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf52:	f383 8811 	msr	BASEPRI, r3
 800cf56:	f3bf 8f6f 	isb	sy
 800cf5a:	f3bf 8f4f 	dsb	sy
 800cf5e:	60fb      	str	r3, [r7, #12]
}
 800cf60:	bf00      	nop
 800cf62:	e7fe      	b.n	800cf62 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d00a      	beq.n	800cf84 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	2200      	movs	r2, #0
 800cf72:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800cf74:	697b      	ldr	r3, [r7, #20]
 800cf76:	3304      	adds	r3, #4
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f000 f9bf 	bl	800d2fc <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800cf7e:	697b      	ldr	r3, [r7, #20]
 800cf80:	2201      	movs	r2, #1
 800cf82:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800cf84:	697b      	ldr	r3, [r7, #20]
	}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3718      	adds	r7, #24
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}

0800cf8e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800cf8e:	b580      	push	{r7, lr}
 800cf90:	b082      	sub	sp, #8
 800cf92:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800cf94:	2020      	movs	r0, #32
 800cf96:	f003 f96f 	bl	8010278 <pvPortMalloc>
 800cf9a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d00a      	beq.n	800cfb8 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	3304      	adds	r3, #4
 800cfac:	4618      	mov	r0, r3
 800cfae:	f000 f9a5 	bl	800d2fc <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800cfb8:	687b      	ldr	r3, [r7, #4]
	}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3708      	adds	r7, #8
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}
	...

0800cfc4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b090      	sub	sp, #64	; 0x40
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	607a      	str	r2, [r7, #4]
 800cfd0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800cfda:	2300      	movs	r3, #0
 800cfdc:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d10a      	bne.n	800cffa <xEventGroupWaitBits+0x36>
	__asm volatile
 800cfe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe8:	f383 8811 	msr	BASEPRI, r3
 800cfec:	f3bf 8f6f 	isb	sy
 800cff0:	f3bf 8f4f 	dsb	sy
 800cff4:	623b      	str	r3, [r7, #32]
}
 800cff6:	bf00      	nop
 800cff8:	e7fe      	b.n	800cff8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800d000:	2b00      	cmp	r3, #0
 800d002:	d00a      	beq.n	800d01a <xEventGroupWaitBits+0x56>
	__asm volatile
 800d004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d008:	f383 8811 	msr	BASEPRI, r3
 800d00c:	f3bf 8f6f 	isb	sy
 800d010:	f3bf 8f4f 	dsb	sy
 800d014:	61fb      	str	r3, [r7, #28]
}
 800d016:	bf00      	nop
 800d018:	e7fe      	b.n	800d018 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d10a      	bne.n	800d036 <xEventGroupWaitBits+0x72>
	__asm volatile
 800d020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d024:	f383 8811 	msr	BASEPRI, r3
 800d028:	f3bf 8f6f 	isb	sy
 800d02c:	f3bf 8f4f 	dsb	sy
 800d030:	61bb      	str	r3, [r7, #24]
}
 800d032:	bf00      	nop
 800d034:	e7fe      	b.n	800d034 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d036:	f002 f96f 	bl	800f318 <xTaskGetSchedulerState>
 800d03a:	4603      	mov	r3, r0
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d102      	bne.n	800d046 <xEventGroupWaitBits+0x82>
 800d040:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d042:	2b00      	cmp	r3, #0
 800d044:	d101      	bne.n	800d04a <xEventGroupWaitBits+0x86>
 800d046:	2301      	movs	r3, #1
 800d048:	e000      	b.n	800d04c <xEventGroupWaitBits+0x88>
 800d04a:	2300      	movs	r3, #0
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d10a      	bne.n	800d066 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800d050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d054:	f383 8811 	msr	BASEPRI, r3
 800d058:	f3bf 8f6f 	isb	sy
 800d05c:	f3bf 8f4f 	dsb	sy
 800d060:	617b      	str	r3, [r7, #20]
}
 800d062:	bf00      	nop
 800d064:	e7fe      	b.n	800d064 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800d066:	f001 fcc5 	bl	800e9f4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800d06a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800d070:	683a      	ldr	r2, [r7, #0]
 800d072:	68b9      	ldr	r1, [r7, #8]
 800d074:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d076:	f000 f90b 	bl	800d290 <prvTestWaitCondition>
 800d07a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800d07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d00e      	beq.n	800d0a0 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800d082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d084:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800d086:	2300      	movs	r3, #0
 800d088:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d028      	beq.n	800d0e2 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800d090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	43db      	mvns	r3, r3
 800d098:	401a      	ands	r2, r3
 800d09a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d09c:	601a      	str	r2, [r3, #0]
 800d09e:	e020      	b.n	800d0e2 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800d0a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d104      	bne.n	800d0b0 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800d0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0a8:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	633b      	str	r3, [r7, #48]	; 0x30
 800d0ae:	e018      	b.n	800d0e2 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d003      	beq.n	800d0be <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800d0b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d0bc:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d003      	beq.n	800d0cc <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800d0c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d0ca:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800d0cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0ce:	1d18      	adds	r0, r3, #4
 800d0d0:	68ba      	ldr	r2, [r7, #8]
 800d0d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0d4:	4313      	orrs	r3, r2
 800d0d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0d8:	4619      	mov	r1, r3
 800d0da:	f001 fe95 	bl	800ee08 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800d0de:	2300      	movs	r3, #0
 800d0e0:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800d0e2:	f001 fc95 	bl	800ea10 <xTaskResumeAll>
 800d0e6:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800d0e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d031      	beq.n	800d152 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800d0ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d107      	bne.n	800d104 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800d0f4:	4b19      	ldr	r3, [pc, #100]	; (800d15c <xEventGroupWaitBits+0x198>)
 800d0f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0fa:	601a      	str	r2, [r3, #0]
 800d0fc:	f3bf 8f4f 	dsb	sy
 800d100:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800d104:	f002 fa7e 	bl	800f604 <uxTaskResetEventItemValue>
 800d108:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800d10a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d10c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d110:	2b00      	cmp	r3, #0
 800d112:	d11a      	bne.n	800d14a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800d114:	f002 ff8e 	bl	8010034 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800d118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800d11e:	683a      	ldr	r2, [r7, #0]
 800d120:	68b9      	ldr	r1, [r7, #8]
 800d122:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d124:	f000 f8b4 	bl	800d290 <prvTestWaitCondition>
 800d128:	4603      	mov	r3, r0
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d009      	beq.n	800d142 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d006      	beq.n	800d142 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800d134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d136:	681a      	ldr	r2, [r3, #0]
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	43db      	mvns	r3, r3
 800d13c:	401a      	ands	r2, r3
 800d13e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d140:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800d142:	2301      	movs	r3, #1
 800d144:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800d146:	f002 ffa5 	bl	8010094 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800d14a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d14c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d150:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800d152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d154:	4618      	mov	r0, r3
 800d156:	3740      	adds	r7, #64	; 0x40
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}
 800d15c:	e000ed04 	.word	0xe000ed04

0800d160 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b08e      	sub	sp, #56	; 0x38
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800d16a:	2300      	movs	r3, #0
 800d16c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800d172:	2300      	movs	r3, #0
 800d174:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d10a      	bne.n	800d192 <xEventGroupSetBits+0x32>
	__asm volatile
 800d17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d180:	f383 8811 	msr	BASEPRI, r3
 800d184:	f3bf 8f6f 	isb	sy
 800d188:	f3bf 8f4f 	dsb	sy
 800d18c:	613b      	str	r3, [r7, #16]
}
 800d18e:	bf00      	nop
 800d190:	e7fe      	b.n	800d190 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d00a      	beq.n	800d1b2 <xEventGroupSetBits+0x52>
	__asm volatile
 800d19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a0:	f383 8811 	msr	BASEPRI, r3
 800d1a4:	f3bf 8f6f 	isb	sy
 800d1a8:	f3bf 8f4f 	dsb	sy
 800d1ac:	60fb      	str	r3, [r7, #12]
}
 800d1ae:	bf00      	nop
 800d1b0:	e7fe      	b.n	800d1b0 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800d1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1b4:	3304      	adds	r3, #4
 800d1b6:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ba:	3308      	adds	r3, #8
 800d1bc:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800d1be:	f001 fc19 	bl	800e9f4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800d1c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c4:	68db      	ldr	r3, [r3, #12]
 800d1c6:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800d1c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	431a      	orrs	r2, r3
 800d1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1d2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800d1d4:	e03c      	b.n	800d250 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800d1d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1d8:	685b      	ldr	r3, [r3, #4]
 800d1da:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800d1dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800d1e6:	69bb      	ldr	r3, [r7, #24]
 800d1e8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800d1ec:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800d1ee:	69bb      	ldr	r3, [r7, #24]
 800d1f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d1f4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800d1f6:	697b      	ldr	r3, [r7, #20]
 800d1f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d108      	bne.n	800d212 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800d200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d202:	681a      	ldr	r2, [r3, #0]
 800d204:	69bb      	ldr	r3, [r7, #24]
 800d206:	4013      	ands	r3, r2
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d00b      	beq.n	800d224 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800d20c:	2301      	movs	r3, #1
 800d20e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d210:	e008      	b.n	800d224 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800d212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d214:	681a      	ldr	r2, [r3, #0]
 800d216:	69bb      	ldr	r3, [r7, #24]
 800d218:	4013      	ands	r3, r2
 800d21a:	69ba      	ldr	r2, [r7, #24]
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d101      	bne.n	800d224 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800d220:	2301      	movs	r3, #1
 800d222:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800d224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d226:	2b00      	cmp	r3, #0
 800d228:	d010      	beq.n	800d24c <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d230:	2b00      	cmp	r3, #0
 800d232:	d003      	beq.n	800d23c <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800d234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d236:	69bb      	ldr	r3, [r7, #24]
 800d238:	4313      	orrs	r3, r2
 800d23a:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800d23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d244:	4619      	mov	r1, r3
 800d246:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d248:	f001 feaa 	bl	800efa0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800d24c:	69fb      	ldr	r3, [r7, #28]
 800d24e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800d250:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d252:	6a3b      	ldr	r3, [r7, #32]
 800d254:	429a      	cmp	r2, r3
 800d256:	d1be      	bne.n	800d1d6 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800d258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d25a:	681a      	ldr	r2, [r3, #0]
 800d25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d25e:	43db      	mvns	r3, r3
 800d260:	401a      	ands	r2, r3
 800d262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d264:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800d266:	f001 fbd3 	bl	800ea10 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800d26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d26c:	681b      	ldr	r3, [r3, #0]
}
 800d26e:	4618      	mov	r0, r3
 800d270:	3738      	adds	r7, #56	; 0x38
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}

0800d276 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800d276:	b580      	push	{r7, lr}
 800d278:	b082      	sub	sp, #8
 800d27a:	af00      	add	r7, sp, #0
 800d27c:	6078      	str	r0, [r7, #4]
 800d27e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800d280:	6839      	ldr	r1, [r7, #0]
 800d282:	6878      	ldr	r0, [r7, #4]
 800d284:	f7ff ff6c 	bl	800d160 <xEventGroupSetBits>
}
 800d288:	bf00      	nop
 800d28a:	3708      	adds	r7, #8
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}

0800d290 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800d290:	b480      	push	{r7}
 800d292:	b087      	sub	sp, #28
 800d294:	af00      	add	r7, sp, #0
 800d296:	60f8      	str	r0, [r7, #12]
 800d298:	60b9      	str	r1, [r7, #8]
 800d29a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800d29c:	2300      	movs	r3, #0
 800d29e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d107      	bne.n	800d2b6 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	4013      	ands	r3, r2
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d00a      	beq.n	800d2c6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	617b      	str	r3, [r7, #20]
 800d2b4:	e007      	b.n	800d2c6 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800d2b6:	68fa      	ldr	r2, [r7, #12]
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	4013      	ands	r3, r2
 800d2bc:	68ba      	ldr	r2, [r7, #8]
 800d2be:	429a      	cmp	r2, r3
 800d2c0:	d101      	bne.n	800d2c6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800d2c2:	2301      	movs	r3, #1
 800d2c4:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800d2c6:	697b      	ldr	r3, [r7, #20]
}
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	371c      	adds	r7, #28
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr

0800d2d4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b086      	sub	sp, #24
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	60b9      	str	r1, [r7, #8]
 800d2de:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	68ba      	ldr	r2, [r7, #8]
 800d2e4:	68f9      	ldr	r1, [r7, #12]
 800d2e6:	4804      	ldr	r0, [pc, #16]	; (800d2f8 <xEventGroupSetBitsFromISR+0x24>)
 800d2e8:	f002 fd5a 	bl	800fda0 <xTimerPendFunctionCallFromISR>
 800d2ec:	6178      	str	r0, [r7, #20]

		return xReturn;
 800d2ee:	697b      	ldr	r3, [r7, #20]
	}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3718      	adds	r7, #24
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}
 800d2f8:	0800d277 	.word	0x0800d277

0800d2fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b083      	sub	sp, #12
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f103 0208 	add.w	r2, r3, #8
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d314:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f103 0208 	add.w	r2, r3, #8
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	f103 0208 	add.w	r2, r3, #8
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	2200      	movs	r2, #0
 800d32e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d330:	bf00      	nop
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr

0800d33c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2200      	movs	r2, #0
 800d348:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d34a:	bf00      	nop
 800d34c:	370c      	adds	r7, #12
 800d34e:	46bd      	mov	sp, r7
 800d350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d354:	4770      	bx	lr

0800d356 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d356:	b480      	push	{r7}
 800d358:	b085      	sub	sp, #20
 800d35a:	af00      	add	r7, sp, #0
 800d35c:	6078      	str	r0, [r7, #4]
 800d35e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	68fa      	ldr	r2, [r7, #12]
 800d36a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	689a      	ldr	r2, [r3, #8]
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	689b      	ldr	r3, [r3, #8]
 800d378:	683a      	ldr	r2, [r7, #0]
 800d37a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	683a      	ldr	r2, [r7, #0]
 800d380:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	687a      	ldr	r2, [r7, #4]
 800d386:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	1c5a      	adds	r2, r3, #1
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	601a      	str	r2, [r3, #0]
}
 800d392:	bf00      	nop
 800d394:	3714      	adds	r7, #20
 800d396:	46bd      	mov	sp, r7
 800d398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39c:	4770      	bx	lr

0800d39e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d39e:	b480      	push	{r7}
 800d3a0:	b085      	sub	sp, #20
 800d3a2:	af00      	add	r7, sp, #0
 800d3a4:	6078      	str	r0, [r7, #4]
 800d3a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d3ae:	68bb      	ldr	r3, [r7, #8]
 800d3b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d3b4:	d103      	bne.n	800d3be <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	691b      	ldr	r3, [r3, #16]
 800d3ba:	60fb      	str	r3, [r7, #12]
 800d3bc:	e00c      	b.n	800d3d8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	3308      	adds	r3, #8
 800d3c2:	60fb      	str	r3, [r7, #12]
 800d3c4:	e002      	b.n	800d3cc <vListInsert+0x2e>
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	685b      	ldr	r3, [r3, #4]
 800d3ca:	60fb      	str	r3, [r7, #12]
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	68ba      	ldr	r2, [r7, #8]
 800d3d4:	429a      	cmp	r2, r3
 800d3d6:	d2f6      	bcs.n	800d3c6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	685a      	ldr	r2, [r3, #4]
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	685b      	ldr	r3, [r3, #4]
 800d3e4:	683a      	ldr	r2, [r7, #0]
 800d3e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	68fa      	ldr	r2, [r7, #12]
 800d3ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	683a      	ldr	r2, [r7, #0]
 800d3f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	687a      	ldr	r2, [r7, #4]
 800d3f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	1c5a      	adds	r2, r3, #1
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	601a      	str	r2, [r3, #0]
}
 800d404:	bf00      	nop
 800d406:	3714      	adds	r7, #20
 800d408:	46bd      	mov	sp, r7
 800d40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40e:	4770      	bx	lr

0800d410 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d410:	b480      	push	{r7}
 800d412:	b085      	sub	sp, #20
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	691b      	ldr	r3, [r3, #16]
 800d41c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	685b      	ldr	r3, [r3, #4]
 800d422:	687a      	ldr	r2, [r7, #4]
 800d424:	6892      	ldr	r2, [r2, #8]
 800d426:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	689b      	ldr	r3, [r3, #8]
 800d42c:	687a      	ldr	r2, [r7, #4]
 800d42e:	6852      	ldr	r2, [r2, #4]
 800d430:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	687a      	ldr	r2, [r7, #4]
 800d438:	429a      	cmp	r2, r3
 800d43a:	d103      	bne.n	800d444 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	689a      	ldr	r2, [r3, #8]
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2200      	movs	r2, #0
 800d448:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	1e5a      	subs	r2, r3, #1
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	681b      	ldr	r3, [r3, #0]
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3714      	adds	r7, #20
 800d45c:	46bd      	mov	sp, r7
 800d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d462:	4770      	bx	lr

0800d464 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b084      	sub	sp, #16
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
 800d46c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d10a      	bne.n	800d48e <xQueueGenericReset+0x2a>
	__asm volatile
 800d478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d47c:	f383 8811 	msr	BASEPRI, r3
 800d480:	f3bf 8f6f 	isb	sy
 800d484:	f3bf 8f4f 	dsb	sy
 800d488:	60bb      	str	r3, [r7, #8]
}
 800d48a:	bf00      	nop
 800d48c:	e7fe      	b.n	800d48c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d48e:	f002 fdd1 	bl	8010034 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681a      	ldr	r2, [r3, #0]
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d49a:	68f9      	ldr	r1, [r7, #12]
 800d49c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d49e:	fb01 f303 	mul.w	r3, r1, r3
 800d4a2:	441a      	add	r2, r3
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681a      	ldr	r2, [r3, #0]
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	681a      	ldr	r2, [r3, #0]
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4be:	3b01      	subs	r3, #1
 800d4c0:	68f9      	ldr	r1, [r7, #12]
 800d4c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d4c4:	fb01 f303 	mul.w	r3, r1, r3
 800d4c8:	441a      	add	r2, r3
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	22ff      	movs	r2, #255	; 0xff
 800d4d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	22ff      	movs	r2, #255	; 0xff
 800d4da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d114      	bne.n	800d50e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	691b      	ldr	r3, [r3, #16]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d01a      	beq.n	800d522 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	3310      	adds	r3, #16
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	f001 fcf1 	bl	800eed8 <xTaskRemoveFromEventList>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d012      	beq.n	800d522 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d4fc:	4b0c      	ldr	r3, [pc, #48]	; (800d530 <xQueueGenericReset+0xcc>)
 800d4fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d502:	601a      	str	r2, [r3, #0]
 800d504:	f3bf 8f4f 	dsb	sy
 800d508:	f3bf 8f6f 	isb	sy
 800d50c:	e009      	b.n	800d522 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	3310      	adds	r3, #16
 800d512:	4618      	mov	r0, r3
 800d514:	f7ff fef2 	bl	800d2fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	3324      	adds	r3, #36	; 0x24
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7ff feed 	bl	800d2fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d522:	f002 fdb7 	bl	8010094 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d526:	2301      	movs	r3, #1
}
 800d528:	4618      	mov	r0, r3
 800d52a:	3710      	adds	r7, #16
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}
 800d530:	e000ed04 	.word	0xe000ed04

0800d534 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d534:	b580      	push	{r7, lr}
 800d536:	b08e      	sub	sp, #56	; 0x38
 800d538:	af02      	add	r7, sp, #8
 800d53a:	60f8      	str	r0, [r7, #12]
 800d53c:	60b9      	str	r1, [r7, #8]
 800d53e:	607a      	str	r2, [r7, #4]
 800d540:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d10a      	bne.n	800d55e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d54c:	f383 8811 	msr	BASEPRI, r3
 800d550:	f3bf 8f6f 	isb	sy
 800d554:	f3bf 8f4f 	dsb	sy
 800d558:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d55a:	bf00      	nop
 800d55c:	e7fe      	b.n	800d55c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d10a      	bne.n	800d57a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d568:	f383 8811 	msr	BASEPRI, r3
 800d56c:	f3bf 8f6f 	isb	sy
 800d570:	f3bf 8f4f 	dsb	sy
 800d574:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d576:	bf00      	nop
 800d578:	e7fe      	b.n	800d578 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d002      	beq.n	800d586 <xQueueGenericCreateStatic+0x52>
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d001      	beq.n	800d58a <xQueueGenericCreateStatic+0x56>
 800d586:	2301      	movs	r3, #1
 800d588:	e000      	b.n	800d58c <xQueueGenericCreateStatic+0x58>
 800d58a:	2300      	movs	r3, #0
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d10a      	bne.n	800d5a6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d594:	f383 8811 	msr	BASEPRI, r3
 800d598:	f3bf 8f6f 	isb	sy
 800d59c:	f3bf 8f4f 	dsb	sy
 800d5a0:	623b      	str	r3, [r7, #32]
}
 800d5a2:	bf00      	nop
 800d5a4:	e7fe      	b.n	800d5a4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d102      	bne.n	800d5b2 <xQueueGenericCreateStatic+0x7e>
 800d5ac:	68bb      	ldr	r3, [r7, #8]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d101      	bne.n	800d5b6 <xQueueGenericCreateStatic+0x82>
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e000      	b.n	800d5b8 <xQueueGenericCreateStatic+0x84>
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d10a      	bne.n	800d5d2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c0:	f383 8811 	msr	BASEPRI, r3
 800d5c4:	f3bf 8f6f 	isb	sy
 800d5c8:	f3bf 8f4f 	dsb	sy
 800d5cc:	61fb      	str	r3, [r7, #28]
}
 800d5ce:	bf00      	nop
 800d5d0:	e7fe      	b.n	800d5d0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d5d2:	2350      	movs	r3, #80	; 0x50
 800d5d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	2b50      	cmp	r3, #80	; 0x50
 800d5da:	d00a      	beq.n	800d5f2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5e0:	f383 8811 	msr	BASEPRI, r3
 800d5e4:	f3bf 8f6f 	isb	sy
 800d5e8:	f3bf 8f4f 	dsb	sy
 800d5ec:	61bb      	str	r3, [r7, #24]
}
 800d5ee:	bf00      	nop
 800d5f0:	e7fe      	b.n	800d5f0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d5f2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d00d      	beq.n	800d61a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d5fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d600:	2201      	movs	r2, #1
 800d602:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d606:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d60a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d60c:	9300      	str	r3, [sp, #0]
 800d60e:	4613      	mov	r3, r2
 800d610:	687a      	ldr	r2, [r7, #4]
 800d612:	68b9      	ldr	r1, [r7, #8]
 800d614:	68f8      	ldr	r0, [r7, #12]
 800d616:	f000 f83f 	bl	800d698 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d61a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d61c:	4618      	mov	r0, r3
 800d61e:	3730      	adds	r7, #48	; 0x30
 800d620:	46bd      	mov	sp, r7
 800d622:	bd80      	pop	{r7, pc}

0800d624 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d624:	b580      	push	{r7, lr}
 800d626:	b08a      	sub	sp, #40	; 0x28
 800d628:	af02      	add	r7, sp, #8
 800d62a:	60f8      	str	r0, [r7, #12]
 800d62c:	60b9      	str	r1, [r7, #8]
 800d62e:	4613      	mov	r3, r2
 800d630:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d10a      	bne.n	800d64e <xQueueGenericCreate+0x2a>
	__asm volatile
 800d638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63c:	f383 8811 	msr	BASEPRI, r3
 800d640:	f3bf 8f6f 	isb	sy
 800d644:	f3bf 8f4f 	dsb	sy
 800d648:	613b      	str	r3, [r7, #16]
}
 800d64a:	bf00      	nop
 800d64c:	e7fe      	b.n	800d64c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	68ba      	ldr	r2, [r7, #8]
 800d652:	fb02 f303 	mul.w	r3, r2, r3
 800d656:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d658:	69fb      	ldr	r3, [r7, #28]
 800d65a:	3350      	adds	r3, #80	; 0x50
 800d65c:	4618      	mov	r0, r3
 800d65e:	f002 fe0b 	bl	8010278 <pvPortMalloc>
 800d662:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d664:	69bb      	ldr	r3, [r7, #24]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d011      	beq.n	800d68e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d66a:	69bb      	ldr	r3, [r7, #24]
 800d66c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	3350      	adds	r3, #80	; 0x50
 800d672:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d674:	69bb      	ldr	r3, [r7, #24]
 800d676:	2200      	movs	r2, #0
 800d678:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d67c:	79fa      	ldrb	r2, [r7, #7]
 800d67e:	69bb      	ldr	r3, [r7, #24]
 800d680:	9300      	str	r3, [sp, #0]
 800d682:	4613      	mov	r3, r2
 800d684:	697a      	ldr	r2, [r7, #20]
 800d686:	68b9      	ldr	r1, [r7, #8]
 800d688:	68f8      	ldr	r0, [r7, #12]
 800d68a:	f000 f805 	bl	800d698 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d68e:	69bb      	ldr	r3, [r7, #24]
	}
 800d690:	4618      	mov	r0, r3
 800d692:	3720      	adds	r7, #32
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}

0800d698 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b084      	sub	sp, #16
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	60f8      	str	r0, [r7, #12]
 800d6a0:	60b9      	str	r1, [r7, #8]
 800d6a2:	607a      	str	r2, [r7, #4]
 800d6a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d103      	bne.n	800d6b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	69ba      	ldr	r2, [r7, #24]
 800d6b0:	601a      	str	r2, [r3, #0]
 800d6b2:	e002      	b.n	800d6ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d6b4:	69bb      	ldr	r3, [r7, #24]
 800d6b6:	687a      	ldr	r2, [r7, #4]
 800d6b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d6ba:	69bb      	ldr	r3, [r7, #24]
 800d6bc:	68fa      	ldr	r2, [r7, #12]
 800d6be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	68ba      	ldr	r2, [r7, #8]
 800d6c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d6c6:	2101      	movs	r1, #1
 800d6c8:	69b8      	ldr	r0, [r7, #24]
 800d6ca:	f7ff fecb 	bl	800d464 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	78fa      	ldrb	r2, [r7, #3]
 800d6d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d6d6:	bf00      	nop
 800d6d8:	3710      	adds	r7, #16
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	bd80      	pop	{r7, pc}

0800d6de <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d6de:	b580      	push	{r7, lr}
 800d6e0:	b08a      	sub	sp, #40	; 0x28
 800d6e2:	af02      	add	r7, sp, #8
 800d6e4:	60f8      	str	r0, [r7, #12]
 800d6e6:	60b9      	str	r1, [r7, #8]
 800d6e8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d10a      	bne.n	800d706 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800d6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6f4:	f383 8811 	msr	BASEPRI, r3
 800d6f8:	f3bf 8f6f 	isb	sy
 800d6fc:	f3bf 8f4f 	dsb	sy
 800d700:	61bb      	str	r3, [r7, #24]
}
 800d702:	bf00      	nop
 800d704:	e7fe      	b.n	800d704 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d706:	68ba      	ldr	r2, [r7, #8]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	429a      	cmp	r2, r3
 800d70c:	d90a      	bls.n	800d724 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800d70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d712:	f383 8811 	msr	BASEPRI, r3
 800d716:	f3bf 8f6f 	isb	sy
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	617b      	str	r3, [r7, #20]
}
 800d720:	bf00      	nop
 800d722:	e7fe      	b.n	800d722 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d724:	2302      	movs	r3, #2
 800d726:	9300      	str	r3, [sp, #0]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2200      	movs	r2, #0
 800d72c:	2100      	movs	r1, #0
 800d72e:	68f8      	ldr	r0, [r7, #12]
 800d730:	f7ff ff00 	bl	800d534 <xQueueGenericCreateStatic>
 800d734:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d736:	69fb      	ldr	r3, [r7, #28]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d002      	beq.n	800d742 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	68ba      	ldr	r2, [r7, #8]
 800d740:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d742:	69fb      	ldr	r3, [r7, #28]
	}
 800d744:	4618      	mov	r0, r3
 800d746:	3720      	adds	r7, #32
 800d748:	46bd      	mov	sp, r7
 800d74a:	bd80      	pop	{r7, pc}

0800d74c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b086      	sub	sp, #24
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
 800d754:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d10a      	bne.n	800d772 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800d75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d760:	f383 8811 	msr	BASEPRI, r3
 800d764:	f3bf 8f6f 	isb	sy
 800d768:	f3bf 8f4f 	dsb	sy
 800d76c:	613b      	str	r3, [r7, #16]
}
 800d76e:	bf00      	nop
 800d770:	e7fe      	b.n	800d770 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d772:	683a      	ldr	r2, [r7, #0]
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	429a      	cmp	r2, r3
 800d778:	d90a      	bls.n	800d790 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800d77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d77e:	f383 8811 	msr	BASEPRI, r3
 800d782:	f3bf 8f6f 	isb	sy
 800d786:	f3bf 8f4f 	dsb	sy
 800d78a:	60fb      	str	r3, [r7, #12]
}
 800d78c:	bf00      	nop
 800d78e:	e7fe      	b.n	800d78e <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d790:	2202      	movs	r2, #2
 800d792:	2100      	movs	r1, #0
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f7ff ff45 	bl	800d624 <xQueueGenericCreate>
 800d79a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d002      	beq.n	800d7a8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	683a      	ldr	r2, [r7, #0]
 800d7a6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d7a8:	697b      	ldr	r3, [r7, #20]
	}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	3718      	adds	r7, #24
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd80      	pop	{r7, pc}
	...

0800d7b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b08e      	sub	sp, #56	; 0x38
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	60f8      	str	r0, [r7, #12]
 800d7bc:	60b9      	str	r1, [r7, #8]
 800d7be:	607a      	str	r2, [r7, #4]
 800d7c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d10a      	bne.n	800d7e6 <xQueueGenericSend+0x32>
	__asm volatile
 800d7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7d4:	f383 8811 	msr	BASEPRI, r3
 800d7d8:	f3bf 8f6f 	isb	sy
 800d7dc:	f3bf 8f4f 	dsb	sy
 800d7e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d7e2:	bf00      	nop
 800d7e4:	e7fe      	b.n	800d7e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d103      	bne.n	800d7f4 <xQueueGenericSend+0x40>
 800d7ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d101      	bne.n	800d7f8 <xQueueGenericSend+0x44>
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	e000      	b.n	800d7fa <xQueueGenericSend+0x46>
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d10a      	bne.n	800d814 <xQueueGenericSend+0x60>
	__asm volatile
 800d7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d802:	f383 8811 	msr	BASEPRI, r3
 800d806:	f3bf 8f6f 	isb	sy
 800d80a:	f3bf 8f4f 	dsb	sy
 800d80e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d810:	bf00      	nop
 800d812:	e7fe      	b.n	800d812 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	2b02      	cmp	r3, #2
 800d818:	d103      	bne.n	800d822 <xQueueGenericSend+0x6e>
 800d81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d81c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d101      	bne.n	800d826 <xQueueGenericSend+0x72>
 800d822:	2301      	movs	r3, #1
 800d824:	e000      	b.n	800d828 <xQueueGenericSend+0x74>
 800d826:	2300      	movs	r3, #0
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d10a      	bne.n	800d842 <xQueueGenericSend+0x8e>
	__asm volatile
 800d82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d830:	f383 8811 	msr	BASEPRI, r3
 800d834:	f3bf 8f6f 	isb	sy
 800d838:	f3bf 8f4f 	dsb	sy
 800d83c:	623b      	str	r3, [r7, #32]
}
 800d83e:	bf00      	nop
 800d840:	e7fe      	b.n	800d840 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d842:	f001 fd69 	bl	800f318 <xTaskGetSchedulerState>
 800d846:	4603      	mov	r3, r0
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d102      	bne.n	800d852 <xQueueGenericSend+0x9e>
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d101      	bne.n	800d856 <xQueueGenericSend+0xa2>
 800d852:	2301      	movs	r3, #1
 800d854:	e000      	b.n	800d858 <xQueueGenericSend+0xa4>
 800d856:	2300      	movs	r3, #0
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d10a      	bne.n	800d872 <xQueueGenericSend+0xbe>
	__asm volatile
 800d85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d860:	f383 8811 	msr	BASEPRI, r3
 800d864:	f3bf 8f6f 	isb	sy
 800d868:	f3bf 8f4f 	dsb	sy
 800d86c:	61fb      	str	r3, [r7, #28]
}
 800d86e:	bf00      	nop
 800d870:	e7fe      	b.n	800d870 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d872:	f002 fbdf 	bl	8010034 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d878:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d87e:	429a      	cmp	r2, r3
 800d880:	d302      	bcc.n	800d888 <xQueueGenericSend+0xd4>
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	2b02      	cmp	r3, #2
 800d886:	d129      	bne.n	800d8dc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d888:	683a      	ldr	r2, [r7, #0]
 800d88a:	68b9      	ldr	r1, [r7, #8]
 800d88c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d88e:	f000 fc5e 	bl	800e14e <prvCopyDataToQueue>
 800d892:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d010      	beq.n	800d8be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d89e:	3324      	adds	r3, #36	; 0x24
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	f001 fb19 	bl	800eed8 <xTaskRemoveFromEventList>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d013      	beq.n	800d8d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d8ac:	4b3f      	ldr	r3, [pc, #252]	; (800d9ac <xQueueGenericSend+0x1f8>)
 800d8ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8b2:	601a      	str	r2, [r3, #0]
 800d8b4:	f3bf 8f4f 	dsb	sy
 800d8b8:	f3bf 8f6f 	isb	sy
 800d8bc:	e00a      	b.n	800d8d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d8be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d007      	beq.n	800d8d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d8c4:	4b39      	ldr	r3, [pc, #228]	; (800d9ac <xQueueGenericSend+0x1f8>)
 800d8c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8ca:	601a      	str	r2, [r3, #0]
 800d8cc:	f3bf 8f4f 	dsb	sy
 800d8d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d8d4:	f002 fbde 	bl	8010094 <vPortExitCritical>
				return pdPASS;
 800d8d8:	2301      	movs	r3, #1
 800d8da:	e063      	b.n	800d9a4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d103      	bne.n	800d8ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d8e2:	f002 fbd7 	bl	8010094 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	e05c      	b.n	800d9a4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d8ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d106      	bne.n	800d8fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d8f0:	f107 0314 	add.w	r3, r7, #20
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	f001 fbb5 	bl	800f064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d8fe:	f002 fbc9 	bl	8010094 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d902:	f001 f877 	bl	800e9f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d906:	f002 fb95 	bl	8010034 <vPortEnterCritical>
 800d90a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d90c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d910:	b25b      	sxtb	r3, r3
 800d912:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d916:	d103      	bne.n	800d920 <xQueueGenericSend+0x16c>
 800d918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d91a:	2200      	movs	r2, #0
 800d91c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d922:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d926:	b25b      	sxtb	r3, r3
 800d928:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d92c:	d103      	bne.n	800d936 <xQueueGenericSend+0x182>
 800d92e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d930:	2200      	movs	r2, #0
 800d932:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d936:	f002 fbad 	bl	8010094 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d93a:	1d3a      	adds	r2, r7, #4
 800d93c:	f107 0314 	add.w	r3, r7, #20
 800d940:	4611      	mov	r1, r2
 800d942:	4618      	mov	r0, r3
 800d944:	f001 fba4 	bl	800f090 <xTaskCheckForTimeOut>
 800d948:	4603      	mov	r3, r0
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d124      	bne.n	800d998 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d94e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d950:	f000 fcf5 	bl	800e33e <prvIsQueueFull>
 800d954:	4603      	mov	r3, r0
 800d956:	2b00      	cmp	r3, #0
 800d958:	d018      	beq.n	800d98c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d95c:	3310      	adds	r3, #16
 800d95e:	687a      	ldr	r2, [r7, #4]
 800d960:	4611      	mov	r1, r2
 800d962:	4618      	mov	r0, r3
 800d964:	f001 fa2c 	bl	800edc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d968:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d96a:	f000 fc80 	bl	800e26e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d96e:	f001 f84f 	bl	800ea10 <xTaskResumeAll>
 800d972:	4603      	mov	r3, r0
 800d974:	2b00      	cmp	r3, #0
 800d976:	f47f af7c 	bne.w	800d872 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d97a:	4b0c      	ldr	r3, [pc, #48]	; (800d9ac <xQueueGenericSend+0x1f8>)
 800d97c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d980:	601a      	str	r2, [r3, #0]
 800d982:	f3bf 8f4f 	dsb	sy
 800d986:	f3bf 8f6f 	isb	sy
 800d98a:	e772      	b.n	800d872 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d98c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d98e:	f000 fc6e 	bl	800e26e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d992:	f001 f83d 	bl	800ea10 <xTaskResumeAll>
 800d996:	e76c      	b.n	800d872 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d998:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d99a:	f000 fc68 	bl	800e26e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d99e:	f001 f837 	bl	800ea10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d9a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3738      	adds	r7, #56	; 0x38
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	e000ed04 	.word	0xe000ed04

0800d9b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b090      	sub	sp, #64	; 0x40
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	60f8      	str	r0, [r7, #12]
 800d9b8:	60b9      	str	r1, [r7, #8]
 800d9ba:	607a      	str	r2, [r7, #4]
 800d9bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d9c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d10a      	bne.n	800d9de <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d9c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9cc:	f383 8811 	msr	BASEPRI, r3
 800d9d0:	f3bf 8f6f 	isb	sy
 800d9d4:	f3bf 8f4f 	dsb	sy
 800d9d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d9da:	bf00      	nop
 800d9dc:	e7fe      	b.n	800d9dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d103      	bne.n	800d9ec <xQueueGenericSendFromISR+0x3c>
 800d9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d101      	bne.n	800d9f0 <xQueueGenericSendFromISR+0x40>
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	e000      	b.n	800d9f2 <xQueueGenericSendFromISR+0x42>
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d10a      	bne.n	800da0c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9fa:	f383 8811 	msr	BASEPRI, r3
 800d9fe:	f3bf 8f6f 	isb	sy
 800da02:	f3bf 8f4f 	dsb	sy
 800da06:	627b      	str	r3, [r7, #36]	; 0x24
}
 800da08:	bf00      	nop
 800da0a:	e7fe      	b.n	800da0a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	2b02      	cmp	r3, #2
 800da10:	d103      	bne.n	800da1a <xQueueGenericSendFromISR+0x6a>
 800da12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da16:	2b01      	cmp	r3, #1
 800da18:	d101      	bne.n	800da1e <xQueueGenericSendFromISR+0x6e>
 800da1a:	2301      	movs	r3, #1
 800da1c:	e000      	b.n	800da20 <xQueueGenericSendFromISR+0x70>
 800da1e:	2300      	movs	r3, #0
 800da20:	2b00      	cmp	r3, #0
 800da22:	d10a      	bne.n	800da3a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800da24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da28:	f383 8811 	msr	BASEPRI, r3
 800da2c:	f3bf 8f6f 	isb	sy
 800da30:	f3bf 8f4f 	dsb	sy
 800da34:	623b      	str	r3, [r7, #32]
}
 800da36:	bf00      	nop
 800da38:	e7fe      	b.n	800da38 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da3a:	f002 fbdd 	bl	80101f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800da3e:	f3ef 8211 	mrs	r2, BASEPRI
 800da42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da46:	f383 8811 	msr	BASEPRI, r3
 800da4a:	f3bf 8f6f 	isb	sy
 800da4e:	f3bf 8f4f 	dsb	sy
 800da52:	61fa      	str	r2, [r7, #28]
 800da54:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800da56:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800da58:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800da5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da62:	429a      	cmp	r2, r3
 800da64:	d302      	bcc.n	800da6c <xQueueGenericSendFromISR+0xbc>
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d12f      	bne.n	800dacc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800da6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da7a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800da7c:	683a      	ldr	r2, [r7, #0]
 800da7e:	68b9      	ldr	r1, [r7, #8]
 800da80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800da82:	f000 fb64 	bl	800e14e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800da86:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800da8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800da8e:	d112      	bne.n	800dab6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da94:	2b00      	cmp	r3, #0
 800da96:	d016      	beq.n	800dac6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800da98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da9a:	3324      	adds	r3, #36	; 0x24
 800da9c:	4618      	mov	r0, r3
 800da9e:	f001 fa1b 	bl	800eed8 <xTaskRemoveFromEventList>
 800daa2:	4603      	mov	r3, r0
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00e      	beq.n	800dac6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d00b      	beq.n	800dac6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	2201      	movs	r2, #1
 800dab2:	601a      	str	r2, [r3, #0]
 800dab4:	e007      	b.n	800dac6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dab6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800daba:	3301      	adds	r3, #1
 800dabc:	b2db      	uxtb	r3, r3
 800dabe:	b25a      	sxtb	r2, r3
 800dac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800dac6:	2301      	movs	r3, #1
 800dac8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800daca:	e001      	b.n	800dad0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dacc:	2300      	movs	r3, #0
 800dace:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dad2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800dad4:	697b      	ldr	r3, [r7, #20]
 800dad6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800dada:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dadc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3740      	adds	r7, #64	; 0x40
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}

0800dae6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dae6:	b580      	push	{r7, lr}
 800dae8:	b08e      	sub	sp, #56	; 0x38
 800daea:	af00      	add	r7, sp, #0
 800daec:	6078      	str	r0, [r7, #4]
 800daee:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800daf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d10a      	bne.n	800db10 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800dafa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dafe:	f383 8811 	msr	BASEPRI, r3
 800db02:	f3bf 8f6f 	isb	sy
 800db06:	f3bf 8f4f 	dsb	sy
 800db0a:	623b      	str	r3, [r7, #32]
}
 800db0c:	bf00      	nop
 800db0e:	e7fe      	b.n	800db0e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800db10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db14:	2b00      	cmp	r3, #0
 800db16:	d00a      	beq.n	800db2e <xQueueGiveFromISR+0x48>
	__asm volatile
 800db18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db1c:	f383 8811 	msr	BASEPRI, r3
 800db20:	f3bf 8f6f 	isb	sy
 800db24:	f3bf 8f4f 	dsb	sy
 800db28:	61fb      	str	r3, [r7, #28]
}
 800db2a:	bf00      	nop
 800db2c:	e7fe      	b.n	800db2c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800db2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d103      	bne.n	800db3e <xQueueGiveFromISR+0x58>
 800db36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db38:	689b      	ldr	r3, [r3, #8]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d101      	bne.n	800db42 <xQueueGiveFromISR+0x5c>
 800db3e:	2301      	movs	r3, #1
 800db40:	e000      	b.n	800db44 <xQueueGiveFromISR+0x5e>
 800db42:	2300      	movs	r3, #0
 800db44:	2b00      	cmp	r3, #0
 800db46:	d10a      	bne.n	800db5e <xQueueGiveFromISR+0x78>
	__asm volatile
 800db48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db4c:	f383 8811 	msr	BASEPRI, r3
 800db50:	f3bf 8f6f 	isb	sy
 800db54:	f3bf 8f4f 	dsb	sy
 800db58:	61bb      	str	r3, [r7, #24]
}
 800db5a:	bf00      	nop
 800db5c:	e7fe      	b.n	800db5c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800db5e:	f002 fb4b 	bl	80101f8 <vPortValidateInterruptPriority>
	__asm volatile
 800db62:	f3ef 8211 	mrs	r2, BASEPRI
 800db66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db6a:	f383 8811 	msr	BASEPRI, r3
 800db6e:	f3bf 8f6f 	isb	sy
 800db72:	f3bf 8f4f 	dsb	sy
 800db76:	617a      	str	r2, [r7, #20]
 800db78:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800db7a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800db7c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db82:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800db84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d22b      	bcs.n	800dbe6 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800db8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800db94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800db98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db9a:	1c5a      	adds	r2, r3, #1
 800db9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dba0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800dba4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dba8:	d112      	bne.n	800dbd0 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dbaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d016      	beq.n	800dbe0 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dbb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbb4:	3324      	adds	r3, #36	; 0x24
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f001 f98e 	bl	800eed8 <xTaskRemoveFromEventList>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d00e      	beq.n	800dbe0 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d00b      	beq.n	800dbe0 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	2201      	movs	r2, #1
 800dbcc:	601a      	str	r2, [r3, #0]
 800dbce:	e007      	b.n	800dbe0 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dbd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dbd4:	3301      	adds	r3, #1
 800dbd6:	b2db      	uxtb	r3, r3
 800dbd8:	b25a      	sxtb	r2, r3
 800dbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800dbe0:	2301      	movs	r3, #1
 800dbe2:	637b      	str	r3, [r7, #52]	; 0x34
 800dbe4:	e001      	b.n	800dbea <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	637b      	str	r3, [r7, #52]	; 0x34
 800dbea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbec:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	f383 8811 	msr	BASEPRI, r3
}
 800dbf4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dbf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	3738      	adds	r7, #56	; 0x38
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	bd80      	pop	{r7, pc}

0800dc00 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b08c      	sub	sp, #48	; 0x30
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	60f8      	str	r0, [r7, #12]
 800dc08:	60b9      	str	r1, [r7, #8]
 800dc0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dc14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d10a      	bne.n	800dc30 <xQueueReceive+0x30>
	__asm volatile
 800dc1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc1e:	f383 8811 	msr	BASEPRI, r3
 800dc22:	f3bf 8f6f 	isb	sy
 800dc26:	f3bf 8f4f 	dsb	sy
 800dc2a:	623b      	str	r3, [r7, #32]
}
 800dc2c:	bf00      	nop
 800dc2e:	e7fe      	b.n	800dc2e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d103      	bne.n	800dc3e <xQueueReceive+0x3e>
 800dc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d101      	bne.n	800dc42 <xQueueReceive+0x42>
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e000      	b.n	800dc44 <xQueueReceive+0x44>
 800dc42:	2300      	movs	r3, #0
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d10a      	bne.n	800dc5e <xQueueReceive+0x5e>
	__asm volatile
 800dc48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc4c:	f383 8811 	msr	BASEPRI, r3
 800dc50:	f3bf 8f6f 	isb	sy
 800dc54:	f3bf 8f4f 	dsb	sy
 800dc58:	61fb      	str	r3, [r7, #28]
}
 800dc5a:	bf00      	nop
 800dc5c:	e7fe      	b.n	800dc5c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dc5e:	f001 fb5b 	bl	800f318 <xTaskGetSchedulerState>
 800dc62:	4603      	mov	r3, r0
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d102      	bne.n	800dc6e <xQueueReceive+0x6e>
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d101      	bne.n	800dc72 <xQueueReceive+0x72>
 800dc6e:	2301      	movs	r3, #1
 800dc70:	e000      	b.n	800dc74 <xQueueReceive+0x74>
 800dc72:	2300      	movs	r3, #0
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d10a      	bne.n	800dc8e <xQueueReceive+0x8e>
	__asm volatile
 800dc78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc7c:	f383 8811 	msr	BASEPRI, r3
 800dc80:	f3bf 8f6f 	isb	sy
 800dc84:	f3bf 8f4f 	dsb	sy
 800dc88:	61bb      	str	r3, [r7, #24]
}
 800dc8a:	bf00      	nop
 800dc8c:	e7fe      	b.n	800dc8c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dc8e:	f002 f9d1 	bl	8010034 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dc92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc96:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d01f      	beq.n	800dcde <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dc9e:	68b9      	ldr	r1, [r7, #8]
 800dca0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dca2:	f000 fabe 	bl	800e222 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca8:	1e5a      	subs	r2, r3, #1
 800dcaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcac:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dcae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcb0:	691b      	ldr	r3, [r3, #16]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d00f      	beq.n	800dcd6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dcb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcb8:	3310      	adds	r3, #16
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f001 f90c 	bl	800eed8 <xTaskRemoveFromEventList>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d007      	beq.n	800dcd6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dcc6:	4b3d      	ldr	r3, [pc, #244]	; (800ddbc <xQueueReceive+0x1bc>)
 800dcc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dccc:	601a      	str	r2, [r3, #0]
 800dcce:	f3bf 8f4f 	dsb	sy
 800dcd2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dcd6:	f002 f9dd 	bl	8010094 <vPortExitCritical>
				return pdPASS;
 800dcda:	2301      	movs	r3, #1
 800dcdc:	e069      	b.n	800ddb2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d103      	bne.n	800dcec <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dce4:	f002 f9d6 	bl	8010094 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dce8:	2300      	movs	r3, #0
 800dcea:	e062      	b.n	800ddb2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dcec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d106      	bne.n	800dd00 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dcf2:	f107 0310 	add.w	r3, r7, #16
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f001 f9b4 	bl	800f064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dd00:	f002 f9c8 	bl	8010094 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dd04:	f000 fe76 	bl	800e9f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dd08:	f002 f994 	bl	8010034 <vPortEnterCritical>
 800dd0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dd12:	b25b      	sxtb	r3, r3
 800dd14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd18:	d103      	bne.n	800dd22 <xQueueReceive+0x122>
 800dd1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dd22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dd28:	b25b      	sxtb	r3, r3
 800dd2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd2e:	d103      	bne.n	800dd38 <xQueueReceive+0x138>
 800dd30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd32:	2200      	movs	r2, #0
 800dd34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dd38:	f002 f9ac 	bl	8010094 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dd3c:	1d3a      	adds	r2, r7, #4
 800dd3e:	f107 0310 	add.w	r3, r7, #16
 800dd42:	4611      	mov	r1, r2
 800dd44:	4618      	mov	r0, r3
 800dd46:	f001 f9a3 	bl	800f090 <xTaskCheckForTimeOut>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d123      	bne.n	800dd98 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dd50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd52:	f000 fade 	bl	800e312 <prvIsQueueEmpty>
 800dd56:	4603      	mov	r3, r0
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d017      	beq.n	800dd8c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd5e:	3324      	adds	r3, #36	; 0x24
 800dd60:	687a      	ldr	r2, [r7, #4]
 800dd62:	4611      	mov	r1, r2
 800dd64:	4618      	mov	r0, r3
 800dd66:	f001 f82b 	bl	800edc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dd6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd6c:	f000 fa7f 	bl	800e26e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dd70:	f000 fe4e 	bl	800ea10 <xTaskResumeAll>
 800dd74:	4603      	mov	r3, r0
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d189      	bne.n	800dc8e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800dd7a:	4b10      	ldr	r3, [pc, #64]	; (800ddbc <xQueueReceive+0x1bc>)
 800dd7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd80:	601a      	str	r2, [r3, #0]
 800dd82:	f3bf 8f4f 	dsb	sy
 800dd86:	f3bf 8f6f 	isb	sy
 800dd8a:	e780      	b.n	800dc8e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dd8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd8e:	f000 fa6e 	bl	800e26e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dd92:	f000 fe3d 	bl	800ea10 <xTaskResumeAll>
 800dd96:	e77a      	b.n	800dc8e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dd98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd9a:	f000 fa68 	bl	800e26e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dd9e:	f000 fe37 	bl	800ea10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dda2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dda4:	f000 fab5 	bl	800e312 <prvIsQueueEmpty>
 800dda8:	4603      	mov	r3, r0
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	f43f af6f 	beq.w	800dc8e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ddb0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3730      	adds	r7, #48	; 0x30
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop
 800ddbc:	e000ed04 	.word	0xe000ed04

0800ddc0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b08e      	sub	sp, #56	; 0x38
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ddd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d10a      	bne.n	800ddf2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800dddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde0:	f383 8811 	msr	BASEPRI, r3
 800dde4:	f3bf 8f6f 	isb	sy
 800dde8:	f3bf 8f4f 	dsb	sy
 800ddec:	623b      	str	r3, [r7, #32]
}
 800ddee:	bf00      	nop
 800ddf0:	e7fe      	b.n	800ddf0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ddf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d00a      	beq.n	800de10 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800ddfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddfe:	f383 8811 	msr	BASEPRI, r3
 800de02:	f3bf 8f6f 	isb	sy
 800de06:	f3bf 8f4f 	dsb	sy
 800de0a:	61fb      	str	r3, [r7, #28]
}
 800de0c:	bf00      	nop
 800de0e:	e7fe      	b.n	800de0e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800de10:	f001 fa82 	bl	800f318 <xTaskGetSchedulerState>
 800de14:	4603      	mov	r3, r0
 800de16:	2b00      	cmp	r3, #0
 800de18:	d102      	bne.n	800de20 <xQueueSemaphoreTake+0x60>
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d101      	bne.n	800de24 <xQueueSemaphoreTake+0x64>
 800de20:	2301      	movs	r3, #1
 800de22:	e000      	b.n	800de26 <xQueueSemaphoreTake+0x66>
 800de24:	2300      	movs	r3, #0
 800de26:	2b00      	cmp	r3, #0
 800de28:	d10a      	bne.n	800de40 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800de2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de2e:	f383 8811 	msr	BASEPRI, r3
 800de32:	f3bf 8f6f 	isb	sy
 800de36:	f3bf 8f4f 	dsb	sy
 800de3a:	61bb      	str	r3, [r7, #24]
}
 800de3c:	bf00      	nop
 800de3e:	e7fe      	b.n	800de3e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800de40:	f002 f8f8 	bl	8010034 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800de44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de48:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800de4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d024      	beq.n	800de9a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800de50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de52:	1e5a      	subs	r2, r3, #1
 800de54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de56:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800de58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d104      	bne.n	800de6a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800de60:	f001 fbe8 	bl	800f634 <pvTaskIncrementMutexHeldCount>
 800de64:	4602      	mov	r2, r0
 800de66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de68:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de6c:	691b      	ldr	r3, [r3, #16]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d00f      	beq.n	800de92 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de74:	3310      	adds	r3, #16
 800de76:	4618      	mov	r0, r3
 800de78:	f001 f82e 	bl	800eed8 <xTaskRemoveFromEventList>
 800de7c:	4603      	mov	r3, r0
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d007      	beq.n	800de92 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800de82:	4b54      	ldr	r3, [pc, #336]	; (800dfd4 <xQueueSemaphoreTake+0x214>)
 800de84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de88:	601a      	str	r2, [r3, #0]
 800de8a:	f3bf 8f4f 	dsb	sy
 800de8e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800de92:	f002 f8ff 	bl	8010094 <vPortExitCritical>
				return pdPASS;
 800de96:	2301      	movs	r3, #1
 800de98:	e097      	b.n	800dfca <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d111      	bne.n	800dec4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800dea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d00a      	beq.n	800debc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800dea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deaa:	f383 8811 	msr	BASEPRI, r3
 800deae:	f3bf 8f6f 	isb	sy
 800deb2:	f3bf 8f4f 	dsb	sy
 800deb6:	617b      	str	r3, [r7, #20]
}
 800deb8:	bf00      	nop
 800deba:	e7fe      	b.n	800deba <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800debc:	f002 f8ea 	bl	8010094 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dec0:	2300      	movs	r3, #0
 800dec2:	e082      	b.n	800dfca <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d106      	bne.n	800ded8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800deca:	f107 030c 	add.w	r3, r7, #12
 800dece:	4618      	mov	r0, r3
 800ded0:	f001 f8c8 	bl	800f064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ded4:	2301      	movs	r3, #1
 800ded6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ded8:	f002 f8dc 	bl	8010094 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dedc:	f000 fd8a 	bl	800e9f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dee0:	f002 f8a8 	bl	8010034 <vPortEnterCritical>
 800dee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800deea:	b25b      	sxtb	r3, r3
 800deec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800def0:	d103      	bne.n	800defa <xQueueSemaphoreTake+0x13a>
 800def2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800def4:	2200      	movs	r2, #0
 800def6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800defa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800defc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800df00:	b25b      	sxtb	r3, r3
 800df02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df06:	d103      	bne.n	800df10 <xQueueSemaphoreTake+0x150>
 800df08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df0a:	2200      	movs	r2, #0
 800df0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800df10:	f002 f8c0 	bl	8010094 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800df14:	463a      	mov	r2, r7
 800df16:	f107 030c 	add.w	r3, r7, #12
 800df1a:	4611      	mov	r1, r2
 800df1c:	4618      	mov	r0, r3
 800df1e:	f001 f8b7 	bl	800f090 <xTaskCheckForTimeOut>
 800df22:	4603      	mov	r3, r0
 800df24:	2b00      	cmp	r3, #0
 800df26:	d132      	bne.n	800df8e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800df28:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800df2a:	f000 f9f2 	bl	800e312 <prvIsQueueEmpty>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d026      	beq.n	800df82 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800df34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d109      	bne.n	800df50 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800df3c:	f002 f87a 	bl	8010034 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800df40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df42:	689b      	ldr	r3, [r3, #8]
 800df44:	4618      	mov	r0, r3
 800df46:	f001 fa05 	bl	800f354 <xTaskPriorityInherit>
 800df4a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800df4c:	f002 f8a2 	bl	8010094 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800df50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df52:	3324      	adds	r3, #36	; 0x24
 800df54:	683a      	ldr	r2, [r7, #0]
 800df56:	4611      	mov	r1, r2
 800df58:	4618      	mov	r0, r3
 800df5a:	f000 ff31 	bl	800edc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800df5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800df60:	f000 f985 	bl	800e26e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800df64:	f000 fd54 	bl	800ea10 <xTaskResumeAll>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	f47f af68 	bne.w	800de40 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800df70:	4b18      	ldr	r3, [pc, #96]	; (800dfd4 <xQueueSemaphoreTake+0x214>)
 800df72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df76:	601a      	str	r2, [r3, #0]
 800df78:	f3bf 8f4f 	dsb	sy
 800df7c:	f3bf 8f6f 	isb	sy
 800df80:	e75e      	b.n	800de40 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800df82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800df84:	f000 f973 	bl	800e26e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800df88:	f000 fd42 	bl	800ea10 <xTaskResumeAll>
 800df8c:	e758      	b.n	800de40 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800df8e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800df90:	f000 f96d 	bl	800e26e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800df94:	f000 fd3c 	bl	800ea10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800df98:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800df9a:	f000 f9ba 	bl	800e312 <prvIsQueueEmpty>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	f43f af4d 	beq.w	800de40 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dfa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d00d      	beq.n	800dfc8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800dfac:	f002 f842 	bl	8010034 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dfb0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dfb2:	f000 f8b4 	bl	800e11e <prvGetDisinheritPriorityAfterTimeout>
 800dfb6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800dfb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfba:	689b      	ldr	r3, [r3, #8]
 800dfbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f001 fa9e 	bl	800f500 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dfc4:	f002 f866 	bl	8010094 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dfc8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dfca:	4618      	mov	r0, r3
 800dfcc:	3738      	adds	r7, #56	; 0x38
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	bd80      	pop	{r7, pc}
 800dfd2:	bf00      	nop
 800dfd4:	e000ed04 	.word	0xe000ed04

0800dfd8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b08e      	sub	sp, #56	; 0x38
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	60f8      	str	r0, [r7, #12]
 800dfe0:	60b9      	str	r1, [r7, #8]
 800dfe2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dfe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d10a      	bne.n	800e004 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800dfee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dff2:	f383 8811 	msr	BASEPRI, r3
 800dff6:	f3bf 8f6f 	isb	sy
 800dffa:	f3bf 8f4f 	dsb	sy
 800dffe:	623b      	str	r3, [r7, #32]
}
 800e000:	bf00      	nop
 800e002:	e7fe      	b.n	800e002 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d103      	bne.n	800e012 <xQueueReceiveFromISR+0x3a>
 800e00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d101      	bne.n	800e016 <xQueueReceiveFromISR+0x3e>
 800e012:	2301      	movs	r3, #1
 800e014:	e000      	b.n	800e018 <xQueueReceiveFromISR+0x40>
 800e016:	2300      	movs	r3, #0
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d10a      	bne.n	800e032 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800e01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e020:	f383 8811 	msr	BASEPRI, r3
 800e024:	f3bf 8f6f 	isb	sy
 800e028:	f3bf 8f4f 	dsb	sy
 800e02c:	61fb      	str	r3, [r7, #28]
}
 800e02e:	bf00      	nop
 800e030:	e7fe      	b.n	800e030 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e032:	f002 f8e1 	bl	80101f8 <vPortValidateInterruptPriority>
	__asm volatile
 800e036:	f3ef 8211 	mrs	r2, BASEPRI
 800e03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e03e:	f383 8811 	msr	BASEPRI, r3
 800e042:	f3bf 8f6f 	isb	sy
 800e046:	f3bf 8f4f 	dsb	sy
 800e04a:	61ba      	str	r2, [r7, #24]
 800e04c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e04e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e050:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e056:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d02f      	beq.n	800e0be <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e060:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e064:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e068:	68b9      	ldr	r1, [r7, #8]
 800e06a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e06c:	f000 f8d9 	bl	800e222 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e072:	1e5a      	subs	r2, r3, #1
 800e074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e076:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e078:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e07c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e080:	d112      	bne.n	800e0a8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e084:	691b      	ldr	r3, [r3, #16]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d016      	beq.n	800e0b8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e08c:	3310      	adds	r3, #16
 800e08e:	4618      	mov	r0, r3
 800e090:	f000 ff22 	bl	800eed8 <xTaskRemoveFromEventList>
 800e094:	4603      	mov	r3, r0
 800e096:	2b00      	cmp	r3, #0
 800e098:	d00e      	beq.n	800e0b8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d00b      	beq.n	800e0b8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	601a      	str	r2, [r3, #0]
 800e0a6:	e007      	b.n	800e0b8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e0a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e0ac:	3301      	adds	r3, #1
 800e0ae:	b2db      	uxtb	r3, r3
 800e0b0:	b25a      	sxtb	r2, r3
 800e0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e0b8:	2301      	movs	r3, #1
 800e0ba:	637b      	str	r3, [r7, #52]	; 0x34
 800e0bc:	e001      	b.n	800e0c2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	637b      	str	r3, [r7, #52]	; 0x34
 800e0c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0c4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e0c6:	693b      	ldr	r3, [r7, #16]
 800e0c8:	f383 8811 	msr	BASEPRI, r3
}
 800e0cc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e0ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	3738      	adds	r7, #56	; 0x38
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	bd80      	pop	{r7, pc}

0800e0d8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b084      	sub	sp, #16
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d10a      	bne.n	800e100 <vQueueDelete+0x28>
	__asm volatile
 800e0ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0ee:	f383 8811 	msr	BASEPRI, r3
 800e0f2:	f3bf 8f6f 	isb	sy
 800e0f6:	f3bf 8f4f 	dsb	sy
 800e0fa:	60bb      	str	r3, [r7, #8]
}
 800e0fc:	bf00      	nop
 800e0fe:	e7fe      	b.n	800e0fe <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800e100:	68f8      	ldr	r0, [r7, #12]
 800e102:	f000 f95f 	bl	800e3c4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d102      	bne.n	800e116 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800e110:	68f8      	ldr	r0, [r7, #12]
 800e112:	f002 f97d 	bl	8010410 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800e116:	bf00      	nop
 800e118:	3710      	adds	r7, #16
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}

0800e11e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e11e:	b480      	push	{r7}
 800e120:	b085      	sub	sp, #20
 800e122:	af00      	add	r7, sp, #0
 800e124:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d006      	beq.n	800e13c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800e138:	60fb      	str	r3, [r7, #12]
 800e13a:	e001      	b.n	800e140 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e13c:	2300      	movs	r3, #0
 800e13e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e140:	68fb      	ldr	r3, [r7, #12]
	}
 800e142:	4618      	mov	r0, r3
 800e144:	3714      	adds	r7, #20
 800e146:	46bd      	mov	sp, r7
 800e148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14c:	4770      	bx	lr

0800e14e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e14e:	b580      	push	{r7, lr}
 800e150:	b086      	sub	sp, #24
 800e152:	af00      	add	r7, sp, #0
 800e154:	60f8      	str	r0, [r7, #12]
 800e156:	60b9      	str	r1, [r7, #8]
 800e158:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e15a:	2300      	movs	r3, #0
 800e15c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e162:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d10d      	bne.n	800e188 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2b00      	cmp	r3, #0
 800e172:	d14d      	bne.n	800e210 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	689b      	ldr	r3, [r3, #8]
 800e178:	4618      	mov	r0, r3
 800e17a:	f001 f953 	bl	800f424 <xTaskPriorityDisinherit>
 800e17e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2200      	movs	r2, #0
 800e184:	609a      	str	r2, [r3, #8]
 800e186:	e043      	b.n	800e210 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d119      	bne.n	800e1c2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	6858      	ldr	r0, [r3, #4]
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e196:	461a      	mov	r2, r3
 800e198:	68b9      	ldr	r1, [r7, #8]
 800e19a:	f002 fa81 	bl	80106a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	685a      	ldr	r2, [r3, #4]
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1a6:	441a      	add	r2, r3
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	685a      	ldr	r2, [r3, #4]
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	689b      	ldr	r3, [r3, #8]
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d32b      	bcc.n	800e210 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	681a      	ldr	r2, [r3, #0]
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	605a      	str	r2, [r3, #4]
 800e1c0:	e026      	b.n	800e210 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	68d8      	ldr	r0, [r3, #12]
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	68b9      	ldr	r1, [r7, #8]
 800e1ce:	f002 fa67 	bl	80106a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	68da      	ldr	r2, [r3, #12]
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1da:	425b      	negs	r3, r3
 800e1dc:	441a      	add	r2, r3
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	68da      	ldr	r2, [r3, #12]
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d207      	bcs.n	800e1fe <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	689a      	ldr	r2, [r3, #8]
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1f6:	425b      	negs	r3, r3
 800e1f8:	441a      	add	r2, r3
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2b02      	cmp	r3, #2
 800e202:	d105      	bne.n	800e210 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d002      	beq.n	800e210 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	3b01      	subs	r3, #1
 800e20e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	1c5a      	adds	r2, r3, #1
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e218:	697b      	ldr	r3, [r7, #20]
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3718      	adds	r7, #24
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}

0800e222 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e222:	b580      	push	{r7, lr}
 800e224:	b082      	sub	sp, #8
 800e226:	af00      	add	r7, sp, #0
 800e228:	6078      	str	r0, [r7, #4]
 800e22a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e230:	2b00      	cmp	r3, #0
 800e232:	d018      	beq.n	800e266 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	68da      	ldr	r2, [r3, #12]
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e23c:	441a      	add	r2, r3
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	68da      	ldr	r2, [r3, #12]
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	689b      	ldr	r3, [r3, #8]
 800e24a:	429a      	cmp	r2, r3
 800e24c:	d303      	bcc.n	800e256 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681a      	ldr	r2, [r3, #0]
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	68d9      	ldr	r1, [r3, #12]
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e25e:	461a      	mov	r2, r3
 800e260:	6838      	ldr	r0, [r7, #0]
 800e262:	f002 fa1d 	bl	80106a0 <memcpy>
	}
}
 800e266:	bf00      	nop
 800e268:	3708      	adds	r7, #8
 800e26a:	46bd      	mov	sp, r7
 800e26c:	bd80      	pop	{r7, pc}

0800e26e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e26e:	b580      	push	{r7, lr}
 800e270:	b084      	sub	sp, #16
 800e272:	af00      	add	r7, sp, #0
 800e274:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e276:	f001 fedd 	bl	8010034 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e280:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e282:	e011      	b.n	800e2a8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d012      	beq.n	800e2b2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	3324      	adds	r3, #36	; 0x24
 800e290:	4618      	mov	r0, r3
 800e292:	f000 fe21 	bl	800eed8 <xTaskRemoveFromEventList>
 800e296:	4603      	mov	r3, r0
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d001      	beq.n	800e2a0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e29c:	f000 ff5a 	bl	800f154 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e2a0:	7bfb      	ldrb	r3, [r7, #15]
 800e2a2:	3b01      	subs	r3, #1
 800e2a4:	b2db      	uxtb	r3, r3
 800e2a6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e2a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	dce9      	bgt.n	800e284 <prvUnlockQueue+0x16>
 800e2b0:	e000      	b.n	800e2b4 <prvUnlockQueue+0x46>
					break;
 800e2b2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	22ff      	movs	r2, #255	; 0xff
 800e2b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e2bc:	f001 feea 	bl	8010094 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e2c0:	f001 feb8 	bl	8010034 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e2ca:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e2cc:	e011      	b.n	800e2f2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	691b      	ldr	r3, [r3, #16]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d012      	beq.n	800e2fc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	3310      	adds	r3, #16
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f000 fdfc 	bl	800eed8 <xTaskRemoveFromEventList>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d001      	beq.n	800e2ea <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e2e6:	f000 ff35 	bl	800f154 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e2ea:	7bbb      	ldrb	r3, [r7, #14]
 800e2ec:	3b01      	subs	r3, #1
 800e2ee:	b2db      	uxtb	r3, r3
 800e2f0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e2f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	dce9      	bgt.n	800e2ce <prvUnlockQueue+0x60>
 800e2fa:	e000      	b.n	800e2fe <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e2fc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	22ff      	movs	r2, #255	; 0xff
 800e302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e306:	f001 fec5 	bl	8010094 <vPortExitCritical>
}
 800e30a:	bf00      	nop
 800e30c:	3710      	adds	r7, #16
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}

0800e312 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e312:	b580      	push	{r7, lr}
 800e314:	b084      	sub	sp, #16
 800e316:	af00      	add	r7, sp, #0
 800e318:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e31a:	f001 fe8b 	bl	8010034 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e322:	2b00      	cmp	r3, #0
 800e324:	d102      	bne.n	800e32c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e326:	2301      	movs	r3, #1
 800e328:	60fb      	str	r3, [r7, #12]
 800e32a:	e001      	b.n	800e330 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e32c:	2300      	movs	r3, #0
 800e32e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e330:	f001 feb0 	bl	8010094 <vPortExitCritical>

	return xReturn;
 800e334:	68fb      	ldr	r3, [r7, #12]
}
 800e336:	4618      	mov	r0, r3
 800e338:	3710      	adds	r7, #16
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}

0800e33e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e33e:	b580      	push	{r7, lr}
 800e340:	b084      	sub	sp, #16
 800e342:	af00      	add	r7, sp, #0
 800e344:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e346:	f001 fe75 	bl	8010034 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e352:	429a      	cmp	r2, r3
 800e354:	d102      	bne.n	800e35c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e356:	2301      	movs	r3, #1
 800e358:	60fb      	str	r3, [r7, #12]
 800e35a:	e001      	b.n	800e360 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e35c:	2300      	movs	r3, #0
 800e35e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e360:	f001 fe98 	bl	8010094 <vPortExitCritical>

	return xReturn;
 800e364:	68fb      	ldr	r3, [r7, #12]
}
 800e366:	4618      	mov	r0, r3
 800e368:	3710      	adds	r7, #16
 800e36a:	46bd      	mov	sp, r7
 800e36c:	bd80      	pop	{r7, pc}
	...

0800e370 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e370:	b480      	push	{r7}
 800e372:	b085      	sub	sp, #20
 800e374:	af00      	add	r7, sp, #0
 800e376:	6078      	str	r0, [r7, #4]
 800e378:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e37a:	2300      	movs	r3, #0
 800e37c:	60fb      	str	r3, [r7, #12]
 800e37e:	e014      	b.n	800e3aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e380:	4a0f      	ldr	r2, [pc, #60]	; (800e3c0 <vQueueAddToRegistry+0x50>)
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d10b      	bne.n	800e3a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e38c:	490c      	ldr	r1, [pc, #48]	; (800e3c0 <vQueueAddToRegistry+0x50>)
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	683a      	ldr	r2, [r7, #0]
 800e392:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e396:	4a0a      	ldr	r2, [pc, #40]	; (800e3c0 <vQueueAddToRegistry+0x50>)
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	00db      	lsls	r3, r3, #3
 800e39c:	4413      	add	r3, r2
 800e39e:	687a      	ldr	r2, [r7, #4]
 800e3a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e3a2:	e006      	b.n	800e3b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	3301      	adds	r3, #1
 800e3a8:	60fb      	str	r3, [r7, #12]
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2b07      	cmp	r3, #7
 800e3ae:	d9e7      	bls.n	800e380 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e3b0:	bf00      	nop
 800e3b2:	bf00      	nop
 800e3b4:	3714      	adds	r7, #20
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3bc:	4770      	bx	lr
 800e3be:	bf00      	nop
 800e3c0:	20010458 	.word	0x20010458

0800e3c4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e3c4:	b480      	push	{r7}
 800e3c6:	b085      	sub	sp, #20
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	60fb      	str	r3, [r7, #12]
 800e3d0:	e016      	b.n	800e400 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e3d2:	4a10      	ldr	r2, [pc, #64]	; (800e414 <vQueueUnregisterQueue+0x50>)
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	00db      	lsls	r3, r3, #3
 800e3d8:	4413      	add	r3, r2
 800e3da:	685b      	ldr	r3, [r3, #4]
 800e3dc:	687a      	ldr	r2, [r7, #4]
 800e3de:	429a      	cmp	r2, r3
 800e3e0:	d10b      	bne.n	800e3fa <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e3e2:	4a0c      	ldr	r2, [pc, #48]	; (800e414 <vQueueUnregisterQueue+0x50>)
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2100      	movs	r1, #0
 800e3e8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e3ec:	4a09      	ldr	r2, [pc, #36]	; (800e414 <vQueueUnregisterQueue+0x50>)
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	00db      	lsls	r3, r3, #3
 800e3f2:	4413      	add	r3, r2
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	605a      	str	r2, [r3, #4]
				break;
 800e3f8:	e006      	b.n	800e408 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	3301      	adds	r3, #1
 800e3fe:	60fb      	str	r3, [r7, #12]
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	2b07      	cmp	r3, #7
 800e404:	d9e5      	bls.n	800e3d2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e406:	bf00      	nop
 800e408:	bf00      	nop
 800e40a:	3714      	adds	r7, #20
 800e40c:	46bd      	mov	sp, r7
 800e40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e412:	4770      	bx	lr
 800e414:	20010458 	.word	0x20010458

0800e418 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b086      	sub	sp, #24
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	60f8      	str	r0, [r7, #12]
 800e420:	60b9      	str	r1, [r7, #8]
 800e422:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e428:	f001 fe04 	bl	8010034 <vPortEnterCritical>
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e432:	b25b      	sxtb	r3, r3
 800e434:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e438:	d103      	bne.n	800e442 <vQueueWaitForMessageRestricted+0x2a>
 800e43a:	697b      	ldr	r3, [r7, #20]
 800e43c:	2200      	movs	r2, #0
 800e43e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e448:	b25b      	sxtb	r3, r3
 800e44a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e44e:	d103      	bne.n	800e458 <vQueueWaitForMessageRestricted+0x40>
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	2200      	movs	r2, #0
 800e454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e458:	f001 fe1c 	bl	8010094 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e45c:	697b      	ldr	r3, [r7, #20]
 800e45e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e460:	2b00      	cmp	r3, #0
 800e462:	d106      	bne.n	800e472 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	3324      	adds	r3, #36	; 0x24
 800e468:	687a      	ldr	r2, [r7, #4]
 800e46a:	68b9      	ldr	r1, [r7, #8]
 800e46c:	4618      	mov	r0, r3
 800e46e:	f000 fd07 	bl	800ee80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e472:	6978      	ldr	r0, [r7, #20]
 800e474:	f7ff fefb 	bl	800e26e <prvUnlockQueue>
	}
 800e478:	bf00      	nop
 800e47a:	3718      	adds	r7, #24
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e480:	b580      	push	{r7, lr}
 800e482:	b08e      	sub	sp, #56	; 0x38
 800e484:	af04      	add	r7, sp, #16
 800e486:	60f8      	str	r0, [r7, #12]
 800e488:	60b9      	str	r1, [r7, #8]
 800e48a:	607a      	str	r2, [r7, #4]
 800e48c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e48e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e490:	2b00      	cmp	r3, #0
 800e492:	d10a      	bne.n	800e4aa <xTaskCreateStatic+0x2a>
	__asm volatile
 800e494:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e498:	f383 8811 	msr	BASEPRI, r3
 800e49c:	f3bf 8f6f 	isb	sy
 800e4a0:	f3bf 8f4f 	dsb	sy
 800e4a4:	623b      	str	r3, [r7, #32]
}
 800e4a6:	bf00      	nop
 800e4a8:	e7fe      	b.n	800e4a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e4aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d10a      	bne.n	800e4c6 <xTaskCreateStatic+0x46>
	__asm volatile
 800e4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b4:	f383 8811 	msr	BASEPRI, r3
 800e4b8:	f3bf 8f6f 	isb	sy
 800e4bc:	f3bf 8f4f 	dsb	sy
 800e4c0:	61fb      	str	r3, [r7, #28]
}
 800e4c2:	bf00      	nop
 800e4c4:	e7fe      	b.n	800e4c4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e4c6:	235c      	movs	r3, #92	; 0x5c
 800e4c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e4ca:	693b      	ldr	r3, [r7, #16]
 800e4cc:	2b5c      	cmp	r3, #92	; 0x5c
 800e4ce:	d00a      	beq.n	800e4e6 <xTaskCreateStatic+0x66>
	__asm volatile
 800e4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4d4:	f383 8811 	msr	BASEPRI, r3
 800e4d8:	f3bf 8f6f 	isb	sy
 800e4dc:	f3bf 8f4f 	dsb	sy
 800e4e0:	61bb      	str	r3, [r7, #24]
}
 800e4e2:	bf00      	nop
 800e4e4:	e7fe      	b.n	800e4e4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e4e6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d01e      	beq.n	800e52c <xTaskCreateStatic+0xac>
 800e4ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d01b      	beq.n	800e52c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e4f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e4fc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e4fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e500:	2202      	movs	r2, #2
 800e502:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e506:	2300      	movs	r3, #0
 800e508:	9303      	str	r3, [sp, #12]
 800e50a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e50c:	9302      	str	r3, [sp, #8]
 800e50e:	f107 0314 	add.w	r3, r7, #20
 800e512:	9301      	str	r3, [sp, #4]
 800e514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e516:	9300      	str	r3, [sp, #0]
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	687a      	ldr	r2, [r7, #4]
 800e51c:	68b9      	ldr	r1, [r7, #8]
 800e51e:	68f8      	ldr	r0, [r7, #12]
 800e520:	f000 f850 	bl	800e5c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e524:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e526:	f000 f8dd 	bl	800e6e4 <prvAddNewTaskToReadyList>
 800e52a:	e001      	b.n	800e530 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800e52c:	2300      	movs	r3, #0
 800e52e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e530:	697b      	ldr	r3, [r7, #20]
	}
 800e532:	4618      	mov	r0, r3
 800e534:	3728      	adds	r7, #40	; 0x28
 800e536:	46bd      	mov	sp, r7
 800e538:	bd80      	pop	{r7, pc}

0800e53a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e53a:	b580      	push	{r7, lr}
 800e53c:	b08c      	sub	sp, #48	; 0x30
 800e53e:	af04      	add	r7, sp, #16
 800e540:	60f8      	str	r0, [r7, #12]
 800e542:	60b9      	str	r1, [r7, #8]
 800e544:	603b      	str	r3, [r7, #0]
 800e546:	4613      	mov	r3, r2
 800e548:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e54a:	88fb      	ldrh	r3, [r7, #6]
 800e54c:	009b      	lsls	r3, r3, #2
 800e54e:	4618      	mov	r0, r3
 800e550:	f001 fe92 	bl	8010278 <pvPortMalloc>
 800e554:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d00e      	beq.n	800e57a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e55c:	205c      	movs	r0, #92	; 0x5c
 800e55e:	f001 fe8b 	bl	8010278 <pvPortMalloc>
 800e562:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e564:	69fb      	ldr	r3, [r7, #28]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d003      	beq.n	800e572 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e56a:	69fb      	ldr	r3, [r7, #28]
 800e56c:	697a      	ldr	r2, [r7, #20]
 800e56e:	631a      	str	r2, [r3, #48]	; 0x30
 800e570:	e005      	b.n	800e57e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e572:	6978      	ldr	r0, [r7, #20]
 800e574:	f001 ff4c 	bl	8010410 <vPortFree>
 800e578:	e001      	b.n	800e57e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e57a:	2300      	movs	r3, #0
 800e57c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e57e:	69fb      	ldr	r3, [r7, #28]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d017      	beq.n	800e5b4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e584:	69fb      	ldr	r3, [r7, #28]
 800e586:	2200      	movs	r2, #0
 800e588:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e58c:	88fa      	ldrh	r2, [r7, #6]
 800e58e:	2300      	movs	r3, #0
 800e590:	9303      	str	r3, [sp, #12]
 800e592:	69fb      	ldr	r3, [r7, #28]
 800e594:	9302      	str	r3, [sp, #8]
 800e596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e598:	9301      	str	r3, [sp, #4]
 800e59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e59c:	9300      	str	r3, [sp, #0]
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	68b9      	ldr	r1, [r7, #8]
 800e5a2:	68f8      	ldr	r0, [r7, #12]
 800e5a4:	f000 f80e 	bl	800e5c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e5a8:	69f8      	ldr	r0, [r7, #28]
 800e5aa:	f000 f89b 	bl	800e6e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	61bb      	str	r3, [r7, #24]
 800e5b2:	e002      	b.n	800e5ba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e5b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e5b8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e5ba:	69bb      	ldr	r3, [r7, #24]
	}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3720      	adds	r7, #32
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}

0800e5c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b088      	sub	sp, #32
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	60f8      	str	r0, [r7, #12]
 800e5cc:	60b9      	str	r1, [r7, #8]
 800e5ce:	607a      	str	r2, [r7, #4]
 800e5d0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5d4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	009b      	lsls	r3, r3, #2
 800e5da:	461a      	mov	r2, r3
 800e5dc:	21a5      	movs	r1, #165	; 0xa5
 800e5de:	f002 f86d 	bl	80106bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e5ec:	3b01      	subs	r3, #1
 800e5ee:	009b      	lsls	r3, r3, #2
 800e5f0:	4413      	add	r3, r2
 800e5f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e5f4:	69bb      	ldr	r3, [r7, #24]
 800e5f6:	f023 0307 	bic.w	r3, r3, #7
 800e5fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e5fc:	69bb      	ldr	r3, [r7, #24]
 800e5fe:	f003 0307 	and.w	r3, r3, #7
 800e602:	2b00      	cmp	r3, #0
 800e604:	d00a      	beq.n	800e61c <prvInitialiseNewTask+0x58>
	__asm volatile
 800e606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e60a:	f383 8811 	msr	BASEPRI, r3
 800e60e:	f3bf 8f6f 	isb	sy
 800e612:	f3bf 8f4f 	dsb	sy
 800e616:	617b      	str	r3, [r7, #20]
}
 800e618:	bf00      	nop
 800e61a:	e7fe      	b.n	800e61a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d01f      	beq.n	800e662 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e622:	2300      	movs	r3, #0
 800e624:	61fb      	str	r3, [r7, #28]
 800e626:	e012      	b.n	800e64e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e628:	68ba      	ldr	r2, [r7, #8]
 800e62a:	69fb      	ldr	r3, [r7, #28]
 800e62c:	4413      	add	r3, r2
 800e62e:	7819      	ldrb	r1, [r3, #0]
 800e630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e632:	69fb      	ldr	r3, [r7, #28]
 800e634:	4413      	add	r3, r2
 800e636:	3334      	adds	r3, #52	; 0x34
 800e638:	460a      	mov	r2, r1
 800e63a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e63c:	68ba      	ldr	r2, [r7, #8]
 800e63e:	69fb      	ldr	r3, [r7, #28]
 800e640:	4413      	add	r3, r2
 800e642:	781b      	ldrb	r3, [r3, #0]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d006      	beq.n	800e656 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e648:	69fb      	ldr	r3, [r7, #28]
 800e64a:	3301      	adds	r3, #1
 800e64c:	61fb      	str	r3, [r7, #28]
 800e64e:	69fb      	ldr	r3, [r7, #28]
 800e650:	2b0f      	cmp	r3, #15
 800e652:	d9e9      	bls.n	800e628 <prvInitialiseNewTask+0x64>
 800e654:	e000      	b.n	800e658 <prvInitialiseNewTask+0x94>
			{
				break;
 800e656:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e65a:	2200      	movs	r2, #0
 800e65c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e660:	e003      	b.n	800e66a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e664:	2200      	movs	r2, #0
 800e666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e66a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e66c:	2b37      	cmp	r3, #55	; 0x37
 800e66e:	d901      	bls.n	800e674 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e670:	2337      	movs	r3, #55	; 0x37
 800e672:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e676:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e678:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e67c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e67e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e682:	2200      	movs	r2, #0
 800e684:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e688:	3304      	adds	r3, #4
 800e68a:	4618      	mov	r0, r3
 800e68c:	f7fe fe56 	bl	800d33c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e692:	3318      	adds	r3, #24
 800e694:	4618      	mov	r0, r3
 800e696:	f7fe fe51 	bl	800d33c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e69a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e69c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e69e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6a2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e6ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e6be:	683a      	ldr	r2, [r7, #0]
 800e6c0:	68f9      	ldr	r1, [r7, #12]
 800e6c2:	69b8      	ldr	r0, [r7, #24]
 800e6c4:	f001 fb8c 	bl	800fde0 <pxPortInitialiseStack>
 800e6c8:	4602      	mov	r2, r0
 800e6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e6ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d002      	beq.n	800e6da <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e6d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e6d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e6da:	bf00      	nop
 800e6dc:	3720      	adds	r7, #32
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bd80      	pop	{r7, pc}
	...

0800e6e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e6ec:	f001 fca2 	bl	8010034 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e6f0:	4b2d      	ldr	r3, [pc, #180]	; (800e7a8 <prvAddNewTaskToReadyList+0xc4>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	3301      	adds	r3, #1
 800e6f6:	4a2c      	ldr	r2, [pc, #176]	; (800e7a8 <prvAddNewTaskToReadyList+0xc4>)
 800e6f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e6fa:	4b2c      	ldr	r3, [pc, #176]	; (800e7ac <prvAddNewTaskToReadyList+0xc8>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d109      	bne.n	800e716 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e702:	4a2a      	ldr	r2, [pc, #168]	; (800e7ac <prvAddNewTaskToReadyList+0xc8>)
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e708:	4b27      	ldr	r3, [pc, #156]	; (800e7a8 <prvAddNewTaskToReadyList+0xc4>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d110      	bne.n	800e732 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e710:	f000 fd44 	bl	800f19c <prvInitialiseTaskLists>
 800e714:	e00d      	b.n	800e732 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e716:	4b26      	ldr	r3, [pc, #152]	; (800e7b0 <prvAddNewTaskToReadyList+0xcc>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d109      	bne.n	800e732 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e71e:	4b23      	ldr	r3, [pc, #140]	; (800e7ac <prvAddNewTaskToReadyList+0xc8>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e728:	429a      	cmp	r2, r3
 800e72a:	d802      	bhi.n	800e732 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e72c:	4a1f      	ldr	r2, [pc, #124]	; (800e7ac <prvAddNewTaskToReadyList+0xc8>)
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e732:	4b20      	ldr	r3, [pc, #128]	; (800e7b4 <prvAddNewTaskToReadyList+0xd0>)
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	3301      	adds	r3, #1
 800e738:	4a1e      	ldr	r2, [pc, #120]	; (800e7b4 <prvAddNewTaskToReadyList+0xd0>)
 800e73a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e73c:	4b1d      	ldr	r3, [pc, #116]	; (800e7b4 <prvAddNewTaskToReadyList+0xd0>)
 800e73e:	681a      	ldr	r2, [r3, #0]
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e748:	4b1b      	ldr	r3, [pc, #108]	; (800e7b8 <prvAddNewTaskToReadyList+0xd4>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	429a      	cmp	r2, r3
 800e74e:	d903      	bls.n	800e758 <prvAddNewTaskToReadyList+0x74>
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e754:	4a18      	ldr	r2, [pc, #96]	; (800e7b8 <prvAddNewTaskToReadyList+0xd4>)
 800e756:	6013      	str	r3, [r2, #0]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e75c:	4613      	mov	r3, r2
 800e75e:	009b      	lsls	r3, r3, #2
 800e760:	4413      	add	r3, r2
 800e762:	009b      	lsls	r3, r3, #2
 800e764:	4a15      	ldr	r2, [pc, #84]	; (800e7bc <prvAddNewTaskToReadyList+0xd8>)
 800e766:	441a      	add	r2, r3
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	3304      	adds	r3, #4
 800e76c:	4619      	mov	r1, r3
 800e76e:	4610      	mov	r0, r2
 800e770:	f7fe fdf1 	bl	800d356 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e774:	f001 fc8e 	bl	8010094 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e778:	4b0d      	ldr	r3, [pc, #52]	; (800e7b0 <prvAddNewTaskToReadyList+0xcc>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00e      	beq.n	800e79e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e780:	4b0a      	ldr	r3, [pc, #40]	; (800e7ac <prvAddNewTaskToReadyList+0xc8>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e78a:	429a      	cmp	r2, r3
 800e78c:	d207      	bcs.n	800e79e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e78e:	4b0c      	ldr	r3, [pc, #48]	; (800e7c0 <prvAddNewTaskToReadyList+0xdc>)
 800e790:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e794:	601a      	str	r2, [r3, #0]
 800e796:	f3bf 8f4f 	dsb	sy
 800e79a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e79e:	bf00      	nop
 800e7a0:	3708      	adds	r7, #8
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	20000d08 	.word	0x20000d08
 800e7ac:	20000834 	.word	0x20000834
 800e7b0:	20000d14 	.word	0x20000d14
 800e7b4:	20000d24 	.word	0x20000d24
 800e7b8:	20000d10 	.word	0x20000d10
 800e7bc:	20000838 	.word	0x20000838
 800e7c0:	e000ed04 	.word	0xe000ed04

0800e7c4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b08a      	sub	sp, #40	; 0x28
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
 800e7cc:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d10a      	bne.n	800e7ee <vTaskDelayUntil+0x2a>
	__asm volatile
 800e7d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7dc:	f383 8811 	msr	BASEPRI, r3
 800e7e0:	f3bf 8f6f 	isb	sy
 800e7e4:	f3bf 8f4f 	dsb	sy
 800e7e8:	617b      	str	r3, [r7, #20]
}
 800e7ea:	bf00      	nop
 800e7ec:	e7fe      	b.n	800e7ec <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d10a      	bne.n	800e80a <vTaskDelayUntil+0x46>
	__asm volatile
 800e7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7f8:	f383 8811 	msr	BASEPRI, r3
 800e7fc:	f3bf 8f6f 	isb	sy
 800e800:	f3bf 8f4f 	dsb	sy
 800e804:	613b      	str	r3, [r7, #16]
}
 800e806:	bf00      	nop
 800e808:	e7fe      	b.n	800e808 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800e80a:	4b2a      	ldr	r3, [pc, #168]	; (800e8b4 <vTaskDelayUntil+0xf0>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d00a      	beq.n	800e828 <vTaskDelayUntil+0x64>
	__asm volatile
 800e812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e816:	f383 8811 	msr	BASEPRI, r3
 800e81a:	f3bf 8f6f 	isb	sy
 800e81e:	f3bf 8f4f 	dsb	sy
 800e822:	60fb      	str	r3, [r7, #12]
}
 800e824:	bf00      	nop
 800e826:	e7fe      	b.n	800e826 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800e828:	f000 f8e4 	bl	800e9f4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800e82c:	4b22      	ldr	r3, [pc, #136]	; (800e8b8 <vTaskDelayUntil+0xf4>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	683a      	ldr	r2, [r7, #0]
 800e838:	4413      	add	r3, r2
 800e83a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	6a3a      	ldr	r2, [r7, #32]
 800e842:	429a      	cmp	r2, r3
 800e844:	d20b      	bcs.n	800e85e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	69fa      	ldr	r2, [r7, #28]
 800e84c:	429a      	cmp	r2, r3
 800e84e:	d211      	bcs.n	800e874 <vTaskDelayUntil+0xb0>
 800e850:	69fa      	ldr	r2, [r7, #28]
 800e852:	6a3b      	ldr	r3, [r7, #32]
 800e854:	429a      	cmp	r2, r3
 800e856:	d90d      	bls.n	800e874 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800e858:	2301      	movs	r3, #1
 800e85a:	627b      	str	r3, [r7, #36]	; 0x24
 800e85c:	e00a      	b.n	800e874 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	69fa      	ldr	r2, [r7, #28]
 800e864:	429a      	cmp	r2, r3
 800e866:	d303      	bcc.n	800e870 <vTaskDelayUntil+0xac>
 800e868:	69fa      	ldr	r2, [r7, #28]
 800e86a:	6a3b      	ldr	r3, [r7, #32]
 800e86c:	429a      	cmp	r2, r3
 800e86e:	d901      	bls.n	800e874 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800e870:	2301      	movs	r3, #1
 800e872:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	69fa      	ldr	r2, [r7, #28]
 800e878:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800e87a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d006      	beq.n	800e88e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800e880:	69fa      	ldr	r2, [r7, #28]
 800e882:	6a3b      	ldr	r3, [r7, #32]
 800e884:	1ad3      	subs	r3, r2, r3
 800e886:	2100      	movs	r1, #0
 800e888:	4618      	mov	r0, r3
 800e88a:	f000 fee7 	bl	800f65c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800e88e:	f000 f8bf 	bl	800ea10 <xTaskResumeAll>
 800e892:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e894:	69bb      	ldr	r3, [r7, #24]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d107      	bne.n	800e8aa <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800e89a:	4b08      	ldr	r3, [pc, #32]	; (800e8bc <vTaskDelayUntil+0xf8>)
 800e89c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e8a0:	601a      	str	r2, [r3, #0]
 800e8a2:	f3bf 8f4f 	dsb	sy
 800e8a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e8aa:	bf00      	nop
 800e8ac:	3728      	adds	r7, #40	; 0x28
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	bd80      	pop	{r7, pc}
 800e8b2:	bf00      	nop
 800e8b4:	20000d30 	.word	0x20000d30
 800e8b8:	20000d0c 	.word	0x20000d0c
 800e8bc:	e000ed04 	.word	0xe000ed04

0800e8c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d017      	beq.n	800e902 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e8d2:	4b13      	ldr	r3, [pc, #76]	; (800e920 <vTaskDelay+0x60>)
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d00a      	beq.n	800e8f0 <vTaskDelay+0x30>
	__asm volatile
 800e8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8de:	f383 8811 	msr	BASEPRI, r3
 800e8e2:	f3bf 8f6f 	isb	sy
 800e8e6:	f3bf 8f4f 	dsb	sy
 800e8ea:	60bb      	str	r3, [r7, #8]
}
 800e8ec:	bf00      	nop
 800e8ee:	e7fe      	b.n	800e8ee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e8f0:	f000 f880 	bl	800e9f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e8f4:	2100      	movs	r1, #0
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	f000 feb0 	bl	800f65c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e8fc:	f000 f888 	bl	800ea10 <xTaskResumeAll>
 800e900:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d107      	bne.n	800e918 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e908:	4b06      	ldr	r3, [pc, #24]	; (800e924 <vTaskDelay+0x64>)
 800e90a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e90e:	601a      	str	r2, [r3, #0]
 800e910:	f3bf 8f4f 	dsb	sy
 800e914:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e918:	bf00      	nop
 800e91a:	3710      	adds	r7, #16
 800e91c:	46bd      	mov	sp, r7
 800e91e:	bd80      	pop	{r7, pc}
 800e920:	20000d30 	.word	0x20000d30
 800e924:	e000ed04 	.word	0xe000ed04

0800e928 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b08a      	sub	sp, #40	; 0x28
 800e92c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e92e:	2300      	movs	r3, #0
 800e930:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e932:	2300      	movs	r3, #0
 800e934:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e936:	463a      	mov	r2, r7
 800e938:	1d39      	adds	r1, r7, #4
 800e93a:	f107 0308 	add.w	r3, r7, #8
 800e93e:	4618      	mov	r0, r3
 800e940:	f7fe faba 	bl	800ceb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e944:	6839      	ldr	r1, [r7, #0]
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	68ba      	ldr	r2, [r7, #8]
 800e94a:	9202      	str	r2, [sp, #8]
 800e94c:	9301      	str	r3, [sp, #4]
 800e94e:	2300      	movs	r3, #0
 800e950:	9300      	str	r3, [sp, #0]
 800e952:	2300      	movs	r3, #0
 800e954:	460a      	mov	r2, r1
 800e956:	4921      	ldr	r1, [pc, #132]	; (800e9dc <vTaskStartScheduler+0xb4>)
 800e958:	4821      	ldr	r0, [pc, #132]	; (800e9e0 <vTaskStartScheduler+0xb8>)
 800e95a:	f7ff fd91 	bl	800e480 <xTaskCreateStatic>
 800e95e:	4603      	mov	r3, r0
 800e960:	4a20      	ldr	r2, [pc, #128]	; (800e9e4 <vTaskStartScheduler+0xbc>)
 800e962:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e964:	4b1f      	ldr	r3, [pc, #124]	; (800e9e4 <vTaskStartScheduler+0xbc>)
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d002      	beq.n	800e972 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e96c:	2301      	movs	r3, #1
 800e96e:	617b      	str	r3, [r7, #20]
 800e970:	e001      	b.n	800e976 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e972:	2300      	movs	r3, #0
 800e974:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e976:	697b      	ldr	r3, [r7, #20]
 800e978:	2b01      	cmp	r3, #1
 800e97a:	d102      	bne.n	800e982 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e97c:	f000 fec2 	bl	800f704 <xTimerCreateTimerTask>
 800e980:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e982:	697b      	ldr	r3, [r7, #20]
 800e984:	2b01      	cmp	r3, #1
 800e986:	d116      	bne.n	800e9b6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800e988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e98c:	f383 8811 	msr	BASEPRI, r3
 800e990:	f3bf 8f6f 	isb	sy
 800e994:	f3bf 8f4f 	dsb	sy
 800e998:	613b      	str	r3, [r7, #16]
}
 800e99a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e99c:	4b12      	ldr	r3, [pc, #72]	; (800e9e8 <vTaskStartScheduler+0xc0>)
 800e99e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e9a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e9a4:	4b11      	ldr	r3, [pc, #68]	; (800e9ec <vTaskStartScheduler+0xc4>)
 800e9a6:	2201      	movs	r2, #1
 800e9a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e9aa:	4b11      	ldr	r3, [pc, #68]	; (800e9f0 <vTaskStartScheduler+0xc8>)
 800e9ac:	2200      	movs	r2, #0
 800e9ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e9b0:	f001 fa9e 	bl	800fef0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e9b4:	e00e      	b.n	800e9d4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e9bc:	d10a      	bne.n	800e9d4 <vTaskStartScheduler+0xac>
	__asm volatile
 800e9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9c2:	f383 8811 	msr	BASEPRI, r3
 800e9c6:	f3bf 8f6f 	isb	sy
 800e9ca:	f3bf 8f4f 	dsb	sy
 800e9ce:	60fb      	str	r3, [r7, #12]
}
 800e9d0:	bf00      	nop
 800e9d2:	e7fe      	b.n	800e9d2 <vTaskStartScheduler+0xaa>
}
 800e9d4:	bf00      	nop
 800e9d6:	3718      	adds	r7, #24
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bd80      	pop	{r7, pc}
 800e9dc:	080119c0 	.word	0x080119c0
 800e9e0:	0800f16d 	.word	0x0800f16d
 800e9e4:	20000d2c 	.word	0x20000d2c
 800e9e8:	20000d28 	.word	0x20000d28
 800e9ec:	20000d14 	.word	0x20000d14
 800e9f0:	20000d0c 	.word	0x20000d0c

0800e9f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e9f4:	b480      	push	{r7}
 800e9f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e9f8:	4b04      	ldr	r3, [pc, #16]	; (800ea0c <vTaskSuspendAll+0x18>)
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	3301      	adds	r3, #1
 800e9fe:	4a03      	ldr	r2, [pc, #12]	; (800ea0c <vTaskSuspendAll+0x18>)
 800ea00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ea02:	bf00      	nop
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr
 800ea0c:	20000d30 	.word	0x20000d30

0800ea10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b084      	sub	sp, #16
 800ea14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ea16:	2300      	movs	r3, #0
 800ea18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ea1e:	4b42      	ldr	r3, [pc, #264]	; (800eb28 <xTaskResumeAll+0x118>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d10a      	bne.n	800ea3c <xTaskResumeAll+0x2c>
	__asm volatile
 800ea26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea2a:	f383 8811 	msr	BASEPRI, r3
 800ea2e:	f3bf 8f6f 	isb	sy
 800ea32:	f3bf 8f4f 	dsb	sy
 800ea36:	603b      	str	r3, [r7, #0]
}
 800ea38:	bf00      	nop
 800ea3a:	e7fe      	b.n	800ea3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ea3c:	f001 fafa 	bl	8010034 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ea40:	4b39      	ldr	r3, [pc, #228]	; (800eb28 <xTaskResumeAll+0x118>)
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	3b01      	subs	r3, #1
 800ea46:	4a38      	ldr	r2, [pc, #224]	; (800eb28 <xTaskResumeAll+0x118>)
 800ea48:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ea4a:	4b37      	ldr	r3, [pc, #220]	; (800eb28 <xTaskResumeAll+0x118>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d162      	bne.n	800eb18 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ea52:	4b36      	ldr	r3, [pc, #216]	; (800eb2c <xTaskResumeAll+0x11c>)
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d05e      	beq.n	800eb18 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ea5a:	e02f      	b.n	800eabc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea5c:	4b34      	ldr	r3, [pc, #208]	; (800eb30 <xTaskResumeAll+0x120>)
 800ea5e:	68db      	ldr	r3, [r3, #12]
 800ea60:	68db      	ldr	r3, [r3, #12]
 800ea62:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	3318      	adds	r3, #24
 800ea68:	4618      	mov	r0, r3
 800ea6a:	f7fe fcd1 	bl	800d410 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	3304      	adds	r3, #4
 800ea72:	4618      	mov	r0, r3
 800ea74:	f7fe fccc 	bl	800d410 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea7c:	4b2d      	ldr	r3, [pc, #180]	; (800eb34 <xTaskResumeAll+0x124>)
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	429a      	cmp	r2, r3
 800ea82:	d903      	bls.n	800ea8c <xTaskResumeAll+0x7c>
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea88:	4a2a      	ldr	r2, [pc, #168]	; (800eb34 <xTaskResumeAll+0x124>)
 800ea8a:	6013      	str	r3, [r2, #0]
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea90:	4613      	mov	r3, r2
 800ea92:	009b      	lsls	r3, r3, #2
 800ea94:	4413      	add	r3, r2
 800ea96:	009b      	lsls	r3, r3, #2
 800ea98:	4a27      	ldr	r2, [pc, #156]	; (800eb38 <xTaskResumeAll+0x128>)
 800ea9a:	441a      	add	r2, r3
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	3304      	adds	r3, #4
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	4610      	mov	r0, r2
 800eaa4:	f7fe fc57 	bl	800d356 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eaac:	4b23      	ldr	r3, [pc, #140]	; (800eb3c <xTaskResumeAll+0x12c>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eab2:	429a      	cmp	r2, r3
 800eab4:	d302      	bcc.n	800eabc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800eab6:	4b22      	ldr	r3, [pc, #136]	; (800eb40 <xTaskResumeAll+0x130>)
 800eab8:	2201      	movs	r2, #1
 800eaba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eabc:	4b1c      	ldr	r3, [pc, #112]	; (800eb30 <xTaskResumeAll+0x120>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d1cb      	bne.n	800ea5c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d001      	beq.n	800eace <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800eaca:	f000 fc05 	bl	800f2d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800eace:	4b1d      	ldr	r3, [pc, #116]	; (800eb44 <xTaskResumeAll+0x134>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d010      	beq.n	800eafc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800eada:	f000 f859 	bl	800eb90 <xTaskIncrementTick>
 800eade:	4603      	mov	r3, r0
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d002      	beq.n	800eaea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800eae4:	4b16      	ldr	r3, [pc, #88]	; (800eb40 <xTaskResumeAll+0x130>)
 800eae6:	2201      	movs	r2, #1
 800eae8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	3b01      	subs	r3, #1
 800eaee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d1f1      	bne.n	800eada <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800eaf6:	4b13      	ldr	r3, [pc, #76]	; (800eb44 <xTaskResumeAll+0x134>)
 800eaf8:	2200      	movs	r2, #0
 800eafa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800eafc:	4b10      	ldr	r3, [pc, #64]	; (800eb40 <xTaskResumeAll+0x130>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d009      	beq.n	800eb18 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800eb04:	2301      	movs	r3, #1
 800eb06:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800eb08:	4b0f      	ldr	r3, [pc, #60]	; (800eb48 <xTaskResumeAll+0x138>)
 800eb0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb0e:	601a      	str	r2, [r3, #0]
 800eb10:	f3bf 8f4f 	dsb	sy
 800eb14:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800eb18:	f001 fabc 	bl	8010094 <vPortExitCritical>

	return xAlreadyYielded;
 800eb1c:	68bb      	ldr	r3, [r7, #8]
}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3710      	adds	r7, #16
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}
 800eb26:	bf00      	nop
 800eb28:	20000d30 	.word	0x20000d30
 800eb2c:	20000d08 	.word	0x20000d08
 800eb30:	20000cc8 	.word	0x20000cc8
 800eb34:	20000d10 	.word	0x20000d10
 800eb38:	20000838 	.word	0x20000838
 800eb3c:	20000834 	.word	0x20000834
 800eb40:	20000d1c 	.word	0x20000d1c
 800eb44:	20000d18 	.word	0x20000d18
 800eb48:	e000ed04 	.word	0xe000ed04

0800eb4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b083      	sub	sp, #12
 800eb50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800eb52:	4b05      	ldr	r3, [pc, #20]	; (800eb68 <xTaskGetTickCount+0x1c>)
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800eb58:	687b      	ldr	r3, [r7, #4]
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	370c      	adds	r7, #12
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr
 800eb66:	bf00      	nop
 800eb68:	20000d0c 	.word	0x20000d0c

0800eb6c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800eb72:	f001 fb41 	bl	80101f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800eb76:	2300      	movs	r3, #0
 800eb78:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800eb7a:	4b04      	ldr	r3, [pc, #16]	; (800eb8c <xTaskGetTickCountFromISR+0x20>)
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb80:	683b      	ldr	r3, [r7, #0]
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	3708      	adds	r7, #8
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bd80      	pop	{r7, pc}
 800eb8a:	bf00      	nop
 800eb8c:	20000d0c 	.word	0x20000d0c

0800eb90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b086      	sub	sp, #24
 800eb94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800eb96:	2300      	movs	r3, #0
 800eb98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb9a:	4b4f      	ldr	r3, [pc, #316]	; (800ecd8 <xTaskIncrementTick+0x148>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	f040 808f 	bne.w	800ecc2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800eba4:	4b4d      	ldr	r3, [pc, #308]	; (800ecdc <xTaskIncrementTick+0x14c>)
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ebac:	4a4b      	ldr	r2, [pc, #300]	; (800ecdc <xTaskIncrementTick+0x14c>)
 800ebae:	693b      	ldr	r3, [r7, #16]
 800ebb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ebb2:	693b      	ldr	r3, [r7, #16]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d120      	bne.n	800ebfa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ebb8:	4b49      	ldr	r3, [pc, #292]	; (800ece0 <xTaskIncrementTick+0x150>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d00a      	beq.n	800ebd8 <xTaskIncrementTick+0x48>
	__asm volatile
 800ebc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebc6:	f383 8811 	msr	BASEPRI, r3
 800ebca:	f3bf 8f6f 	isb	sy
 800ebce:	f3bf 8f4f 	dsb	sy
 800ebd2:	603b      	str	r3, [r7, #0]
}
 800ebd4:	bf00      	nop
 800ebd6:	e7fe      	b.n	800ebd6 <xTaskIncrementTick+0x46>
 800ebd8:	4b41      	ldr	r3, [pc, #260]	; (800ece0 <xTaskIncrementTick+0x150>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	60fb      	str	r3, [r7, #12]
 800ebde:	4b41      	ldr	r3, [pc, #260]	; (800ece4 <xTaskIncrementTick+0x154>)
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	4a3f      	ldr	r2, [pc, #252]	; (800ece0 <xTaskIncrementTick+0x150>)
 800ebe4:	6013      	str	r3, [r2, #0]
 800ebe6:	4a3f      	ldr	r2, [pc, #252]	; (800ece4 <xTaskIncrementTick+0x154>)
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	6013      	str	r3, [r2, #0]
 800ebec:	4b3e      	ldr	r3, [pc, #248]	; (800ece8 <xTaskIncrementTick+0x158>)
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	3301      	adds	r3, #1
 800ebf2:	4a3d      	ldr	r2, [pc, #244]	; (800ece8 <xTaskIncrementTick+0x158>)
 800ebf4:	6013      	str	r3, [r2, #0]
 800ebf6:	f000 fb6f 	bl	800f2d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ebfa:	4b3c      	ldr	r3, [pc, #240]	; (800ecec <xTaskIncrementTick+0x15c>)
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	693a      	ldr	r2, [r7, #16]
 800ec00:	429a      	cmp	r2, r3
 800ec02:	d349      	bcc.n	800ec98 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ec04:	4b36      	ldr	r3, [pc, #216]	; (800ece0 <xTaskIncrementTick+0x150>)
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d104      	bne.n	800ec18 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec0e:	4b37      	ldr	r3, [pc, #220]	; (800ecec <xTaskIncrementTick+0x15c>)
 800ec10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec14:	601a      	str	r2, [r3, #0]
					break;
 800ec16:	e03f      	b.n	800ec98 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec18:	4b31      	ldr	r3, [pc, #196]	; (800ece0 <xTaskIncrementTick+0x150>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	68db      	ldr	r3, [r3, #12]
 800ec1e:	68db      	ldr	r3, [r3, #12]
 800ec20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ec22:	68bb      	ldr	r3, [r7, #8]
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ec28:	693a      	ldr	r2, [r7, #16]
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	429a      	cmp	r2, r3
 800ec2e:	d203      	bcs.n	800ec38 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ec30:	4a2e      	ldr	r2, [pc, #184]	; (800ecec <xTaskIncrementTick+0x15c>)
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ec36:	e02f      	b.n	800ec98 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	3304      	adds	r3, #4
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	f7fe fbe7 	bl	800d410 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ec42:	68bb      	ldr	r3, [r7, #8]
 800ec44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d004      	beq.n	800ec54 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ec4a:	68bb      	ldr	r3, [r7, #8]
 800ec4c:	3318      	adds	r3, #24
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f7fe fbde 	bl	800d410 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ec54:	68bb      	ldr	r3, [r7, #8]
 800ec56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec58:	4b25      	ldr	r3, [pc, #148]	; (800ecf0 <xTaskIncrementTick+0x160>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d903      	bls.n	800ec68 <xTaskIncrementTick+0xd8>
 800ec60:	68bb      	ldr	r3, [r7, #8]
 800ec62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec64:	4a22      	ldr	r2, [pc, #136]	; (800ecf0 <xTaskIncrementTick+0x160>)
 800ec66:	6013      	str	r3, [r2, #0]
 800ec68:	68bb      	ldr	r3, [r7, #8]
 800ec6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec6c:	4613      	mov	r3, r2
 800ec6e:	009b      	lsls	r3, r3, #2
 800ec70:	4413      	add	r3, r2
 800ec72:	009b      	lsls	r3, r3, #2
 800ec74:	4a1f      	ldr	r2, [pc, #124]	; (800ecf4 <xTaskIncrementTick+0x164>)
 800ec76:	441a      	add	r2, r3
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	3304      	adds	r3, #4
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	4610      	mov	r0, r2
 800ec80:	f7fe fb69 	bl	800d356 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ec84:	68bb      	ldr	r3, [r7, #8]
 800ec86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec88:	4b1b      	ldr	r3, [pc, #108]	; (800ecf8 <xTaskIncrementTick+0x168>)
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	d3b8      	bcc.n	800ec04 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ec92:	2301      	movs	r3, #1
 800ec94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ec96:	e7b5      	b.n	800ec04 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ec98:	4b17      	ldr	r3, [pc, #92]	; (800ecf8 <xTaskIncrementTick+0x168>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec9e:	4915      	ldr	r1, [pc, #84]	; (800ecf4 <xTaskIncrementTick+0x164>)
 800eca0:	4613      	mov	r3, r2
 800eca2:	009b      	lsls	r3, r3, #2
 800eca4:	4413      	add	r3, r2
 800eca6:	009b      	lsls	r3, r3, #2
 800eca8:	440b      	add	r3, r1
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	2b01      	cmp	r3, #1
 800ecae:	d901      	bls.n	800ecb4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ecb4:	4b11      	ldr	r3, [pc, #68]	; (800ecfc <xTaskIncrementTick+0x16c>)
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d007      	beq.n	800eccc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	617b      	str	r3, [r7, #20]
 800ecc0:	e004      	b.n	800eccc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ecc2:	4b0f      	ldr	r3, [pc, #60]	; (800ed00 <xTaskIncrementTick+0x170>)
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	3301      	adds	r3, #1
 800ecc8:	4a0d      	ldr	r2, [pc, #52]	; (800ed00 <xTaskIncrementTick+0x170>)
 800ecca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800eccc:	697b      	ldr	r3, [r7, #20]
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3718      	adds	r7, #24
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}
 800ecd6:	bf00      	nop
 800ecd8:	20000d30 	.word	0x20000d30
 800ecdc:	20000d0c 	.word	0x20000d0c
 800ece0:	20000cc0 	.word	0x20000cc0
 800ece4:	20000cc4 	.word	0x20000cc4
 800ece8:	20000d20 	.word	0x20000d20
 800ecec:	20000d28 	.word	0x20000d28
 800ecf0:	20000d10 	.word	0x20000d10
 800ecf4:	20000838 	.word	0x20000838
 800ecf8:	20000834 	.word	0x20000834
 800ecfc:	20000d1c 	.word	0x20000d1c
 800ed00:	20000d18 	.word	0x20000d18

0800ed04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ed04:	b480      	push	{r7}
 800ed06:	b085      	sub	sp, #20
 800ed08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ed0a:	4b28      	ldr	r3, [pc, #160]	; (800edac <vTaskSwitchContext+0xa8>)
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d003      	beq.n	800ed1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ed12:	4b27      	ldr	r3, [pc, #156]	; (800edb0 <vTaskSwitchContext+0xac>)
 800ed14:	2201      	movs	r2, #1
 800ed16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ed18:	e041      	b.n	800ed9e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800ed1a:	4b25      	ldr	r3, [pc, #148]	; (800edb0 <vTaskSwitchContext+0xac>)
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed20:	4b24      	ldr	r3, [pc, #144]	; (800edb4 <vTaskSwitchContext+0xb0>)
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	60fb      	str	r3, [r7, #12]
 800ed26:	e010      	b.n	800ed4a <vTaskSwitchContext+0x46>
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d10a      	bne.n	800ed44 <vTaskSwitchContext+0x40>
	__asm volatile
 800ed2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed32:	f383 8811 	msr	BASEPRI, r3
 800ed36:	f3bf 8f6f 	isb	sy
 800ed3a:	f3bf 8f4f 	dsb	sy
 800ed3e:	607b      	str	r3, [r7, #4]
}
 800ed40:	bf00      	nop
 800ed42:	e7fe      	b.n	800ed42 <vTaskSwitchContext+0x3e>
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	3b01      	subs	r3, #1
 800ed48:	60fb      	str	r3, [r7, #12]
 800ed4a:	491b      	ldr	r1, [pc, #108]	; (800edb8 <vTaskSwitchContext+0xb4>)
 800ed4c:	68fa      	ldr	r2, [r7, #12]
 800ed4e:	4613      	mov	r3, r2
 800ed50:	009b      	lsls	r3, r3, #2
 800ed52:	4413      	add	r3, r2
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	440b      	add	r3, r1
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d0e4      	beq.n	800ed28 <vTaskSwitchContext+0x24>
 800ed5e:	68fa      	ldr	r2, [r7, #12]
 800ed60:	4613      	mov	r3, r2
 800ed62:	009b      	lsls	r3, r3, #2
 800ed64:	4413      	add	r3, r2
 800ed66:	009b      	lsls	r3, r3, #2
 800ed68:	4a13      	ldr	r2, [pc, #76]	; (800edb8 <vTaskSwitchContext+0xb4>)
 800ed6a:	4413      	add	r3, r2
 800ed6c:	60bb      	str	r3, [r7, #8]
 800ed6e:	68bb      	ldr	r3, [r7, #8]
 800ed70:	685b      	ldr	r3, [r3, #4]
 800ed72:	685a      	ldr	r2, [r3, #4]
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	605a      	str	r2, [r3, #4]
 800ed78:	68bb      	ldr	r3, [r7, #8]
 800ed7a:	685a      	ldr	r2, [r3, #4]
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	3308      	adds	r3, #8
 800ed80:	429a      	cmp	r2, r3
 800ed82:	d104      	bne.n	800ed8e <vTaskSwitchContext+0x8a>
 800ed84:	68bb      	ldr	r3, [r7, #8]
 800ed86:	685b      	ldr	r3, [r3, #4]
 800ed88:	685a      	ldr	r2, [r3, #4]
 800ed8a:	68bb      	ldr	r3, [r7, #8]
 800ed8c:	605a      	str	r2, [r3, #4]
 800ed8e:	68bb      	ldr	r3, [r7, #8]
 800ed90:	685b      	ldr	r3, [r3, #4]
 800ed92:	68db      	ldr	r3, [r3, #12]
 800ed94:	4a09      	ldr	r2, [pc, #36]	; (800edbc <vTaskSwitchContext+0xb8>)
 800ed96:	6013      	str	r3, [r2, #0]
 800ed98:	4a06      	ldr	r2, [pc, #24]	; (800edb4 <vTaskSwitchContext+0xb0>)
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	6013      	str	r3, [r2, #0]
}
 800ed9e:	bf00      	nop
 800eda0:	3714      	adds	r7, #20
 800eda2:	46bd      	mov	sp, r7
 800eda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda8:	4770      	bx	lr
 800edaa:	bf00      	nop
 800edac:	20000d30 	.word	0x20000d30
 800edb0:	20000d1c 	.word	0x20000d1c
 800edb4:	20000d10 	.word	0x20000d10
 800edb8:	20000838 	.word	0x20000838
 800edbc:	20000834 	.word	0x20000834

0800edc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b084      	sub	sp, #16
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d10a      	bne.n	800ede6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800edd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edd4:	f383 8811 	msr	BASEPRI, r3
 800edd8:	f3bf 8f6f 	isb	sy
 800eddc:	f3bf 8f4f 	dsb	sy
 800ede0:	60fb      	str	r3, [r7, #12]
}
 800ede2:	bf00      	nop
 800ede4:	e7fe      	b.n	800ede4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ede6:	4b07      	ldr	r3, [pc, #28]	; (800ee04 <vTaskPlaceOnEventList+0x44>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	3318      	adds	r3, #24
 800edec:	4619      	mov	r1, r3
 800edee:	6878      	ldr	r0, [r7, #4]
 800edf0:	f7fe fad5 	bl	800d39e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800edf4:	2101      	movs	r1, #1
 800edf6:	6838      	ldr	r0, [r7, #0]
 800edf8:	f000 fc30 	bl	800f65c <prvAddCurrentTaskToDelayedList>
}
 800edfc:	bf00      	nop
 800edfe:	3710      	adds	r7, #16
 800ee00:	46bd      	mov	sp, r7
 800ee02:	bd80      	pop	{r7, pc}
 800ee04:	20000834 	.word	0x20000834

0800ee08 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b086      	sub	sp, #24
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	60f8      	str	r0, [r7, #12]
 800ee10:	60b9      	str	r1, [r7, #8]
 800ee12:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d10a      	bne.n	800ee30 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800ee1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee1e:	f383 8811 	msr	BASEPRI, r3
 800ee22:	f3bf 8f6f 	isb	sy
 800ee26:	f3bf 8f4f 	dsb	sy
 800ee2a:	617b      	str	r3, [r7, #20]
}
 800ee2c:	bf00      	nop
 800ee2e:	e7fe      	b.n	800ee2e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800ee30:	4b11      	ldr	r3, [pc, #68]	; (800ee78 <vTaskPlaceOnUnorderedEventList+0x70>)
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d10a      	bne.n	800ee4e <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800ee38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee3c:	f383 8811 	msr	BASEPRI, r3
 800ee40:	f3bf 8f6f 	isb	sy
 800ee44:	f3bf 8f4f 	dsb	sy
 800ee48:	613b      	str	r3, [r7, #16]
}
 800ee4a:	bf00      	nop
 800ee4c:	e7fe      	b.n	800ee4c <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800ee4e:	4b0b      	ldr	r3, [pc, #44]	; (800ee7c <vTaskPlaceOnUnorderedEventList+0x74>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	68ba      	ldr	r2, [r7, #8]
 800ee54:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800ee58:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ee5a:	4b08      	ldr	r3, [pc, #32]	; (800ee7c <vTaskPlaceOnUnorderedEventList+0x74>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	3318      	adds	r3, #24
 800ee60:	4619      	mov	r1, r3
 800ee62:	68f8      	ldr	r0, [r7, #12]
 800ee64:	f7fe fa77 	bl	800d356 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ee68:	2101      	movs	r1, #1
 800ee6a:	6878      	ldr	r0, [r7, #4]
 800ee6c:	f000 fbf6 	bl	800f65c <prvAddCurrentTaskToDelayedList>
}
 800ee70:	bf00      	nop
 800ee72:	3718      	adds	r7, #24
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}
 800ee78:	20000d30 	.word	0x20000d30
 800ee7c:	20000834 	.word	0x20000834

0800ee80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b086      	sub	sp, #24
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	60f8      	str	r0, [r7, #12]
 800ee88:	60b9      	str	r1, [r7, #8]
 800ee8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d10a      	bne.n	800eea8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ee92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee96:	f383 8811 	msr	BASEPRI, r3
 800ee9a:	f3bf 8f6f 	isb	sy
 800ee9e:	f3bf 8f4f 	dsb	sy
 800eea2:	617b      	str	r3, [r7, #20]
}
 800eea4:	bf00      	nop
 800eea6:	e7fe      	b.n	800eea6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eea8:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <vTaskPlaceOnEventListRestricted+0x54>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	3318      	adds	r3, #24
 800eeae:	4619      	mov	r1, r3
 800eeb0:	68f8      	ldr	r0, [r7, #12]
 800eeb2:	f7fe fa50 	bl	800d356 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d002      	beq.n	800eec2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800eebc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eec0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800eec2:	6879      	ldr	r1, [r7, #4]
 800eec4:	68b8      	ldr	r0, [r7, #8]
 800eec6:	f000 fbc9 	bl	800f65c <prvAddCurrentTaskToDelayedList>
	}
 800eeca:	bf00      	nop
 800eecc:	3718      	adds	r7, #24
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
 800eed2:	bf00      	nop
 800eed4:	20000834 	.word	0x20000834

0800eed8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b086      	sub	sp, #24
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	68db      	ldr	r3, [r3, #12]
 800eee4:	68db      	ldr	r3, [r3, #12]
 800eee6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800eee8:	693b      	ldr	r3, [r7, #16]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d10a      	bne.n	800ef04 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800eeee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eef2:	f383 8811 	msr	BASEPRI, r3
 800eef6:	f3bf 8f6f 	isb	sy
 800eefa:	f3bf 8f4f 	dsb	sy
 800eefe:	60fb      	str	r3, [r7, #12]
}
 800ef00:	bf00      	nop
 800ef02:	e7fe      	b.n	800ef02 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	3318      	adds	r3, #24
 800ef08:	4618      	mov	r0, r3
 800ef0a:	f7fe fa81 	bl	800d410 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ef0e:	4b1e      	ldr	r3, [pc, #120]	; (800ef88 <xTaskRemoveFromEventList+0xb0>)
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d11d      	bne.n	800ef52 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ef16:	693b      	ldr	r3, [r7, #16]
 800ef18:	3304      	adds	r3, #4
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f7fe fa78 	bl	800d410 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ef20:	693b      	ldr	r3, [r7, #16]
 800ef22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef24:	4b19      	ldr	r3, [pc, #100]	; (800ef8c <xTaskRemoveFromEventList+0xb4>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	429a      	cmp	r2, r3
 800ef2a:	d903      	bls.n	800ef34 <xTaskRemoveFromEventList+0x5c>
 800ef2c:	693b      	ldr	r3, [r7, #16]
 800ef2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef30:	4a16      	ldr	r2, [pc, #88]	; (800ef8c <xTaskRemoveFromEventList+0xb4>)
 800ef32:	6013      	str	r3, [r2, #0]
 800ef34:	693b      	ldr	r3, [r7, #16]
 800ef36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef38:	4613      	mov	r3, r2
 800ef3a:	009b      	lsls	r3, r3, #2
 800ef3c:	4413      	add	r3, r2
 800ef3e:	009b      	lsls	r3, r3, #2
 800ef40:	4a13      	ldr	r2, [pc, #76]	; (800ef90 <xTaskRemoveFromEventList+0xb8>)
 800ef42:	441a      	add	r2, r3
 800ef44:	693b      	ldr	r3, [r7, #16]
 800ef46:	3304      	adds	r3, #4
 800ef48:	4619      	mov	r1, r3
 800ef4a:	4610      	mov	r0, r2
 800ef4c:	f7fe fa03 	bl	800d356 <vListInsertEnd>
 800ef50:	e005      	b.n	800ef5e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	3318      	adds	r3, #24
 800ef56:	4619      	mov	r1, r3
 800ef58:	480e      	ldr	r0, [pc, #56]	; (800ef94 <xTaskRemoveFromEventList+0xbc>)
 800ef5a:	f7fe f9fc 	bl	800d356 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef62:	4b0d      	ldr	r3, [pc, #52]	; (800ef98 <xTaskRemoveFromEventList+0xc0>)
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef68:	429a      	cmp	r2, r3
 800ef6a:	d905      	bls.n	800ef78 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ef70:	4b0a      	ldr	r3, [pc, #40]	; (800ef9c <xTaskRemoveFromEventList+0xc4>)
 800ef72:	2201      	movs	r2, #1
 800ef74:	601a      	str	r2, [r3, #0]
 800ef76:	e001      	b.n	800ef7c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ef7c:	697b      	ldr	r3, [r7, #20]
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3718      	adds	r7, #24
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	20000d30 	.word	0x20000d30
 800ef8c:	20000d10 	.word	0x20000d10
 800ef90:	20000838 	.word	0x20000838
 800ef94:	20000cc8 	.word	0x20000cc8
 800ef98:	20000834 	.word	0x20000834
 800ef9c:	20000d1c 	.word	0x20000d1c

0800efa0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b086      	sub	sp, #24
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800efaa:	4b29      	ldr	r3, [pc, #164]	; (800f050 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d10a      	bne.n	800efc8 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800efb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efb6:	f383 8811 	msr	BASEPRI, r3
 800efba:	f3bf 8f6f 	isb	sy
 800efbe:	f3bf 8f4f 	dsb	sy
 800efc2:	613b      	str	r3, [r7, #16]
}
 800efc4:	bf00      	nop
 800efc6:	e7fe      	b.n	800efc6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800efc8:	683b      	ldr	r3, [r7, #0]
 800efca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	68db      	ldr	r3, [r3, #12]
 800efd6:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d10a      	bne.n	800eff4 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800efde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efe2:	f383 8811 	msr	BASEPRI, r3
 800efe6:	f3bf 8f6f 	isb	sy
 800efea:	f3bf 8f4f 	dsb	sy
 800efee:	60fb      	str	r3, [r7, #12]
}
 800eff0:	bf00      	nop
 800eff2:	e7fe      	b.n	800eff2 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800eff4:	6878      	ldr	r0, [r7, #4]
 800eff6:	f7fe fa0b 	bl	800d410 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800effa:	697b      	ldr	r3, [r7, #20]
 800effc:	3304      	adds	r3, #4
 800effe:	4618      	mov	r0, r3
 800f000:	f7fe fa06 	bl	800d410 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f008:	4b12      	ldr	r3, [pc, #72]	; (800f054 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	429a      	cmp	r2, r3
 800f00e:	d903      	bls.n	800f018 <vTaskRemoveFromUnorderedEventList+0x78>
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f014:	4a0f      	ldr	r2, [pc, #60]	; (800f054 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800f016:	6013      	str	r3, [r2, #0]
 800f018:	697b      	ldr	r3, [r7, #20]
 800f01a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f01c:	4613      	mov	r3, r2
 800f01e:	009b      	lsls	r3, r3, #2
 800f020:	4413      	add	r3, r2
 800f022:	009b      	lsls	r3, r3, #2
 800f024:	4a0c      	ldr	r2, [pc, #48]	; (800f058 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800f026:	441a      	add	r2, r3
 800f028:	697b      	ldr	r3, [r7, #20]
 800f02a:	3304      	adds	r3, #4
 800f02c:	4619      	mov	r1, r3
 800f02e:	4610      	mov	r0, r2
 800f030:	f7fe f991 	bl	800d356 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f034:	697b      	ldr	r3, [r7, #20]
 800f036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f038:	4b08      	ldr	r3, [pc, #32]	; (800f05c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f03e:	429a      	cmp	r2, r3
 800f040:	d902      	bls.n	800f048 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800f042:	4b07      	ldr	r3, [pc, #28]	; (800f060 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800f044:	2201      	movs	r2, #1
 800f046:	601a      	str	r2, [r3, #0]
	}
}
 800f048:	bf00      	nop
 800f04a:	3718      	adds	r7, #24
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}
 800f050:	20000d30 	.word	0x20000d30
 800f054:	20000d10 	.word	0x20000d10
 800f058:	20000838 	.word	0x20000838
 800f05c:	20000834 	.word	0x20000834
 800f060:	20000d1c 	.word	0x20000d1c

0800f064 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f064:	b480      	push	{r7}
 800f066:	b083      	sub	sp, #12
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f06c:	4b06      	ldr	r3, [pc, #24]	; (800f088 <vTaskInternalSetTimeOutState+0x24>)
 800f06e:	681a      	ldr	r2, [r3, #0]
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f074:	4b05      	ldr	r3, [pc, #20]	; (800f08c <vTaskInternalSetTimeOutState+0x28>)
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	605a      	str	r2, [r3, #4]
}
 800f07c:	bf00      	nop
 800f07e:	370c      	adds	r7, #12
 800f080:	46bd      	mov	sp, r7
 800f082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f086:	4770      	bx	lr
 800f088:	20000d20 	.word	0x20000d20
 800f08c:	20000d0c 	.word	0x20000d0c

0800f090 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b088      	sub	sp, #32
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
 800f098:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d10a      	bne.n	800f0b6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0a4:	f383 8811 	msr	BASEPRI, r3
 800f0a8:	f3bf 8f6f 	isb	sy
 800f0ac:	f3bf 8f4f 	dsb	sy
 800f0b0:	613b      	str	r3, [r7, #16]
}
 800f0b2:	bf00      	nop
 800f0b4:	e7fe      	b.n	800f0b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d10a      	bne.n	800f0d2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f0bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0c0:	f383 8811 	msr	BASEPRI, r3
 800f0c4:	f3bf 8f6f 	isb	sy
 800f0c8:	f3bf 8f4f 	dsb	sy
 800f0cc:	60fb      	str	r3, [r7, #12]
}
 800f0ce:	bf00      	nop
 800f0d0:	e7fe      	b.n	800f0d0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f0d2:	f000 ffaf 	bl	8010034 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f0d6:	4b1d      	ldr	r3, [pc, #116]	; (800f14c <xTaskCheckForTimeOut+0xbc>)
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	685b      	ldr	r3, [r3, #4]
 800f0e0:	69ba      	ldr	r2, [r7, #24]
 800f0e2:	1ad3      	subs	r3, r2, r3
 800f0e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f0ee:	d102      	bne.n	800f0f6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	61fb      	str	r3, [r7, #28]
 800f0f4:	e023      	b.n	800f13e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	681a      	ldr	r2, [r3, #0]
 800f0fa:	4b15      	ldr	r3, [pc, #84]	; (800f150 <xTaskCheckForTimeOut+0xc0>)
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	429a      	cmp	r2, r3
 800f100:	d007      	beq.n	800f112 <xTaskCheckForTimeOut+0x82>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	685b      	ldr	r3, [r3, #4]
 800f106:	69ba      	ldr	r2, [r7, #24]
 800f108:	429a      	cmp	r2, r3
 800f10a:	d302      	bcc.n	800f112 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f10c:	2301      	movs	r3, #1
 800f10e:	61fb      	str	r3, [r7, #28]
 800f110:	e015      	b.n	800f13e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	697a      	ldr	r2, [r7, #20]
 800f118:	429a      	cmp	r2, r3
 800f11a:	d20b      	bcs.n	800f134 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f11c:	683b      	ldr	r3, [r7, #0]
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	697b      	ldr	r3, [r7, #20]
 800f122:	1ad2      	subs	r2, r2, r3
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f7ff ff9b 	bl	800f064 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f12e:	2300      	movs	r3, #0
 800f130:	61fb      	str	r3, [r7, #28]
 800f132:	e004      	b.n	800f13e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	2200      	movs	r2, #0
 800f138:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f13a:	2301      	movs	r3, #1
 800f13c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f13e:	f000 ffa9 	bl	8010094 <vPortExitCritical>

	return xReturn;
 800f142:	69fb      	ldr	r3, [r7, #28]
}
 800f144:	4618      	mov	r0, r3
 800f146:	3720      	adds	r7, #32
 800f148:	46bd      	mov	sp, r7
 800f14a:	bd80      	pop	{r7, pc}
 800f14c:	20000d0c 	.word	0x20000d0c
 800f150:	20000d20 	.word	0x20000d20

0800f154 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f154:	b480      	push	{r7}
 800f156:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f158:	4b03      	ldr	r3, [pc, #12]	; (800f168 <vTaskMissedYield+0x14>)
 800f15a:	2201      	movs	r2, #1
 800f15c:	601a      	str	r2, [r3, #0]
}
 800f15e:	bf00      	nop
 800f160:	46bd      	mov	sp, r7
 800f162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f166:	4770      	bx	lr
 800f168:	20000d1c 	.word	0x20000d1c

0800f16c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b082      	sub	sp, #8
 800f170:	af00      	add	r7, sp, #0
 800f172:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f174:	f000 f852 	bl	800f21c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f178:	4b06      	ldr	r3, [pc, #24]	; (800f194 <prvIdleTask+0x28>)
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	2b01      	cmp	r3, #1
 800f17e:	d9f9      	bls.n	800f174 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f180:	4b05      	ldr	r3, [pc, #20]	; (800f198 <prvIdleTask+0x2c>)
 800f182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f186:	601a      	str	r2, [r3, #0]
 800f188:	f3bf 8f4f 	dsb	sy
 800f18c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f190:	e7f0      	b.n	800f174 <prvIdleTask+0x8>
 800f192:	bf00      	nop
 800f194:	20000838 	.word	0x20000838
 800f198:	e000ed04 	.word	0xe000ed04

0800f19c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b082      	sub	sp, #8
 800f1a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	607b      	str	r3, [r7, #4]
 800f1a6:	e00c      	b.n	800f1c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f1a8:	687a      	ldr	r2, [r7, #4]
 800f1aa:	4613      	mov	r3, r2
 800f1ac:	009b      	lsls	r3, r3, #2
 800f1ae:	4413      	add	r3, r2
 800f1b0:	009b      	lsls	r3, r3, #2
 800f1b2:	4a12      	ldr	r2, [pc, #72]	; (800f1fc <prvInitialiseTaskLists+0x60>)
 800f1b4:	4413      	add	r3, r2
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	f7fe f8a0 	bl	800d2fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	3301      	adds	r3, #1
 800f1c0:	607b      	str	r3, [r7, #4]
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b37      	cmp	r3, #55	; 0x37
 800f1c6:	d9ef      	bls.n	800f1a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f1c8:	480d      	ldr	r0, [pc, #52]	; (800f200 <prvInitialiseTaskLists+0x64>)
 800f1ca:	f7fe f897 	bl	800d2fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f1ce:	480d      	ldr	r0, [pc, #52]	; (800f204 <prvInitialiseTaskLists+0x68>)
 800f1d0:	f7fe f894 	bl	800d2fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f1d4:	480c      	ldr	r0, [pc, #48]	; (800f208 <prvInitialiseTaskLists+0x6c>)
 800f1d6:	f7fe f891 	bl	800d2fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f1da:	480c      	ldr	r0, [pc, #48]	; (800f20c <prvInitialiseTaskLists+0x70>)
 800f1dc:	f7fe f88e 	bl	800d2fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f1e0:	480b      	ldr	r0, [pc, #44]	; (800f210 <prvInitialiseTaskLists+0x74>)
 800f1e2:	f7fe f88b 	bl	800d2fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f1e6:	4b0b      	ldr	r3, [pc, #44]	; (800f214 <prvInitialiseTaskLists+0x78>)
 800f1e8:	4a05      	ldr	r2, [pc, #20]	; (800f200 <prvInitialiseTaskLists+0x64>)
 800f1ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f1ec:	4b0a      	ldr	r3, [pc, #40]	; (800f218 <prvInitialiseTaskLists+0x7c>)
 800f1ee:	4a05      	ldr	r2, [pc, #20]	; (800f204 <prvInitialiseTaskLists+0x68>)
 800f1f0:	601a      	str	r2, [r3, #0]
}
 800f1f2:	bf00      	nop
 800f1f4:	3708      	adds	r7, #8
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}
 800f1fa:	bf00      	nop
 800f1fc:	20000838 	.word	0x20000838
 800f200:	20000c98 	.word	0x20000c98
 800f204:	20000cac 	.word	0x20000cac
 800f208:	20000cc8 	.word	0x20000cc8
 800f20c:	20000cdc 	.word	0x20000cdc
 800f210:	20000cf4 	.word	0x20000cf4
 800f214:	20000cc0 	.word	0x20000cc0
 800f218:	20000cc4 	.word	0x20000cc4

0800f21c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b082      	sub	sp, #8
 800f220:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f222:	e019      	b.n	800f258 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f224:	f000 ff06 	bl	8010034 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f228:	4b10      	ldr	r3, [pc, #64]	; (800f26c <prvCheckTasksWaitingTermination+0x50>)
 800f22a:	68db      	ldr	r3, [r3, #12]
 800f22c:	68db      	ldr	r3, [r3, #12]
 800f22e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	3304      	adds	r3, #4
 800f234:	4618      	mov	r0, r3
 800f236:	f7fe f8eb 	bl	800d410 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f23a:	4b0d      	ldr	r3, [pc, #52]	; (800f270 <prvCheckTasksWaitingTermination+0x54>)
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	3b01      	subs	r3, #1
 800f240:	4a0b      	ldr	r2, [pc, #44]	; (800f270 <prvCheckTasksWaitingTermination+0x54>)
 800f242:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f244:	4b0b      	ldr	r3, [pc, #44]	; (800f274 <prvCheckTasksWaitingTermination+0x58>)
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	3b01      	subs	r3, #1
 800f24a:	4a0a      	ldr	r2, [pc, #40]	; (800f274 <prvCheckTasksWaitingTermination+0x58>)
 800f24c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f24e:	f000 ff21 	bl	8010094 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f252:	6878      	ldr	r0, [r7, #4]
 800f254:	f000 f810 	bl	800f278 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f258:	4b06      	ldr	r3, [pc, #24]	; (800f274 <prvCheckTasksWaitingTermination+0x58>)
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d1e1      	bne.n	800f224 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f260:	bf00      	nop
 800f262:	bf00      	nop
 800f264:	3708      	adds	r7, #8
 800f266:	46bd      	mov	sp, r7
 800f268:	bd80      	pop	{r7, pc}
 800f26a:	bf00      	nop
 800f26c:	20000cdc 	.word	0x20000cdc
 800f270:	20000d08 	.word	0x20000d08
 800f274:	20000cf0 	.word	0x20000cf0

0800f278 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b084      	sub	sp, #16
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f286:	2b00      	cmp	r3, #0
 800f288:	d108      	bne.n	800f29c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f28e:	4618      	mov	r0, r3
 800f290:	f001 f8be 	bl	8010410 <vPortFree>
				vPortFree( pxTCB );
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f001 f8bb 	bl	8010410 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f29a:	e018      	b.n	800f2ce <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f2a2:	2b01      	cmp	r3, #1
 800f2a4:	d103      	bne.n	800f2ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f001 f8b2 	bl	8010410 <vPortFree>
	}
 800f2ac:	e00f      	b.n	800f2ce <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f2b4:	2b02      	cmp	r3, #2
 800f2b6:	d00a      	beq.n	800f2ce <prvDeleteTCB+0x56>
	__asm volatile
 800f2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2bc:	f383 8811 	msr	BASEPRI, r3
 800f2c0:	f3bf 8f6f 	isb	sy
 800f2c4:	f3bf 8f4f 	dsb	sy
 800f2c8:	60fb      	str	r3, [r7, #12]
}
 800f2ca:	bf00      	nop
 800f2cc:	e7fe      	b.n	800f2cc <prvDeleteTCB+0x54>
	}
 800f2ce:	bf00      	nop
 800f2d0:	3710      	adds	r7, #16
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}
	...

0800f2d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f2d8:	b480      	push	{r7}
 800f2da:	b083      	sub	sp, #12
 800f2dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f2de:	4b0c      	ldr	r3, [pc, #48]	; (800f310 <prvResetNextTaskUnblockTime+0x38>)
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d104      	bne.n	800f2f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f2e8:	4b0a      	ldr	r3, [pc, #40]	; (800f314 <prvResetNextTaskUnblockTime+0x3c>)
 800f2ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f2ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f2f0:	e008      	b.n	800f304 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2f2:	4b07      	ldr	r3, [pc, #28]	; (800f310 <prvResetNextTaskUnblockTime+0x38>)
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	68db      	ldr	r3, [r3, #12]
 800f2f8:	68db      	ldr	r3, [r3, #12]
 800f2fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	685b      	ldr	r3, [r3, #4]
 800f300:	4a04      	ldr	r2, [pc, #16]	; (800f314 <prvResetNextTaskUnblockTime+0x3c>)
 800f302:	6013      	str	r3, [r2, #0]
}
 800f304:	bf00      	nop
 800f306:	370c      	adds	r7, #12
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr
 800f310:	20000cc0 	.word	0x20000cc0
 800f314:	20000d28 	.word	0x20000d28

0800f318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f318:	b480      	push	{r7}
 800f31a:	b083      	sub	sp, #12
 800f31c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f31e:	4b0b      	ldr	r3, [pc, #44]	; (800f34c <xTaskGetSchedulerState+0x34>)
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d102      	bne.n	800f32c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f326:	2301      	movs	r3, #1
 800f328:	607b      	str	r3, [r7, #4]
 800f32a:	e008      	b.n	800f33e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f32c:	4b08      	ldr	r3, [pc, #32]	; (800f350 <xTaskGetSchedulerState+0x38>)
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d102      	bne.n	800f33a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f334:	2302      	movs	r3, #2
 800f336:	607b      	str	r3, [r7, #4]
 800f338:	e001      	b.n	800f33e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f33a:	2300      	movs	r3, #0
 800f33c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f33e:	687b      	ldr	r3, [r7, #4]
	}
 800f340:	4618      	mov	r0, r3
 800f342:	370c      	adds	r7, #12
 800f344:	46bd      	mov	sp, r7
 800f346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34a:	4770      	bx	lr
 800f34c:	20000d14 	.word	0x20000d14
 800f350:	20000d30 	.word	0x20000d30

0800f354 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f354:	b580      	push	{r7, lr}
 800f356:	b084      	sub	sp, #16
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f360:	2300      	movs	r3, #0
 800f362:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d051      	beq.n	800f40e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f36a:	68bb      	ldr	r3, [r7, #8]
 800f36c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f36e:	4b2a      	ldr	r3, [pc, #168]	; (800f418 <xTaskPriorityInherit+0xc4>)
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f374:	429a      	cmp	r2, r3
 800f376:	d241      	bcs.n	800f3fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	699b      	ldr	r3, [r3, #24]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	db06      	blt.n	800f38e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f380:	4b25      	ldr	r3, [pc, #148]	; (800f418 <xTaskPriorityInherit+0xc4>)
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f386:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	6959      	ldr	r1, [r3, #20]
 800f392:	68bb      	ldr	r3, [r7, #8]
 800f394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f396:	4613      	mov	r3, r2
 800f398:	009b      	lsls	r3, r3, #2
 800f39a:	4413      	add	r3, r2
 800f39c:	009b      	lsls	r3, r3, #2
 800f39e:	4a1f      	ldr	r2, [pc, #124]	; (800f41c <xTaskPriorityInherit+0xc8>)
 800f3a0:	4413      	add	r3, r2
 800f3a2:	4299      	cmp	r1, r3
 800f3a4:	d122      	bne.n	800f3ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f3a6:	68bb      	ldr	r3, [r7, #8]
 800f3a8:	3304      	adds	r3, #4
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f7fe f830 	bl	800d410 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f3b0:	4b19      	ldr	r3, [pc, #100]	; (800f418 <xTaskPriorityInherit+0xc4>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3be:	4b18      	ldr	r3, [pc, #96]	; (800f420 <xTaskPriorityInherit+0xcc>)
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	429a      	cmp	r2, r3
 800f3c4:	d903      	bls.n	800f3ce <xTaskPriorityInherit+0x7a>
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3ca:	4a15      	ldr	r2, [pc, #84]	; (800f420 <xTaskPriorityInherit+0xcc>)
 800f3cc:	6013      	str	r3, [r2, #0]
 800f3ce:	68bb      	ldr	r3, [r7, #8]
 800f3d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3d2:	4613      	mov	r3, r2
 800f3d4:	009b      	lsls	r3, r3, #2
 800f3d6:	4413      	add	r3, r2
 800f3d8:	009b      	lsls	r3, r3, #2
 800f3da:	4a10      	ldr	r2, [pc, #64]	; (800f41c <xTaskPriorityInherit+0xc8>)
 800f3dc:	441a      	add	r2, r3
 800f3de:	68bb      	ldr	r3, [r7, #8]
 800f3e0:	3304      	adds	r3, #4
 800f3e2:	4619      	mov	r1, r3
 800f3e4:	4610      	mov	r0, r2
 800f3e6:	f7fd ffb6 	bl	800d356 <vListInsertEnd>
 800f3ea:	e004      	b.n	800f3f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f3ec:	4b0a      	ldr	r3, [pc, #40]	; (800f418 <xTaskPriorityInherit+0xc4>)
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	60fb      	str	r3, [r7, #12]
 800f3fa:	e008      	b.n	800f40e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f3fc:	68bb      	ldr	r3, [r7, #8]
 800f3fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f400:	4b05      	ldr	r3, [pc, #20]	; (800f418 <xTaskPriorityInherit+0xc4>)
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f406:	429a      	cmp	r2, r3
 800f408:	d201      	bcs.n	800f40e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f40a:	2301      	movs	r3, #1
 800f40c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f40e:	68fb      	ldr	r3, [r7, #12]
	}
 800f410:	4618      	mov	r0, r3
 800f412:	3710      	adds	r7, #16
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}
 800f418:	20000834 	.word	0x20000834
 800f41c:	20000838 	.word	0x20000838
 800f420:	20000d10 	.word	0x20000d10

0800f424 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f424:	b580      	push	{r7, lr}
 800f426:	b086      	sub	sp, #24
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f430:	2300      	movs	r3, #0
 800f432:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d056      	beq.n	800f4e8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f43a:	4b2e      	ldr	r3, [pc, #184]	; (800f4f4 <xTaskPriorityDisinherit+0xd0>)
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	693a      	ldr	r2, [r7, #16]
 800f440:	429a      	cmp	r2, r3
 800f442:	d00a      	beq.n	800f45a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f448:	f383 8811 	msr	BASEPRI, r3
 800f44c:	f3bf 8f6f 	isb	sy
 800f450:	f3bf 8f4f 	dsb	sy
 800f454:	60fb      	str	r3, [r7, #12]
}
 800f456:	bf00      	nop
 800f458:	e7fe      	b.n	800f458 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f45a:	693b      	ldr	r3, [r7, #16]
 800f45c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d10a      	bne.n	800f478 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f466:	f383 8811 	msr	BASEPRI, r3
 800f46a:	f3bf 8f6f 	isb	sy
 800f46e:	f3bf 8f4f 	dsb	sy
 800f472:	60bb      	str	r3, [r7, #8]
}
 800f474:	bf00      	nop
 800f476:	e7fe      	b.n	800f476 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f478:	693b      	ldr	r3, [r7, #16]
 800f47a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f47c:	1e5a      	subs	r2, r3, #1
 800f47e:	693b      	ldr	r3, [r7, #16]
 800f480:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f482:	693b      	ldr	r3, [r7, #16]
 800f484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f486:	693b      	ldr	r3, [r7, #16]
 800f488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f48a:	429a      	cmp	r2, r3
 800f48c:	d02c      	beq.n	800f4e8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f48e:	693b      	ldr	r3, [r7, #16]
 800f490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f492:	2b00      	cmp	r3, #0
 800f494:	d128      	bne.n	800f4e8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f496:	693b      	ldr	r3, [r7, #16]
 800f498:	3304      	adds	r3, #4
 800f49a:	4618      	mov	r0, r3
 800f49c:	f7fd ffb8 	bl	800d410 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f4a0:	693b      	ldr	r3, [r7, #16]
 800f4a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f4a4:	693b      	ldr	r3, [r7, #16]
 800f4a6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f4a8:	693b      	ldr	r3, [r7, #16]
 800f4aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4ac:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f4b0:	693b      	ldr	r3, [r7, #16]
 800f4b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f4b4:	693b      	ldr	r3, [r7, #16]
 800f4b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4b8:	4b0f      	ldr	r3, [pc, #60]	; (800f4f8 <xTaskPriorityDisinherit+0xd4>)
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	d903      	bls.n	800f4c8 <xTaskPriorityDisinherit+0xa4>
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4c4:	4a0c      	ldr	r2, [pc, #48]	; (800f4f8 <xTaskPriorityDisinherit+0xd4>)
 800f4c6:	6013      	str	r3, [r2, #0]
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4cc:	4613      	mov	r3, r2
 800f4ce:	009b      	lsls	r3, r3, #2
 800f4d0:	4413      	add	r3, r2
 800f4d2:	009b      	lsls	r3, r3, #2
 800f4d4:	4a09      	ldr	r2, [pc, #36]	; (800f4fc <xTaskPriorityDisinherit+0xd8>)
 800f4d6:	441a      	add	r2, r3
 800f4d8:	693b      	ldr	r3, [r7, #16]
 800f4da:	3304      	adds	r3, #4
 800f4dc:	4619      	mov	r1, r3
 800f4de:	4610      	mov	r0, r2
 800f4e0:	f7fd ff39 	bl	800d356 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f4e4:	2301      	movs	r3, #1
 800f4e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f4e8:	697b      	ldr	r3, [r7, #20]
	}
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	3718      	adds	r7, #24
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	bd80      	pop	{r7, pc}
 800f4f2:	bf00      	nop
 800f4f4:	20000834 	.word	0x20000834
 800f4f8:	20000d10 	.word	0x20000d10
 800f4fc:	20000838 	.word	0x20000838

0800f500 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f500:	b580      	push	{r7, lr}
 800f502:	b088      	sub	sp, #32
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
 800f508:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f50e:	2301      	movs	r3, #1
 800f510:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d06a      	beq.n	800f5ee <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f518:	69bb      	ldr	r3, [r7, #24]
 800f51a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d10a      	bne.n	800f536 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800f520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f524:	f383 8811 	msr	BASEPRI, r3
 800f528:	f3bf 8f6f 	isb	sy
 800f52c:	f3bf 8f4f 	dsb	sy
 800f530:	60fb      	str	r3, [r7, #12]
}
 800f532:	bf00      	nop
 800f534:	e7fe      	b.n	800f534 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f536:	69bb      	ldr	r3, [r7, #24]
 800f538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f53a:	683a      	ldr	r2, [r7, #0]
 800f53c:	429a      	cmp	r2, r3
 800f53e:	d902      	bls.n	800f546 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	61fb      	str	r3, [r7, #28]
 800f544:	e002      	b.n	800f54c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f546:	69bb      	ldr	r3, [r7, #24]
 800f548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f54a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f54c:	69bb      	ldr	r3, [r7, #24]
 800f54e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f550:	69fa      	ldr	r2, [r7, #28]
 800f552:	429a      	cmp	r2, r3
 800f554:	d04b      	beq.n	800f5ee <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f556:	69bb      	ldr	r3, [r7, #24]
 800f558:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f55a:	697a      	ldr	r2, [r7, #20]
 800f55c:	429a      	cmp	r2, r3
 800f55e:	d146      	bne.n	800f5ee <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f560:	4b25      	ldr	r3, [pc, #148]	; (800f5f8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	69ba      	ldr	r2, [r7, #24]
 800f566:	429a      	cmp	r2, r3
 800f568:	d10a      	bne.n	800f580 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800f56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f56e:	f383 8811 	msr	BASEPRI, r3
 800f572:	f3bf 8f6f 	isb	sy
 800f576:	f3bf 8f4f 	dsb	sy
 800f57a:	60bb      	str	r3, [r7, #8]
}
 800f57c:	bf00      	nop
 800f57e:	e7fe      	b.n	800f57e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f580:	69bb      	ldr	r3, [r7, #24]
 800f582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f584:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f586:	69bb      	ldr	r3, [r7, #24]
 800f588:	69fa      	ldr	r2, [r7, #28]
 800f58a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f58c:	69bb      	ldr	r3, [r7, #24]
 800f58e:	699b      	ldr	r3, [r3, #24]
 800f590:	2b00      	cmp	r3, #0
 800f592:	db04      	blt.n	800f59e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f594:	69fb      	ldr	r3, [r7, #28]
 800f596:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f59a:	69bb      	ldr	r3, [r7, #24]
 800f59c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f59e:	69bb      	ldr	r3, [r7, #24]
 800f5a0:	6959      	ldr	r1, [r3, #20]
 800f5a2:	693a      	ldr	r2, [r7, #16]
 800f5a4:	4613      	mov	r3, r2
 800f5a6:	009b      	lsls	r3, r3, #2
 800f5a8:	4413      	add	r3, r2
 800f5aa:	009b      	lsls	r3, r3, #2
 800f5ac:	4a13      	ldr	r2, [pc, #76]	; (800f5fc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f5ae:	4413      	add	r3, r2
 800f5b0:	4299      	cmp	r1, r3
 800f5b2:	d11c      	bne.n	800f5ee <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f5b4:	69bb      	ldr	r3, [r7, #24]
 800f5b6:	3304      	adds	r3, #4
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	f7fd ff29 	bl	800d410 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f5be:	69bb      	ldr	r3, [r7, #24]
 800f5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5c2:	4b0f      	ldr	r3, [pc, #60]	; (800f600 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d903      	bls.n	800f5d2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800f5ca:	69bb      	ldr	r3, [r7, #24]
 800f5cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5ce:	4a0c      	ldr	r2, [pc, #48]	; (800f600 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f5d0:	6013      	str	r3, [r2, #0]
 800f5d2:	69bb      	ldr	r3, [r7, #24]
 800f5d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5d6:	4613      	mov	r3, r2
 800f5d8:	009b      	lsls	r3, r3, #2
 800f5da:	4413      	add	r3, r2
 800f5dc:	009b      	lsls	r3, r3, #2
 800f5de:	4a07      	ldr	r2, [pc, #28]	; (800f5fc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f5e0:	441a      	add	r2, r3
 800f5e2:	69bb      	ldr	r3, [r7, #24]
 800f5e4:	3304      	adds	r3, #4
 800f5e6:	4619      	mov	r1, r3
 800f5e8:	4610      	mov	r0, r2
 800f5ea:	f7fd feb4 	bl	800d356 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f5ee:	bf00      	nop
 800f5f0:	3720      	adds	r7, #32
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	bd80      	pop	{r7, pc}
 800f5f6:	bf00      	nop
 800f5f8:	20000834 	.word	0x20000834
 800f5fc:	20000838 	.word	0x20000838
 800f600:	20000d10 	.word	0x20000d10

0800f604 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800f604:	b480      	push	{r7}
 800f606:	b083      	sub	sp, #12
 800f608:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800f60a:	4b09      	ldr	r3, [pc, #36]	; (800f630 <uxTaskResetEventItemValue+0x2c>)
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	699b      	ldr	r3, [r3, #24]
 800f610:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f612:	4b07      	ldr	r3, [pc, #28]	; (800f630 <uxTaskResetEventItemValue+0x2c>)
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f618:	4b05      	ldr	r3, [pc, #20]	; (800f630 <uxTaskResetEventItemValue+0x2c>)
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800f620:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800f622:	687b      	ldr	r3, [r7, #4]
}
 800f624:	4618      	mov	r0, r3
 800f626:	370c      	adds	r7, #12
 800f628:	46bd      	mov	sp, r7
 800f62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f62e:	4770      	bx	lr
 800f630:	20000834 	.word	0x20000834

0800f634 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f634:	b480      	push	{r7}
 800f636:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f638:	4b07      	ldr	r3, [pc, #28]	; (800f658 <pvTaskIncrementMutexHeldCount+0x24>)
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d004      	beq.n	800f64a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f640:	4b05      	ldr	r3, [pc, #20]	; (800f658 <pvTaskIncrementMutexHeldCount+0x24>)
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f646:	3201      	adds	r2, #1
 800f648:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800f64a:	4b03      	ldr	r3, [pc, #12]	; (800f658 <pvTaskIncrementMutexHeldCount+0x24>)
 800f64c:	681b      	ldr	r3, [r3, #0]
	}
 800f64e:	4618      	mov	r0, r3
 800f650:	46bd      	mov	sp, r7
 800f652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f656:	4770      	bx	lr
 800f658:	20000834 	.word	0x20000834

0800f65c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
 800f664:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f666:	4b21      	ldr	r3, [pc, #132]	; (800f6ec <prvAddCurrentTaskToDelayedList+0x90>)
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f66c:	4b20      	ldr	r3, [pc, #128]	; (800f6f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	3304      	adds	r3, #4
 800f672:	4618      	mov	r0, r3
 800f674:	f7fd fecc 	bl	800d410 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f67e:	d10a      	bne.n	800f696 <prvAddCurrentTaskToDelayedList+0x3a>
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d007      	beq.n	800f696 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f686:	4b1a      	ldr	r3, [pc, #104]	; (800f6f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	3304      	adds	r3, #4
 800f68c:	4619      	mov	r1, r3
 800f68e:	4819      	ldr	r0, [pc, #100]	; (800f6f4 <prvAddCurrentTaskToDelayedList+0x98>)
 800f690:	f7fd fe61 	bl	800d356 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f694:	e026      	b.n	800f6e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f696:	68fa      	ldr	r2, [r7, #12]
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	4413      	add	r3, r2
 800f69c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f69e:	4b14      	ldr	r3, [pc, #80]	; (800f6f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	68ba      	ldr	r2, [r7, #8]
 800f6a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f6a6:	68ba      	ldr	r2, [r7, #8]
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	429a      	cmp	r2, r3
 800f6ac:	d209      	bcs.n	800f6c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6ae:	4b12      	ldr	r3, [pc, #72]	; (800f6f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f6b0:	681a      	ldr	r2, [r3, #0]
 800f6b2:	4b0f      	ldr	r3, [pc, #60]	; (800f6f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	3304      	adds	r3, #4
 800f6b8:	4619      	mov	r1, r3
 800f6ba:	4610      	mov	r0, r2
 800f6bc:	f7fd fe6f 	bl	800d39e <vListInsert>
}
 800f6c0:	e010      	b.n	800f6e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6c2:	4b0e      	ldr	r3, [pc, #56]	; (800f6fc <prvAddCurrentTaskToDelayedList+0xa0>)
 800f6c4:	681a      	ldr	r2, [r3, #0]
 800f6c6:	4b0a      	ldr	r3, [pc, #40]	; (800f6f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	3304      	adds	r3, #4
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	4610      	mov	r0, r2
 800f6d0:	f7fd fe65 	bl	800d39e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f6d4:	4b0a      	ldr	r3, [pc, #40]	; (800f700 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	68ba      	ldr	r2, [r7, #8]
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	d202      	bcs.n	800f6e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f6de:	4a08      	ldr	r2, [pc, #32]	; (800f700 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	6013      	str	r3, [r2, #0]
}
 800f6e4:	bf00      	nop
 800f6e6:	3710      	adds	r7, #16
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}
 800f6ec:	20000d0c 	.word	0x20000d0c
 800f6f0:	20000834 	.word	0x20000834
 800f6f4:	20000cf4 	.word	0x20000cf4
 800f6f8:	20000cc4 	.word	0x20000cc4
 800f6fc:	20000cc0 	.word	0x20000cc0
 800f700:	20000d28 	.word	0x20000d28

0800f704 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b08a      	sub	sp, #40	; 0x28
 800f708:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f70a:	2300      	movs	r3, #0
 800f70c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f70e:	f000 fb07 	bl	800fd20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f712:	4b1c      	ldr	r3, [pc, #112]	; (800f784 <xTimerCreateTimerTask+0x80>)
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d021      	beq.n	800f75e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f71a:	2300      	movs	r3, #0
 800f71c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f71e:	2300      	movs	r3, #0
 800f720:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f722:	1d3a      	adds	r2, r7, #4
 800f724:	f107 0108 	add.w	r1, r7, #8
 800f728:	f107 030c 	add.w	r3, r7, #12
 800f72c:	4618      	mov	r0, r3
 800f72e:	f7fd fbdd 	bl	800ceec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f732:	6879      	ldr	r1, [r7, #4]
 800f734:	68bb      	ldr	r3, [r7, #8]
 800f736:	68fa      	ldr	r2, [r7, #12]
 800f738:	9202      	str	r2, [sp, #8]
 800f73a:	9301      	str	r3, [sp, #4]
 800f73c:	2302      	movs	r3, #2
 800f73e:	9300      	str	r3, [sp, #0]
 800f740:	2300      	movs	r3, #0
 800f742:	460a      	mov	r2, r1
 800f744:	4910      	ldr	r1, [pc, #64]	; (800f788 <xTimerCreateTimerTask+0x84>)
 800f746:	4811      	ldr	r0, [pc, #68]	; (800f78c <xTimerCreateTimerTask+0x88>)
 800f748:	f7fe fe9a 	bl	800e480 <xTaskCreateStatic>
 800f74c:	4603      	mov	r3, r0
 800f74e:	4a10      	ldr	r2, [pc, #64]	; (800f790 <xTimerCreateTimerTask+0x8c>)
 800f750:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f752:	4b0f      	ldr	r3, [pc, #60]	; (800f790 <xTimerCreateTimerTask+0x8c>)
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d001      	beq.n	800f75e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f75a:	2301      	movs	r3, #1
 800f75c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f75e:	697b      	ldr	r3, [r7, #20]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d10a      	bne.n	800f77a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800f764:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f768:	f383 8811 	msr	BASEPRI, r3
 800f76c:	f3bf 8f6f 	isb	sy
 800f770:	f3bf 8f4f 	dsb	sy
 800f774:	613b      	str	r3, [r7, #16]
}
 800f776:	bf00      	nop
 800f778:	e7fe      	b.n	800f778 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f77a:	697b      	ldr	r3, [r7, #20]
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3718      	adds	r7, #24
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}
 800f784:	20000d64 	.word	0x20000d64
 800f788:	080119c8 	.word	0x080119c8
 800f78c:	0800f8c9 	.word	0x0800f8c9
 800f790:	20000d68 	.word	0x20000d68

0800f794 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f794:	b580      	push	{r7, lr}
 800f796:	b08a      	sub	sp, #40	; 0x28
 800f798:	af00      	add	r7, sp, #0
 800f79a:	60f8      	str	r0, [r7, #12]
 800f79c:	60b9      	str	r1, [r7, #8]
 800f79e:	607a      	str	r2, [r7, #4]
 800f7a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d10a      	bne.n	800f7c2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800f7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7b0:	f383 8811 	msr	BASEPRI, r3
 800f7b4:	f3bf 8f6f 	isb	sy
 800f7b8:	f3bf 8f4f 	dsb	sy
 800f7bc:	623b      	str	r3, [r7, #32]
}
 800f7be:	bf00      	nop
 800f7c0:	e7fe      	b.n	800f7c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f7c2:	4b1a      	ldr	r3, [pc, #104]	; (800f82c <xTimerGenericCommand+0x98>)
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d02a      	beq.n	800f820 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	2b05      	cmp	r3, #5
 800f7da:	dc18      	bgt.n	800f80e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f7dc:	f7ff fd9c 	bl	800f318 <xTaskGetSchedulerState>
 800f7e0:	4603      	mov	r3, r0
 800f7e2:	2b02      	cmp	r3, #2
 800f7e4:	d109      	bne.n	800f7fa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f7e6:	4b11      	ldr	r3, [pc, #68]	; (800f82c <xTimerGenericCommand+0x98>)
 800f7e8:	6818      	ldr	r0, [r3, #0]
 800f7ea:	f107 0110 	add.w	r1, r7, #16
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f7f2:	f7fd ffdf 	bl	800d7b4 <xQueueGenericSend>
 800f7f6:	6278      	str	r0, [r7, #36]	; 0x24
 800f7f8:	e012      	b.n	800f820 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f7fa:	4b0c      	ldr	r3, [pc, #48]	; (800f82c <xTimerGenericCommand+0x98>)
 800f7fc:	6818      	ldr	r0, [r3, #0]
 800f7fe:	f107 0110 	add.w	r1, r7, #16
 800f802:	2300      	movs	r3, #0
 800f804:	2200      	movs	r2, #0
 800f806:	f7fd ffd5 	bl	800d7b4 <xQueueGenericSend>
 800f80a:	6278      	str	r0, [r7, #36]	; 0x24
 800f80c:	e008      	b.n	800f820 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f80e:	4b07      	ldr	r3, [pc, #28]	; (800f82c <xTimerGenericCommand+0x98>)
 800f810:	6818      	ldr	r0, [r3, #0]
 800f812:	f107 0110 	add.w	r1, r7, #16
 800f816:	2300      	movs	r3, #0
 800f818:	683a      	ldr	r2, [r7, #0]
 800f81a:	f7fe f8c9 	bl	800d9b0 <xQueueGenericSendFromISR>
 800f81e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f822:	4618      	mov	r0, r3
 800f824:	3728      	adds	r7, #40	; 0x28
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
 800f82a:	bf00      	nop
 800f82c:	20000d64 	.word	0x20000d64

0800f830 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b088      	sub	sp, #32
 800f834:	af02      	add	r7, sp, #8
 800f836:	6078      	str	r0, [r7, #4]
 800f838:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f83a:	4b22      	ldr	r3, [pc, #136]	; (800f8c4 <prvProcessExpiredTimer+0x94>)
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	68db      	ldr	r3, [r3, #12]
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f844:	697b      	ldr	r3, [r7, #20]
 800f846:	3304      	adds	r3, #4
 800f848:	4618      	mov	r0, r3
 800f84a:	f7fd fde1 	bl	800d410 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f854:	f003 0304 	and.w	r3, r3, #4
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d022      	beq.n	800f8a2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f85c:	697b      	ldr	r3, [r7, #20]
 800f85e:	699a      	ldr	r2, [r3, #24]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	18d1      	adds	r1, r2, r3
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	683a      	ldr	r2, [r7, #0]
 800f868:	6978      	ldr	r0, [r7, #20]
 800f86a:	f000 f8d1 	bl	800fa10 <prvInsertTimerInActiveList>
 800f86e:	4603      	mov	r3, r0
 800f870:	2b00      	cmp	r3, #0
 800f872:	d01f      	beq.n	800f8b4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f874:	2300      	movs	r3, #0
 800f876:	9300      	str	r3, [sp, #0]
 800f878:	2300      	movs	r3, #0
 800f87a:	687a      	ldr	r2, [r7, #4]
 800f87c:	2100      	movs	r1, #0
 800f87e:	6978      	ldr	r0, [r7, #20]
 800f880:	f7ff ff88 	bl	800f794 <xTimerGenericCommand>
 800f884:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f886:	693b      	ldr	r3, [r7, #16]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d113      	bne.n	800f8b4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800f88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f890:	f383 8811 	msr	BASEPRI, r3
 800f894:	f3bf 8f6f 	isb	sy
 800f898:	f3bf 8f4f 	dsb	sy
 800f89c:	60fb      	str	r3, [r7, #12]
}
 800f89e:	bf00      	nop
 800f8a0:	e7fe      	b.n	800f8a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f8a2:	697b      	ldr	r3, [r7, #20]
 800f8a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8a8:	f023 0301 	bic.w	r3, r3, #1
 800f8ac:	b2da      	uxtb	r2, r3
 800f8ae:	697b      	ldr	r3, [r7, #20]
 800f8b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f8b4:	697b      	ldr	r3, [r7, #20]
 800f8b6:	6a1b      	ldr	r3, [r3, #32]
 800f8b8:	6978      	ldr	r0, [r7, #20]
 800f8ba:	4798      	blx	r3
}
 800f8bc:	bf00      	nop
 800f8be:	3718      	adds	r7, #24
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}
 800f8c4:	20000d5c 	.word	0x20000d5c

0800f8c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b084      	sub	sp, #16
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f8d0:	f107 0308 	add.w	r3, r7, #8
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	f000 f857 	bl	800f988 <prvGetNextExpireTime>
 800f8da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f8dc:	68bb      	ldr	r3, [r7, #8]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	68f8      	ldr	r0, [r7, #12]
 800f8e2:	f000 f803 	bl	800f8ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f8e6:	f000 f8d5 	bl	800fa94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f8ea:	e7f1      	b.n	800f8d0 <prvTimerTask+0x8>

0800f8ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	b084      	sub	sp, #16
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
 800f8f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f8f6:	f7ff f87d 	bl	800e9f4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f8fa:	f107 0308 	add.w	r3, r7, #8
 800f8fe:	4618      	mov	r0, r3
 800f900:	f000 f866 	bl	800f9d0 <prvSampleTimeNow>
 800f904:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d130      	bne.n	800f96e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d10a      	bne.n	800f928 <prvProcessTimerOrBlockTask+0x3c>
 800f912:	687a      	ldr	r2, [r7, #4]
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	429a      	cmp	r2, r3
 800f918:	d806      	bhi.n	800f928 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f91a:	f7ff f879 	bl	800ea10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f91e:	68f9      	ldr	r1, [r7, #12]
 800f920:	6878      	ldr	r0, [r7, #4]
 800f922:	f7ff ff85 	bl	800f830 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f926:	e024      	b.n	800f972 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f928:	683b      	ldr	r3, [r7, #0]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d008      	beq.n	800f940 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f92e:	4b13      	ldr	r3, [pc, #76]	; (800f97c <prvProcessTimerOrBlockTask+0x90>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d101      	bne.n	800f93c <prvProcessTimerOrBlockTask+0x50>
 800f938:	2301      	movs	r3, #1
 800f93a:	e000      	b.n	800f93e <prvProcessTimerOrBlockTask+0x52>
 800f93c:	2300      	movs	r3, #0
 800f93e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f940:	4b0f      	ldr	r3, [pc, #60]	; (800f980 <prvProcessTimerOrBlockTask+0x94>)
 800f942:	6818      	ldr	r0, [r3, #0]
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	1ad3      	subs	r3, r2, r3
 800f94a:	683a      	ldr	r2, [r7, #0]
 800f94c:	4619      	mov	r1, r3
 800f94e:	f7fe fd63 	bl	800e418 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f952:	f7ff f85d 	bl	800ea10 <xTaskResumeAll>
 800f956:	4603      	mov	r3, r0
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d10a      	bne.n	800f972 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f95c:	4b09      	ldr	r3, [pc, #36]	; (800f984 <prvProcessTimerOrBlockTask+0x98>)
 800f95e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f962:	601a      	str	r2, [r3, #0]
 800f964:	f3bf 8f4f 	dsb	sy
 800f968:	f3bf 8f6f 	isb	sy
}
 800f96c:	e001      	b.n	800f972 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f96e:	f7ff f84f 	bl	800ea10 <xTaskResumeAll>
}
 800f972:	bf00      	nop
 800f974:	3710      	adds	r7, #16
 800f976:	46bd      	mov	sp, r7
 800f978:	bd80      	pop	{r7, pc}
 800f97a:	bf00      	nop
 800f97c:	20000d60 	.word	0x20000d60
 800f980:	20000d64 	.word	0x20000d64
 800f984:	e000ed04 	.word	0xe000ed04

0800f988 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f988:	b480      	push	{r7}
 800f98a:	b085      	sub	sp, #20
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f990:	4b0e      	ldr	r3, [pc, #56]	; (800f9cc <prvGetNextExpireTime+0x44>)
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d101      	bne.n	800f99e <prvGetNextExpireTime+0x16>
 800f99a:	2201      	movs	r2, #1
 800f99c:	e000      	b.n	800f9a0 <prvGetNextExpireTime+0x18>
 800f99e:	2200      	movs	r2, #0
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d105      	bne.n	800f9b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f9ac:	4b07      	ldr	r3, [pc, #28]	; (800f9cc <prvGetNextExpireTime+0x44>)
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	68db      	ldr	r3, [r3, #12]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	60fb      	str	r3, [r7, #12]
 800f9b6:	e001      	b.n	800f9bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3714      	adds	r7, #20
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c8:	4770      	bx	lr
 800f9ca:	bf00      	nop
 800f9cc:	20000d5c 	.word	0x20000d5c

0800f9d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b084      	sub	sp, #16
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f9d8:	f7ff f8b8 	bl	800eb4c <xTaskGetTickCount>
 800f9dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f9de:	4b0b      	ldr	r3, [pc, #44]	; (800fa0c <prvSampleTimeNow+0x3c>)
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	68fa      	ldr	r2, [r7, #12]
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d205      	bcs.n	800f9f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f9e8:	f000 f936 	bl	800fc58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2201      	movs	r2, #1
 800f9f0:	601a      	str	r2, [r3, #0]
 800f9f2:	e002      	b.n	800f9fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f9fa:	4a04      	ldr	r2, [pc, #16]	; (800fa0c <prvSampleTimeNow+0x3c>)
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fa00:	68fb      	ldr	r3, [r7, #12]
}
 800fa02:	4618      	mov	r0, r3
 800fa04:	3710      	adds	r7, #16
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bd80      	pop	{r7, pc}
 800fa0a:	bf00      	nop
 800fa0c:	20000d6c 	.word	0x20000d6c

0800fa10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b086      	sub	sp, #24
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	60f8      	str	r0, [r7, #12]
 800fa18:	60b9      	str	r1, [r7, #8]
 800fa1a:	607a      	str	r2, [r7, #4]
 800fa1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	68ba      	ldr	r2, [r7, #8]
 800fa26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	68fa      	ldr	r2, [r7, #12]
 800fa2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fa2e:	68ba      	ldr	r2, [r7, #8]
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	429a      	cmp	r2, r3
 800fa34:	d812      	bhi.n	800fa5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa36:	687a      	ldr	r2, [r7, #4]
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	1ad2      	subs	r2, r2, r3
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	699b      	ldr	r3, [r3, #24]
 800fa40:	429a      	cmp	r2, r3
 800fa42:	d302      	bcc.n	800fa4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fa44:	2301      	movs	r3, #1
 800fa46:	617b      	str	r3, [r7, #20]
 800fa48:	e01b      	b.n	800fa82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fa4a:	4b10      	ldr	r3, [pc, #64]	; (800fa8c <prvInsertTimerInActiveList+0x7c>)
 800fa4c:	681a      	ldr	r2, [r3, #0]
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	3304      	adds	r3, #4
 800fa52:	4619      	mov	r1, r3
 800fa54:	4610      	mov	r0, r2
 800fa56:	f7fd fca2 	bl	800d39e <vListInsert>
 800fa5a:	e012      	b.n	800fa82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fa5c:	687a      	ldr	r2, [r7, #4]
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	429a      	cmp	r2, r3
 800fa62:	d206      	bcs.n	800fa72 <prvInsertTimerInActiveList+0x62>
 800fa64:	68ba      	ldr	r2, [r7, #8]
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	429a      	cmp	r2, r3
 800fa6a:	d302      	bcc.n	800fa72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fa6c:	2301      	movs	r3, #1
 800fa6e:	617b      	str	r3, [r7, #20]
 800fa70:	e007      	b.n	800fa82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fa72:	4b07      	ldr	r3, [pc, #28]	; (800fa90 <prvInsertTimerInActiveList+0x80>)
 800fa74:	681a      	ldr	r2, [r3, #0]
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	3304      	adds	r3, #4
 800fa7a:	4619      	mov	r1, r3
 800fa7c:	4610      	mov	r0, r2
 800fa7e:	f7fd fc8e 	bl	800d39e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fa82:	697b      	ldr	r3, [r7, #20]
}
 800fa84:	4618      	mov	r0, r3
 800fa86:	3718      	adds	r7, #24
 800fa88:	46bd      	mov	sp, r7
 800fa8a:	bd80      	pop	{r7, pc}
 800fa8c:	20000d60 	.word	0x20000d60
 800fa90:	20000d5c 	.word	0x20000d5c

0800fa94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b08e      	sub	sp, #56	; 0x38
 800fa98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fa9a:	e0ca      	b.n	800fc32 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	da18      	bge.n	800fad4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800faa2:	1d3b      	adds	r3, r7, #4
 800faa4:	3304      	adds	r3, #4
 800faa6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800faa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d10a      	bne.n	800fac4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800faae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fab2:	f383 8811 	msr	BASEPRI, r3
 800fab6:	f3bf 8f6f 	isb	sy
 800faba:	f3bf 8f4f 	dsb	sy
 800fabe:	61fb      	str	r3, [r7, #28]
}
 800fac0:	bf00      	nop
 800fac2:	e7fe      	b.n	800fac2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800faca:	6850      	ldr	r0, [r2, #4]
 800facc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800face:	6892      	ldr	r2, [r2, #8]
 800fad0:	4611      	mov	r1, r2
 800fad2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	f2c0 80aa 	blt.w	800fc30 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fae2:	695b      	ldr	r3, [r3, #20]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d004      	beq.n	800faf2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800faea:	3304      	adds	r3, #4
 800faec:	4618      	mov	r0, r3
 800faee:	f7fd fc8f 	bl	800d410 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800faf2:	463b      	mov	r3, r7
 800faf4:	4618      	mov	r0, r3
 800faf6:	f7ff ff6b 	bl	800f9d0 <prvSampleTimeNow>
 800fafa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	2b09      	cmp	r3, #9
 800fb00:	f200 8097 	bhi.w	800fc32 <prvProcessReceivedCommands+0x19e>
 800fb04:	a201      	add	r2, pc, #4	; (adr r2, 800fb0c <prvProcessReceivedCommands+0x78>)
 800fb06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb0a:	bf00      	nop
 800fb0c:	0800fb35 	.word	0x0800fb35
 800fb10:	0800fb35 	.word	0x0800fb35
 800fb14:	0800fb35 	.word	0x0800fb35
 800fb18:	0800fba9 	.word	0x0800fba9
 800fb1c:	0800fbbd 	.word	0x0800fbbd
 800fb20:	0800fc07 	.word	0x0800fc07
 800fb24:	0800fb35 	.word	0x0800fb35
 800fb28:	0800fb35 	.word	0x0800fb35
 800fb2c:	0800fba9 	.word	0x0800fba9
 800fb30:	0800fbbd 	.word	0x0800fbbd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fb34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fb3a:	f043 0301 	orr.w	r3, r3, #1
 800fb3e:	b2da      	uxtb	r2, r3
 800fb40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fb46:	68ba      	ldr	r2, [r7, #8]
 800fb48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb4a:	699b      	ldr	r3, [r3, #24]
 800fb4c:	18d1      	adds	r1, r2, r3
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb54:	f7ff ff5c 	bl	800fa10 <prvInsertTimerInActiveList>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d069      	beq.n	800fc32 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fb5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb60:	6a1b      	ldr	r3, [r3, #32]
 800fb62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fb66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fb6c:	f003 0304 	and.w	r3, r3, #4
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d05e      	beq.n	800fc32 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fb74:	68ba      	ldr	r2, [r7, #8]
 800fb76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb78:	699b      	ldr	r3, [r3, #24]
 800fb7a:	441a      	add	r2, r3
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	9300      	str	r3, [sp, #0]
 800fb80:	2300      	movs	r3, #0
 800fb82:	2100      	movs	r1, #0
 800fb84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb86:	f7ff fe05 	bl	800f794 <xTimerGenericCommand>
 800fb8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fb8c:	6a3b      	ldr	r3, [r7, #32]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d14f      	bne.n	800fc32 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800fb92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb96:	f383 8811 	msr	BASEPRI, r3
 800fb9a:	f3bf 8f6f 	isb	sy
 800fb9e:	f3bf 8f4f 	dsb	sy
 800fba2:	61bb      	str	r3, [r7, #24]
}
 800fba4:	bf00      	nop
 800fba6:	e7fe      	b.n	800fba6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbae:	f023 0301 	bic.w	r3, r3, #1
 800fbb2:	b2da      	uxtb	r2, r3
 800fbb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800fbba:	e03a      	b.n	800fc32 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fbbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbc2:	f043 0301 	orr.w	r3, r3, #1
 800fbc6:	b2da      	uxtb	r2, r3
 800fbc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fbce:	68ba      	ldr	r2, [r7, #8]
 800fbd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fbd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd6:	699b      	ldr	r3, [r3, #24]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d10a      	bne.n	800fbf2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800fbdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbe0:	f383 8811 	msr	BASEPRI, r3
 800fbe4:	f3bf 8f6f 	isb	sy
 800fbe8:	f3bf 8f4f 	dsb	sy
 800fbec:	617b      	str	r3, [r7, #20]
}
 800fbee:	bf00      	nop
 800fbf0:	e7fe      	b.n	800fbf0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fbf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbf4:	699a      	ldr	r2, [r3, #24]
 800fbf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbf8:	18d1      	adds	r1, r2, r3
 800fbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fbfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc00:	f7ff ff06 	bl	800fa10 <prvInsertTimerInActiveList>
					break;
 800fc04:	e015      	b.n	800fc32 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fc06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc0c:	f003 0302 	and.w	r3, r3, #2
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d103      	bne.n	800fc1c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800fc14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc16:	f000 fbfb 	bl	8010410 <vPortFree>
 800fc1a:	e00a      	b.n	800fc32 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc22:	f023 0301 	bic.w	r3, r3, #1
 800fc26:	b2da      	uxtb	r2, r3
 800fc28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fc2e:	e000      	b.n	800fc32 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800fc30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fc32:	4b08      	ldr	r3, [pc, #32]	; (800fc54 <prvProcessReceivedCommands+0x1c0>)
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	1d39      	adds	r1, r7, #4
 800fc38:	2200      	movs	r2, #0
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	f7fd ffe0 	bl	800dc00 <xQueueReceive>
 800fc40:	4603      	mov	r3, r0
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	f47f af2a 	bne.w	800fa9c <prvProcessReceivedCommands+0x8>
	}
}
 800fc48:	bf00      	nop
 800fc4a:	bf00      	nop
 800fc4c:	3730      	adds	r7, #48	; 0x30
 800fc4e:	46bd      	mov	sp, r7
 800fc50:	bd80      	pop	{r7, pc}
 800fc52:	bf00      	nop
 800fc54:	20000d64 	.word	0x20000d64

0800fc58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b088      	sub	sp, #32
 800fc5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fc5e:	e048      	b.n	800fcf2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fc60:	4b2d      	ldr	r3, [pc, #180]	; (800fd18 <prvSwitchTimerLists+0xc0>)
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	68db      	ldr	r3, [r3, #12]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc6a:	4b2b      	ldr	r3, [pc, #172]	; (800fd18 <prvSwitchTimerLists+0xc0>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	68db      	ldr	r3, [r3, #12]
 800fc70:	68db      	ldr	r3, [r3, #12]
 800fc72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	3304      	adds	r3, #4
 800fc78:	4618      	mov	r0, r3
 800fc7a:	f7fd fbc9 	bl	800d410 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	6a1b      	ldr	r3, [r3, #32]
 800fc82:	68f8      	ldr	r0, [r7, #12]
 800fc84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc8c:	f003 0304 	and.w	r3, r3, #4
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d02e      	beq.n	800fcf2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	699b      	ldr	r3, [r3, #24]
 800fc98:	693a      	ldr	r2, [r7, #16]
 800fc9a:	4413      	add	r3, r2
 800fc9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fc9e:	68ba      	ldr	r2, [r7, #8]
 800fca0:	693b      	ldr	r3, [r7, #16]
 800fca2:	429a      	cmp	r2, r3
 800fca4:	d90e      	bls.n	800fcc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	68ba      	ldr	r2, [r7, #8]
 800fcaa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	68fa      	ldr	r2, [r7, #12]
 800fcb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fcb2:	4b19      	ldr	r3, [pc, #100]	; (800fd18 <prvSwitchTimerLists+0xc0>)
 800fcb4:	681a      	ldr	r2, [r3, #0]
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	3304      	adds	r3, #4
 800fcba:	4619      	mov	r1, r3
 800fcbc:	4610      	mov	r0, r2
 800fcbe:	f7fd fb6e 	bl	800d39e <vListInsert>
 800fcc2:	e016      	b.n	800fcf2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	9300      	str	r3, [sp, #0]
 800fcc8:	2300      	movs	r3, #0
 800fcca:	693a      	ldr	r2, [r7, #16]
 800fccc:	2100      	movs	r1, #0
 800fcce:	68f8      	ldr	r0, [r7, #12]
 800fcd0:	f7ff fd60 	bl	800f794 <xTimerGenericCommand>
 800fcd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d10a      	bne.n	800fcf2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800fcdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fce0:	f383 8811 	msr	BASEPRI, r3
 800fce4:	f3bf 8f6f 	isb	sy
 800fce8:	f3bf 8f4f 	dsb	sy
 800fcec:	603b      	str	r3, [r7, #0]
}
 800fcee:	bf00      	nop
 800fcf0:	e7fe      	b.n	800fcf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fcf2:	4b09      	ldr	r3, [pc, #36]	; (800fd18 <prvSwitchTimerLists+0xc0>)
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d1b1      	bne.n	800fc60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fcfc:	4b06      	ldr	r3, [pc, #24]	; (800fd18 <prvSwitchTimerLists+0xc0>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fd02:	4b06      	ldr	r3, [pc, #24]	; (800fd1c <prvSwitchTimerLists+0xc4>)
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	4a04      	ldr	r2, [pc, #16]	; (800fd18 <prvSwitchTimerLists+0xc0>)
 800fd08:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fd0a:	4a04      	ldr	r2, [pc, #16]	; (800fd1c <prvSwitchTimerLists+0xc4>)
 800fd0c:	697b      	ldr	r3, [r7, #20]
 800fd0e:	6013      	str	r3, [r2, #0]
}
 800fd10:	bf00      	nop
 800fd12:	3718      	adds	r7, #24
 800fd14:	46bd      	mov	sp, r7
 800fd16:	bd80      	pop	{r7, pc}
 800fd18:	20000d5c 	.word	0x20000d5c
 800fd1c:	20000d60 	.word	0x20000d60

0800fd20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b082      	sub	sp, #8
 800fd24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fd26:	f000 f985 	bl	8010034 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fd2a:	4b15      	ldr	r3, [pc, #84]	; (800fd80 <prvCheckForValidListAndQueue+0x60>)
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d120      	bne.n	800fd74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fd32:	4814      	ldr	r0, [pc, #80]	; (800fd84 <prvCheckForValidListAndQueue+0x64>)
 800fd34:	f7fd fae2 	bl	800d2fc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fd38:	4813      	ldr	r0, [pc, #76]	; (800fd88 <prvCheckForValidListAndQueue+0x68>)
 800fd3a:	f7fd fadf 	bl	800d2fc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800fd3e:	4b13      	ldr	r3, [pc, #76]	; (800fd8c <prvCheckForValidListAndQueue+0x6c>)
 800fd40:	4a10      	ldr	r2, [pc, #64]	; (800fd84 <prvCheckForValidListAndQueue+0x64>)
 800fd42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fd44:	4b12      	ldr	r3, [pc, #72]	; (800fd90 <prvCheckForValidListAndQueue+0x70>)
 800fd46:	4a10      	ldr	r2, [pc, #64]	; (800fd88 <prvCheckForValidListAndQueue+0x68>)
 800fd48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fd4a:	2300      	movs	r3, #0
 800fd4c:	9300      	str	r3, [sp, #0]
 800fd4e:	4b11      	ldr	r3, [pc, #68]	; (800fd94 <prvCheckForValidListAndQueue+0x74>)
 800fd50:	4a11      	ldr	r2, [pc, #68]	; (800fd98 <prvCheckForValidListAndQueue+0x78>)
 800fd52:	2110      	movs	r1, #16
 800fd54:	200a      	movs	r0, #10
 800fd56:	f7fd fbed 	bl	800d534 <xQueueGenericCreateStatic>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	4a08      	ldr	r2, [pc, #32]	; (800fd80 <prvCheckForValidListAndQueue+0x60>)
 800fd5e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fd60:	4b07      	ldr	r3, [pc, #28]	; (800fd80 <prvCheckForValidListAndQueue+0x60>)
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d005      	beq.n	800fd74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fd68:	4b05      	ldr	r3, [pc, #20]	; (800fd80 <prvCheckForValidListAndQueue+0x60>)
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	490b      	ldr	r1, [pc, #44]	; (800fd9c <prvCheckForValidListAndQueue+0x7c>)
 800fd6e:	4618      	mov	r0, r3
 800fd70:	f7fe fafe 	bl	800e370 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fd74:	f000 f98e 	bl	8010094 <vPortExitCritical>
}
 800fd78:	bf00      	nop
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}
 800fd7e:	bf00      	nop
 800fd80:	20000d64 	.word	0x20000d64
 800fd84:	20000d34 	.word	0x20000d34
 800fd88:	20000d48 	.word	0x20000d48
 800fd8c:	20000d5c 	.word	0x20000d5c
 800fd90:	20000d60 	.word	0x20000d60
 800fd94:	20000e10 	.word	0x20000e10
 800fd98:	20000d70 	.word	0x20000d70
 800fd9c:	080119d0 	.word	0x080119d0

0800fda0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b08a      	sub	sp, #40	; 0x28
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	60f8      	str	r0, [r7, #12]
 800fda8:	60b9      	str	r1, [r7, #8]
 800fdaa:	607a      	str	r2, [r7, #4]
 800fdac:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800fdae:	f06f 0301 	mvn.w	r3, #1
 800fdb2:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fdc0:	4b06      	ldr	r3, [pc, #24]	; (800fddc <xTimerPendFunctionCallFromISR+0x3c>)
 800fdc2:	6818      	ldr	r0, [r3, #0]
 800fdc4:	f107 0114 	add.w	r1, r7, #20
 800fdc8:	2300      	movs	r3, #0
 800fdca:	683a      	ldr	r2, [r7, #0]
 800fdcc:	f7fd fdf0 	bl	800d9b0 <xQueueGenericSendFromISR>
 800fdd0:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800fdd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	3728      	adds	r7, #40	; 0x28
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	bd80      	pop	{r7, pc}
 800fddc:	20000d64 	.word	0x20000d64

0800fde0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fde0:	b480      	push	{r7}
 800fde2:	b085      	sub	sp, #20
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	60f8      	str	r0, [r7, #12]
 800fde8:	60b9      	str	r1, [r7, #8]
 800fdea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	3b04      	subs	r3, #4
 800fdf0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fdf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	3b04      	subs	r3, #4
 800fdfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fe00:	68bb      	ldr	r3, [r7, #8]
 800fe02:	f023 0201 	bic.w	r2, r3, #1
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	3b04      	subs	r3, #4
 800fe0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fe10:	4a0c      	ldr	r2, [pc, #48]	; (800fe44 <pxPortInitialiseStack+0x64>)
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	3b14      	subs	r3, #20
 800fe1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fe1c:	687a      	ldr	r2, [r7, #4]
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	3b04      	subs	r3, #4
 800fe26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	f06f 0202 	mvn.w	r2, #2
 800fe2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	3b20      	subs	r3, #32
 800fe34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fe36:	68fb      	ldr	r3, [r7, #12]
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3714      	adds	r7, #20
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe42:	4770      	bx	lr
 800fe44:	0800fe49 	.word	0x0800fe49

0800fe48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fe48:	b480      	push	{r7}
 800fe4a:	b085      	sub	sp, #20
 800fe4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fe4e:	2300      	movs	r3, #0
 800fe50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fe52:	4b12      	ldr	r3, [pc, #72]	; (800fe9c <prvTaskExitError+0x54>)
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe5a:	d00a      	beq.n	800fe72 <prvTaskExitError+0x2a>
	__asm volatile
 800fe5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe60:	f383 8811 	msr	BASEPRI, r3
 800fe64:	f3bf 8f6f 	isb	sy
 800fe68:	f3bf 8f4f 	dsb	sy
 800fe6c:	60fb      	str	r3, [r7, #12]
}
 800fe6e:	bf00      	nop
 800fe70:	e7fe      	b.n	800fe70 <prvTaskExitError+0x28>
	__asm volatile
 800fe72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe76:	f383 8811 	msr	BASEPRI, r3
 800fe7a:	f3bf 8f6f 	isb	sy
 800fe7e:	f3bf 8f4f 	dsb	sy
 800fe82:	60bb      	str	r3, [r7, #8]
}
 800fe84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fe86:	bf00      	nop
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d0fc      	beq.n	800fe88 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fe8e:	bf00      	nop
 800fe90:	bf00      	nop
 800fe92:	3714      	adds	r7, #20
 800fe94:	46bd      	mov	sp, r7
 800fe96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe9a:	4770      	bx	lr
 800fe9c:	200000b4 	.word	0x200000b4

0800fea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fea0:	4b07      	ldr	r3, [pc, #28]	; (800fec0 <pxCurrentTCBConst2>)
 800fea2:	6819      	ldr	r1, [r3, #0]
 800fea4:	6808      	ldr	r0, [r1, #0]
 800fea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feaa:	f380 8809 	msr	PSP, r0
 800feae:	f3bf 8f6f 	isb	sy
 800feb2:	f04f 0000 	mov.w	r0, #0
 800feb6:	f380 8811 	msr	BASEPRI, r0
 800feba:	4770      	bx	lr
 800febc:	f3af 8000 	nop.w

0800fec0 <pxCurrentTCBConst2>:
 800fec0:	20000834 	.word	0x20000834
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fec4:	bf00      	nop
 800fec6:	bf00      	nop

0800fec8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fec8:	4808      	ldr	r0, [pc, #32]	; (800feec <prvPortStartFirstTask+0x24>)
 800feca:	6800      	ldr	r0, [r0, #0]
 800fecc:	6800      	ldr	r0, [r0, #0]
 800fece:	f380 8808 	msr	MSP, r0
 800fed2:	f04f 0000 	mov.w	r0, #0
 800fed6:	f380 8814 	msr	CONTROL, r0
 800feda:	b662      	cpsie	i
 800fedc:	b661      	cpsie	f
 800fede:	f3bf 8f4f 	dsb	sy
 800fee2:	f3bf 8f6f 	isb	sy
 800fee6:	df00      	svc	0
 800fee8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800feea:	bf00      	nop
 800feec:	e000ed08 	.word	0xe000ed08

0800fef0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b086      	sub	sp, #24
 800fef4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fef6:	4b46      	ldr	r3, [pc, #280]	; (8010010 <xPortStartScheduler+0x120>)
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	4a46      	ldr	r2, [pc, #280]	; (8010014 <xPortStartScheduler+0x124>)
 800fefc:	4293      	cmp	r3, r2
 800fefe:	d10a      	bne.n	800ff16 <xPortStartScheduler+0x26>
	__asm volatile
 800ff00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff04:	f383 8811 	msr	BASEPRI, r3
 800ff08:	f3bf 8f6f 	isb	sy
 800ff0c:	f3bf 8f4f 	dsb	sy
 800ff10:	613b      	str	r3, [r7, #16]
}
 800ff12:	bf00      	nop
 800ff14:	e7fe      	b.n	800ff14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ff16:	4b3e      	ldr	r3, [pc, #248]	; (8010010 <xPortStartScheduler+0x120>)
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	4a3f      	ldr	r2, [pc, #252]	; (8010018 <xPortStartScheduler+0x128>)
 800ff1c:	4293      	cmp	r3, r2
 800ff1e:	d10a      	bne.n	800ff36 <xPortStartScheduler+0x46>
	__asm volatile
 800ff20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff24:	f383 8811 	msr	BASEPRI, r3
 800ff28:	f3bf 8f6f 	isb	sy
 800ff2c:	f3bf 8f4f 	dsb	sy
 800ff30:	60fb      	str	r3, [r7, #12]
}
 800ff32:	bf00      	nop
 800ff34:	e7fe      	b.n	800ff34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ff36:	4b39      	ldr	r3, [pc, #228]	; (801001c <xPortStartScheduler+0x12c>)
 800ff38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ff3a:	697b      	ldr	r3, [r7, #20]
 800ff3c:	781b      	ldrb	r3, [r3, #0]
 800ff3e:	b2db      	uxtb	r3, r3
 800ff40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ff42:	697b      	ldr	r3, [r7, #20]
 800ff44:	22ff      	movs	r2, #255	; 0xff
 800ff46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	781b      	ldrb	r3, [r3, #0]
 800ff4c:	b2db      	uxtb	r3, r3
 800ff4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ff50:	78fb      	ldrb	r3, [r7, #3]
 800ff52:	b2db      	uxtb	r3, r3
 800ff54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ff58:	b2da      	uxtb	r2, r3
 800ff5a:	4b31      	ldr	r3, [pc, #196]	; (8010020 <xPortStartScheduler+0x130>)
 800ff5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ff5e:	4b31      	ldr	r3, [pc, #196]	; (8010024 <xPortStartScheduler+0x134>)
 800ff60:	2207      	movs	r2, #7
 800ff62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ff64:	e009      	b.n	800ff7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ff66:	4b2f      	ldr	r3, [pc, #188]	; (8010024 <xPortStartScheduler+0x134>)
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	3b01      	subs	r3, #1
 800ff6c:	4a2d      	ldr	r2, [pc, #180]	; (8010024 <xPortStartScheduler+0x134>)
 800ff6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ff70:	78fb      	ldrb	r3, [r7, #3]
 800ff72:	b2db      	uxtb	r3, r3
 800ff74:	005b      	lsls	r3, r3, #1
 800ff76:	b2db      	uxtb	r3, r3
 800ff78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ff7a:	78fb      	ldrb	r3, [r7, #3]
 800ff7c:	b2db      	uxtb	r3, r3
 800ff7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ff82:	2b80      	cmp	r3, #128	; 0x80
 800ff84:	d0ef      	beq.n	800ff66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ff86:	4b27      	ldr	r3, [pc, #156]	; (8010024 <xPortStartScheduler+0x134>)
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	f1c3 0307 	rsb	r3, r3, #7
 800ff8e:	2b04      	cmp	r3, #4
 800ff90:	d00a      	beq.n	800ffa8 <xPortStartScheduler+0xb8>
	__asm volatile
 800ff92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff96:	f383 8811 	msr	BASEPRI, r3
 800ff9a:	f3bf 8f6f 	isb	sy
 800ff9e:	f3bf 8f4f 	dsb	sy
 800ffa2:	60bb      	str	r3, [r7, #8]
}
 800ffa4:	bf00      	nop
 800ffa6:	e7fe      	b.n	800ffa6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ffa8:	4b1e      	ldr	r3, [pc, #120]	; (8010024 <xPortStartScheduler+0x134>)
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	021b      	lsls	r3, r3, #8
 800ffae:	4a1d      	ldr	r2, [pc, #116]	; (8010024 <xPortStartScheduler+0x134>)
 800ffb0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ffb2:	4b1c      	ldr	r3, [pc, #112]	; (8010024 <xPortStartScheduler+0x134>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ffba:	4a1a      	ldr	r2, [pc, #104]	; (8010024 <xPortStartScheduler+0x134>)
 800ffbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	b2da      	uxtb	r2, r3
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ffc6:	4b18      	ldr	r3, [pc, #96]	; (8010028 <xPortStartScheduler+0x138>)
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	4a17      	ldr	r2, [pc, #92]	; (8010028 <xPortStartScheduler+0x138>)
 800ffcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ffd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ffd2:	4b15      	ldr	r3, [pc, #84]	; (8010028 <xPortStartScheduler+0x138>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	4a14      	ldr	r2, [pc, #80]	; (8010028 <xPortStartScheduler+0x138>)
 800ffd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ffdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ffde:	f000 f8dd 	bl	801019c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ffe2:	4b12      	ldr	r3, [pc, #72]	; (801002c <xPortStartScheduler+0x13c>)
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ffe8:	f000 f8fc 	bl	80101e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ffec:	4b10      	ldr	r3, [pc, #64]	; (8010030 <xPortStartScheduler+0x140>)
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	4a0f      	ldr	r2, [pc, #60]	; (8010030 <xPortStartScheduler+0x140>)
 800fff2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fff6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fff8:	f7ff ff66 	bl	800fec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fffc:	f7fe fe82 	bl	800ed04 <vTaskSwitchContext>
	prvTaskExitError();
 8010000:	f7ff ff22 	bl	800fe48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010004:	2300      	movs	r3, #0
}
 8010006:	4618      	mov	r0, r3
 8010008:	3718      	adds	r7, #24
 801000a:	46bd      	mov	sp, r7
 801000c:	bd80      	pop	{r7, pc}
 801000e:	bf00      	nop
 8010010:	e000ed00 	.word	0xe000ed00
 8010014:	410fc271 	.word	0x410fc271
 8010018:	410fc270 	.word	0x410fc270
 801001c:	e000e400 	.word	0xe000e400
 8010020:	20000e60 	.word	0x20000e60
 8010024:	20000e64 	.word	0x20000e64
 8010028:	e000ed20 	.word	0xe000ed20
 801002c:	200000b4 	.word	0x200000b4
 8010030:	e000ef34 	.word	0xe000ef34

08010034 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010034:	b480      	push	{r7}
 8010036:	b083      	sub	sp, #12
 8010038:	af00      	add	r7, sp, #0
	__asm volatile
 801003a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801003e:	f383 8811 	msr	BASEPRI, r3
 8010042:	f3bf 8f6f 	isb	sy
 8010046:	f3bf 8f4f 	dsb	sy
 801004a:	607b      	str	r3, [r7, #4]
}
 801004c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801004e:	4b0f      	ldr	r3, [pc, #60]	; (801008c <vPortEnterCritical+0x58>)
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	3301      	adds	r3, #1
 8010054:	4a0d      	ldr	r2, [pc, #52]	; (801008c <vPortEnterCritical+0x58>)
 8010056:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010058:	4b0c      	ldr	r3, [pc, #48]	; (801008c <vPortEnterCritical+0x58>)
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	2b01      	cmp	r3, #1
 801005e:	d10f      	bne.n	8010080 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010060:	4b0b      	ldr	r3, [pc, #44]	; (8010090 <vPortEnterCritical+0x5c>)
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	b2db      	uxtb	r3, r3
 8010066:	2b00      	cmp	r3, #0
 8010068:	d00a      	beq.n	8010080 <vPortEnterCritical+0x4c>
	__asm volatile
 801006a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801006e:	f383 8811 	msr	BASEPRI, r3
 8010072:	f3bf 8f6f 	isb	sy
 8010076:	f3bf 8f4f 	dsb	sy
 801007a:	603b      	str	r3, [r7, #0]
}
 801007c:	bf00      	nop
 801007e:	e7fe      	b.n	801007e <vPortEnterCritical+0x4a>
	}
}
 8010080:	bf00      	nop
 8010082:	370c      	adds	r7, #12
 8010084:	46bd      	mov	sp, r7
 8010086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008a:	4770      	bx	lr
 801008c:	200000b4 	.word	0x200000b4
 8010090:	e000ed04 	.word	0xe000ed04

08010094 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010094:	b480      	push	{r7}
 8010096:	b083      	sub	sp, #12
 8010098:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801009a:	4b12      	ldr	r3, [pc, #72]	; (80100e4 <vPortExitCritical+0x50>)
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d10a      	bne.n	80100b8 <vPortExitCritical+0x24>
	__asm volatile
 80100a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100a6:	f383 8811 	msr	BASEPRI, r3
 80100aa:	f3bf 8f6f 	isb	sy
 80100ae:	f3bf 8f4f 	dsb	sy
 80100b2:	607b      	str	r3, [r7, #4]
}
 80100b4:	bf00      	nop
 80100b6:	e7fe      	b.n	80100b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80100b8:	4b0a      	ldr	r3, [pc, #40]	; (80100e4 <vPortExitCritical+0x50>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	3b01      	subs	r3, #1
 80100be:	4a09      	ldr	r2, [pc, #36]	; (80100e4 <vPortExitCritical+0x50>)
 80100c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80100c2:	4b08      	ldr	r3, [pc, #32]	; (80100e4 <vPortExitCritical+0x50>)
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d105      	bne.n	80100d6 <vPortExitCritical+0x42>
 80100ca:	2300      	movs	r3, #0
 80100cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	f383 8811 	msr	BASEPRI, r3
}
 80100d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80100d6:	bf00      	nop
 80100d8:	370c      	adds	r7, #12
 80100da:	46bd      	mov	sp, r7
 80100dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e0:	4770      	bx	lr
 80100e2:	bf00      	nop
 80100e4:	200000b4 	.word	0x200000b4
	...

080100f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80100f0:	f3ef 8009 	mrs	r0, PSP
 80100f4:	f3bf 8f6f 	isb	sy
 80100f8:	4b15      	ldr	r3, [pc, #84]	; (8010150 <pxCurrentTCBConst>)
 80100fa:	681a      	ldr	r2, [r3, #0]
 80100fc:	f01e 0f10 	tst.w	lr, #16
 8010100:	bf08      	it	eq
 8010102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801010a:	6010      	str	r0, [r2, #0]
 801010c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010110:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010114:	f380 8811 	msr	BASEPRI, r0
 8010118:	f3bf 8f4f 	dsb	sy
 801011c:	f3bf 8f6f 	isb	sy
 8010120:	f7fe fdf0 	bl	800ed04 <vTaskSwitchContext>
 8010124:	f04f 0000 	mov.w	r0, #0
 8010128:	f380 8811 	msr	BASEPRI, r0
 801012c:	bc09      	pop	{r0, r3}
 801012e:	6819      	ldr	r1, [r3, #0]
 8010130:	6808      	ldr	r0, [r1, #0]
 8010132:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010136:	f01e 0f10 	tst.w	lr, #16
 801013a:	bf08      	it	eq
 801013c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010140:	f380 8809 	msr	PSP, r0
 8010144:	f3bf 8f6f 	isb	sy
 8010148:	4770      	bx	lr
 801014a:	bf00      	nop
 801014c:	f3af 8000 	nop.w

08010150 <pxCurrentTCBConst>:
 8010150:	20000834 	.word	0x20000834
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010154:	bf00      	nop
 8010156:	bf00      	nop

08010158 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b082      	sub	sp, #8
 801015c:	af00      	add	r7, sp, #0
	__asm volatile
 801015e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010162:	f383 8811 	msr	BASEPRI, r3
 8010166:	f3bf 8f6f 	isb	sy
 801016a:	f3bf 8f4f 	dsb	sy
 801016e:	607b      	str	r3, [r7, #4]
}
 8010170:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010172:	f7fe fd0d 	bl	800eb90 <xTaskIncrementTick>
 8010176:	4603      	mov	r3, r0
 8010178:	2b00      	cmp	r3, #0
 801017a:	d003      	beq.n	8010184 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801017c:	4b06      	ldr	r3, [pc, #24]	; (8010198 <xPortSysTickHandler+0x40>)
 801017e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010182:	601a      	str	r2, [r3, #0]
 8010184:	2300      	movs	r3, #0
 8010186:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010188:	683b      	ldr	r3, [r7, #0]
 801018a:	f383 8811 	msr	BASEPRI, r3
}
 801018e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010190:	bf00      	nop
 8010192:	3708      	adds	r7, #8
 8010194:	46bd      	mov	sp, r7
 8010196:	bd80      	pop	{r7, pc}
 8010198:	e000ed04 	.word	0xe000ed04

0801019c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801019c:	b480      	push	{r7}
 801019e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80101a0:	4b0b      	ldr	r3, [pc, #44]	; (80101d0 <vPortSetupTimerInterrupt+0x34>)
 80101a2:	2200      	movs	r2, #0
 80101a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80101a6:	4b0b      	ldr	r3, [pc, #44]	; (80101d4 <vPortSetupTimerInterrupt+0x38>)
 80101a8:	2200      	movs	r2, #0
 80101aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80101ac:	4b0a      	ldr	r3, [pc, #40]	; (80101d8 <vPortSetupTimerInterrupt+0x3c>)
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	4a0a      	ldr	r2, [pc, #40]	; (80101dc <vPortSetupTimerInterrupt+0x40>)
 80101b2:	fba2 2303 	umull	r2, r3, r2, r3
 80101b6:	099b      	lsrs	r3, r3, #6
 80101b8:	4a09      	ldr	r2, [pc, #36]	; (80101e0 <vPortSetupTimerInterrupt+0x44>)
 80101ba:	3b01      	subs	r3, #1
 80101bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80101be:	4b04      	ldr	r3, [pc, #16]	; (80101d0 <vPortSetupTimerInterrupt+0x34>)
 80101c0:	2207      	movs	r2, #7
 80101c2:	601a      	str	r2, [r3, #0]
}
 80101c4:	bf00      	nop
 80101c6:	46bd      	mov	sp, r7
 80101c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101cc:	4770      	bx	lr
 80101ce:	bf00      	nop
 80101d0:	e000e010 	.word	0xe000e010
 80101d4:	e000e018 	.word	0xe000e018
 80101d8:	20000094 	.word	0x20000094
 80101dc:	10624dd3 	.word	0x10624dd3
 80101e0:	e000e014 	.word	0xe000e014

080101e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80101e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80101f4 <vPortEnableVFP+0x10>
 80101e8:	6801      	ldr	r1, [r0, #0]
 80101ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80101ee:	6001      	str	r1, [r0, #0]
 80101f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80101f2:	bf00      	nop
 80101f4:	e000ed88 	.word	0xe000ed88

080101f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80101f8:	b480      	push	{r7}
 80101fa:	b085      	sub	sp, #20
 80101fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80101fe:	f3ef 8305 	mrs	r3, IPSR
 8010202:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2b0f      	cmp	r3, #15
 8010208:	d914      	bls.n	8010234 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801020a:	4a17      	ldr	r2, [pc, #92]	; (8010268 <vPortValidateInterruptPriority+0x70>)
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	4413      	add	r3, r2
 8010210:	781b      	ldrb	r3, [r3, #0]
 8010212:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010214:	4b15      	ldr	r3, [pc, #84]	; (801026c <vPortValidateInterruptPriority+0x74>)
 8010216:	781b      	ldrb	r3, [r3, #0]
 8010218:	7afa      	ldrb	r2, [r7, #11]
 801021a:	429a      	cmp	r2, r3
 801021c:	d20a      	bcs.n	8010234 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801021e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010222:	f383 8811 	msr	BASEPRI, r3
 8010226:	f3bf 8f6f 	isb	sy
 801022a:	f3bf 8f4f 	dsb	sy
 801022e:	607b      	str	r3, [r7, #4]
}
 8010230:	bf00      	nop
 8010232:	e7fe      	b.n	8010232 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010234:	4b0e      	ldr	r3, [pc, #56]	; (8010270 <vPortValidateInterruptPriority+0x78>)
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801023c:	4b0d      	ldr	r3, [pc, #52]	; (8010274 <vPortValidateInterruptPriority+0x7c>)
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	429a      	cmp	r2, r3
 8010242:	d90a      	bls.n	801025a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8010244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010248:	f383 8811 	msr	BASEPRI, r3
 801024c:	f3bf 8f6f 	isb	sy
 8010250:	f3bf 8f4f 	dsb	sy
 8010254:	603b      	str	r3, [r7, #0]
}
 8010256:	bf00      	nop
 8010258:	e7fe      	b.n	8010258 <vPortValidateInterruptPriority+0x60>
	}
 801025a:	bf00      	nop
 801025c:	3714      	adds	r7, #20
 801025e:	46bd      	mov	sp, r7
 8010260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010264:	4770      	bx	lr
 8010266:	bf00      	nop
 8010268:	e000e3f0 	.word	0xe000e3f0
 801026c:	20000e60 	.word	0x20000e60
 8010270:	e000ed0c 	.word	0xe000ed0c
 8010274:	20000e64 	.word	0x20000e64

08010278 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b08a      	sub	sp, #40	; 0x28
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010280:	2300      	movs	r3, #0
 8010282:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010284:	f7fe fbb6 	bl	800e9f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010288:	4b5b      	ldr	r3, [pc, #364]	; (80103f8 <pvPortMalloc+0x180>)
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d101      	bne.n	8010294 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010290:	f000 f920 	bl	80104d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010294:	4b59      	ldr	r3, [pc, #356]	; (80103fc <pvPortMalloc+0x184>)
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	4013      	ands	r3, r2
 801029c:	2b00      	cmp	r3, #0
 801029e:	f040 8093 	bne.w	80103c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d01d      	beq.n	80102e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80102a8:	2208      	movs	r2, #8
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	4413      	add	r3, r2
 80102ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f003 0307 	and.w	r3, r3, #7
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d014      	beq.n	80102e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f023 0307 	bic.w	r3, r3, #7
 80102c0:	3308      	adds	r3, #8
 80102c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	f003 0307 	and.w	r3, r3, #7
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d00a      	beq.n	80102e4 <pvPortMalloc+0x6c>
	__asm volatile
 80102ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102d2:	f383 8811 	msr	BASEPRI, r3
 80102d6:	f3bf 8f6f 	isb	sy
 80102da:	f3bf 8f4f 	dsb	sy
 80102de:	617b      	str	r3, [r7, #20]
}
 80102e0:	bf00      	nop
 80102e2:	e7fe      	b.n	80102e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d06e      	beq.n	80103c8 <pvPortMalloc+0x150>
 80102ea:	4b45      	ldr	r3, [pc, #276]	; (8010400 <pvPortMalloc+0x188>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	687a      	ldr	r2, [r7, #4]
 80102f0:	429a      	cmp	r2, r3
 80102f2:	d869      	bhi.n	80103c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80102f4:	4b43      	ldr	r3, [pc, #268]	; (8010404 <pvPortMalloc+0x18c>)
 80102f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80102f8:	4b42      	ldr	r3, [pc, #264]	; (8010404 <pvPortMalloc+0x18c>)
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80102fe:	e004      	b.n	801030a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8010300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010302:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801030a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030c:	685b      	ldr	r3, [r3, #4]
 801030e:	687a      	ldr	r2, [r7, #4]
 8010310:	429a      	cmp	r2, r3
 8010312:	d903      	bls.n	801031c <pvPortMalloc+0xa4>
 8010314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	2b00      	cmp	r3, #0
 801031a:	d1f1      	bne.n	8010300 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801031c:	4b36      	ldr	r3, [pc, #216]	; (80103f8 <pvPortMalloc+0x180>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010322:	429a      	cmp	r2, r3
 8010324:	d050      	beq.n	80103c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010326:	6a3b      	ldr	r3, [r7, #32]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	2208      	movs	r2, #8
 801032c:	4413      	add	r3, r2
 801032e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010332:	681a      	ldr	r2, [r3, #0]
 8010334:	6a3b      	ldr	r3, [r7, #32]
 8010336:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801033a:	685a      	ldr	r2, [r3, #4]
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	1ad2      	subs	r2, r2, r3
 8010340:	2308      	movs	r3, #8
 8010342:	005b      	lsls	r3, r3, #1
 8010344:	429a      	cmp	r2, r3
 8010346:	d91f      	bls.n	8010388 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	4413      	add	r3, r2
 801034e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010350:	69bb      	ldr	r3, [r7, #24]
 8010352:	f003 0307 	and.w	r3, r3, #7
 8010356:	2b00      	cmp	r3, #0
 8010358:	d00a      	beq.n	8010370 <pvPortMalloc+0xf8>
	__asm volatile
 801035a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801035e:	f383 8811 	msr	BASEPRI, r3
 8010362:	f3bf 8f6f 	isb	sy
 8010366:	f3bf 8f4f 	dsb	sy
 801036a:	613b      	str	r3, [r7, #16]
}
 801036c:	bf00      	nop
 801036e:	e7fe      	b.n	801036e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010372:	685a      	ldr	r2, [r3, #4]
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	1ad2      	subs	r2, r2, r3
 8010378:	69bb      	ldr	r3, [r7, #24]
 801037a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801037c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801037e:	687a      	ldr	r2, [r7, #4]
 8010380:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010382:	69b8      	ldr	r0, [r7, #24]
 8010384:	f000 f908 	bl	8010598 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010388:	4b1d      	ldr	r3, [pc, #116]	; (8010400 <pvPortMalloc+0x188>)
 801038a:	681a      	ldr	r2, [r3, #0]
 801038c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801038e:	685b      	ldr	r3, [r3, #4]
 8010390:	1ad3      	subs	r3, r2, r3
 8010392:	4a1b      	ldr	r2, [pc, #108]	; (8010400 <pvPortMalloc+0x188>)
 8010394:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010396:	4b1a      	ldr	r3, [pc, #104]	; (8010400 <pvPortMalloc+0x188>)
 8010398:	681a      	ldr	r2, [r3, #0]
 801039a:	4b1b      	ldr	r3, [pc, #108]	; (8010408 <pvPortMalloc+0x190>)
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	429a      	cmp	r2, r3
 80103a0:	d203      	bcs.n	80103aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80103a2:	4b17      	ldr	r3, [pc, #92]	; (8010400 <pvPortMalloc+0x188>)
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	4a18      	ldr	r2, [pc, #96]	; (8010408 <pvPortMalloc+0x190>)
 80103a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80103aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103ac:	685a      	ldr	r2, [r3, #4]
 80103ae:	4b13      	ldr	r3, [pc, #76]	; (80103fc <pvPortMalloc+0x184>)
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	431a      	orrs	r2, r3
 80103b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80103b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103ba:	2200      	movs	r2, #0
 80103bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80103be:	4b13      	ldr	r3, [pc, #76]	; (801040c <pvPortMalloc+0x194>)
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	3301      	adds	r3, #1
 80103c4:	4a11      	ldr	r2, [pc, #68]	; (801040c <pvPortMalloc+0x194>)
 80103c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80103c8:	f7fe fb22 	bl	800ea10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80103cc:	69fb      	ldr	r3, [r7, #28]
 80103ce:	f003 0307 	and.w	r3, r3, #7
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d00a      	beq.n	80103ec <pvPortMalloc+0x174>
	__asm volatile
 80103d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103da:	f383 8811 	msr	BASEPRI, r3
 80103de:	f3bf 8f6f 	isb	sy
 80103e2:	f3bf 8f4f 	dsb	sy
 80103e6:	60fb      	str	r3, [r7, #12]
}
 80103e8:	bf00      	nop
 80103ea:	e7fe      	b.n	80103ea <pvPortMalloc+0x172>
	return pvReturn;
 80103ec:	69fb      	ldr	r3, [r7, #28]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3728      	adds	r7, #40	; 0x28
 80103f2:	46bd      	mov	sp, r7
 80103f4:	bd80      	pop	{r7, pc}
 80103f6:	bf00      	nop
 80103f8:	20003580 	.word	0x20003580
 80103fc:	20003594 	.word	0x20003594
 8010400:	20003584 	.word	0x20003584
 8010404:	20003578 	.word	0x20003578
 8010408:	20003588 	.word	0x20003588
 801040c:	2000358c 	.word	0x2000358c

08010410 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b086      	sub	sp, #24
 8010414:	af00      	add	r7, sp, #0
 8010416:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d04d      	beq.n	80104be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010422:	2308      	movs	r3, #8
 8010424:	425b      	negs	r3, r3
 8010426:	697a      	ldr	r2, [r7, #20]
 8010428:	4413      	add	r3, r2
 801042a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801042c:	697b      	ldr	r3, [r7, #20]
 801042e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010430:	693b      	ldr	r3, [r7, #16]
 8010432:	685a      	ldr	r2, [r3, #4]
 8010434:	4b24      	ldr	r3, [pc, #144]	; (80104c8 <vPortFree+0xb8>)
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	4013      	ands	r3, r2
 801043a:	2b00      	cmp	r3, #0
 801043c:	d10a      	bne.n	8010454 <vPortFree+0x44>
	__asm volatile
 801043e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010442:	f383 8811 	msr	BASEPRI, r3
 8010446:	f3bf 8f6f 	isb	sy
 801044a:	f3bf 8f4f 	dsb	sy
 801044e:	60fb      	str	r3, [r7, #12]
}
 8010450:	bf00      	nop
 8010452:	e7fe      	b.n	8010452 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010454:	693b      	ldr	r3, [r7, #16]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d00a      	beq.n	8010472 <vPortFree+0x62>
	__asm volatile
 801045c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010460:	f383 8811 	msr	BASEPRI, r3
 8010464:	f3bf 8f6f 	isb	sy
 8010468:	f3bf 8f4f 	dsb	sy
 801046c:	60bb      	str	r3, [r7, #8]
}
 801046e:	bf00      	nop
 8010470:	e7fe      	b.n	8010470 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010472:	693b      	ldr	r3, [r7, #16]
 8010474:	685a      	ldr	r2, [r3, #4]
 8010476:	4b14      	ldr	r3, [pc, #80]	; (80104c8 <vPortFree+0xb8>)
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	4013      	ands	r3, r2
 801047c:	2b00      	cmp	r3, #0
 801047e:	d01e      	beq.n	80104be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010480:	693b      	ldr	r3, [r7, #16]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d11a      	bne.n	80104be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010488:	693b      	ldr	r3, [r7, #16]
 801048a:	685a      	ldr	r2, [r3, #4]
 801048c:	4b0e      	ldr	r3, [pc, #56]	; (80104c8 <vPortFree+0xb8>)
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	43db      	mvns	r3, r3
 8010492:	401a      	ands	r2, r3
 8010494:	693b      	ldr	r3, [r7, #16]
 8010496:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010498:	f7fe faac 	bl	800e9f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801049c:	693b      	ldr	r3, [r7, #16]
 801049e:	685a      	ldr	r2, [r3, #4]
 80104a0:	4b0a      	ldr	r3, [pc, #40]	; (80104cc <vPortFree+0xbc>)
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	4413      	add	r3, r2
 80104a6:	4a09      	ldr	r2, [pc, #36]	; (80104cc <vPortFree+0xbc>)
 80104a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80104aa:	6938      	ldr	r0, [r7, #16]
 80104ac:	f000 f874 	bl	8010598 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80104b0:	4b07      	ldr	r3, [pc, #28]	; (80104d0 <vPortFree+0xc0>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	3301      	adds	r3, #1
 80104b6:	4a06      	ldr	r2, [pc, #24]	; (80104d0 <vPortFree+0xc0>)
 80104b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80104ba:	f7fe faa9 	bl	800ea10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80104be:	bf00      	nop
 80104c0:	3718      	adds	r7, #24
 80104c2:	46bd      	mov	sp, r7
 80104c4:	bd80      	pop	{r7, pc}
 80104c6:	bf00      	nop
 80104c8:	20003594 	.word	0x20003594
 80104cc:	20003584 	.word	0x20003584
 80104d0:	20003590 	.word	0x20003590

080104d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80104d4:	b480      	push	{r7}
 80104d6:	b085      	sub	sp, #20
 80104d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80104da:	f242 7310 	movw	r3, #10000	; 0x2710
 80104de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80104e0:	4b27      	ldr	r3, [pc, #156]	; (8010580 <prvHeapInit+0xac>)
 80104e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	f003 0307 	and.w	r3, r3, #7
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d00c      	beq.n	8010508 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	3307      	adds	r3, #7
 80104f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f023 0307 	bic.w	r3, r3, #7
 80104fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80104fc:	68ba      	ldr	r2, [r7, #8]
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	1ad3      	subs	r3, r2, r3
 8010502:	4a1f      	ldr	r2, [pc, #124]	; (8010580 <prvHeapInit+0xac>)
 8010504:	4413      	add	r3, r2
 8010506:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801050c:	4a1d      	ldr	r2, [pc, #116]	; (8010584 <prvHeapInit+0xb0>)
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010512:	4b1c      	ldr	r3, [pc, #112]	; (8010584 <prvHeapInit+0xb0>)
 8010514:	2200      	movs	r2, #0
 8010516:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	68ba      	ldr	r2, [r7, #8]
 801051c:	4413      	add	r3, r2
 801051e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010520:	2208      	movs	r2, #8
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	1a9b      	subs	r3, r3, r2
 8010526:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	f023 0307 	bic.w	r3, r3, #7
 801052e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	4a15      	ldr	r2, [pc, #84]	; (8010588 <prvHeapInit+0xb4>)
 8010534:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010536:	4b14      	ldr	r3, [pc, #80]	; (8010588 <prvHeapInit+0xb4>)
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	2200      	movs	r2, #0
 801053c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801053e:	4b12      	ldr	r3, [pc, #72]	; (8010588 <prvHeapInit+0xb4>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	2200      	movs	r2, #0
 8010544:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	68fa      	ldr	r2, [r7, #12]
 801054e:	1ad2      	subs	r2, r2, r3
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010554:	4b0c      	ldr	r3, [pc, #48]	; (8010588 <prvHeapInit+0xb4>)
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	683b      	ldr	r3, [r7, #0]
 801055a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	685b      	ldr	r3, [r3, #4]
 8010560:	4a0a      	ldr	r2, [pc, #40]	; (801058c <prvHeapInit+0xb8>)
 8010562:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	685b      	ldr	r3, [r3, #4]
 8010568:	4a09      	ldr	r2, [pc, #36]	; (8010590 <prvHeapInit+0xbc>)
 801056a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801056c:	4b09      	ldr	r3, [pc, #36]	; (8010594 <prvHeapInit+0xc0>)
 801056e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010572:	601a      	str	r2, [r3, #0]
}
 8010574:	bf00      	nop
 8010576:	3714      	adds	r7, #20
 8010578:	46bd      	mov	sp, r7
 801057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057e:	4770      	bx	lr
 8010580:	20000e68 	.word	0x20000e68
 8010584:	20003578 	.word	0x20003578
 8010588:	20003580 	.word	0x20003580
 801058c:	20003588 	.word	0x20003588
 8010590:	20003584 	.word	0x20003584
 8010594:	20003594 	.word	0x20003594

08010598 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010598:	b480      	push	{r7}
 801059a:	b085      	sub	sp, #20
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80105a0:	4b28      	ldr	r3, [pc, #160]	; (8010644 <prvInsertBlockIntoFreeList+0xac>)
 80105a2:	60fb      	str	r3, [r7, #12]
 80105a4:	e002      	b.n	80105ac <prvInsertBlockIntoFreeList+0x14>
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	60fb      	str	r3, [r7, #12]
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	687a      	ldr	r2, [r7, #4]
 80105b2:	429a      	cmp	r2, r3
 80105b4:	d8f7      	bhi.n	80105a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	685b      	ldr	r3, [r3, #4]
 80105be:	68ba      	ldr	r2, [r7, #8]
 80105c0:	4413      	add	r3, r2
 80105c2:	687a      	ldr	r2, [r7, #4]
 80105c4:	429a      	cmp	r2, r3
 80105c6:	d108      	bne.n	80105da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	685a      	ldr	r2, [r3, #4]
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	441a      	add	r2, r3
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	685b      	ldr	r3, [r3, #4]
 80105e2:	68ba      	ldr	r2, [r7, #8]
 80105e4:	441a      	add	r2, r3
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	429a      	cmp	r2, r3
 80105ec:	d118      	bne.n	8010620 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	681a      	ldr	r2, [r3, #0]
 80105f2:	4b15      	ldr	r3, [pc, #84]	; (8010648 <prvInsertBlockIntoFreeList+0xb0>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	429a      	cmp	r2, r3
 80105f8:	d00d      	beq.n	8010616 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	685a      	ldr	r2, [r3, #4]
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	685b      	ldr	r3, [r3, #4]
 8010604:	441a      	add	r2, r3
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	681a      	ldr	r2, [r3, #0]
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	601a      	str	r2, [r3, #0]
 8010614:	e008      	b.n	8010628 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010616:	4b0c      	ldr	r3, [pc, #48]	; (8010648 <prvInsertBlockIntoFreeList+0xb0>)
 8010618:	681a      	ldr	r2, [r3, #0]
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	601a      	str	r2, [r3, #0]
 801061e:	e003      	b.n	8010628 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	681a      	ldr	r2, [r3, #0]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010628:	68fa      	ldr	r2, [r7, #12]
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	429a      	cmp	r2, r3
 801062e:	d002      	beq.n	8010636 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	687a      	ldr	r2, [r7, #4]
 8010634:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010636:	bf00      	nop
 8010638:	3714      	adds	r7, #20
 801063a:	46bd      	mov	sp, r7
 801063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010640:	4770      	bx	lr
 8010642:	bf00      	nop
 8010644:	20003578 	.word	0x20003578
 8010648:	20003580 	.word	0x20003580

0801064c <__errno>:
 801064c:	4b01      	ldr	r3, [pc, #4]	; (8010654 <__errno+0x8>)
 801064e:	6818      	ldr	r0, [r3, #0]
 8010650:	4770      	bx	lr
 8010652:	bf00      	nop
 8010654:	200000b8 	.word	0x200000b8

08010658 <__libc_init_array>:
 8010658:	b570      	push	{r4, r5, r6, lr}
 801065a:	4d0d      	ldr	r5, [pc, #52]	; (8010690 <__libc_init_array+0x38>)
 801065c:	4c0d      	ldr	r4, [pc, #52]	; (8010694 <__libc_init_array+0x3c>)
 801065e:	1b64      	subs	r4, r4, r5
 8010660:	10a4      	asrs	r4, r4, #2
 8010662:	2600      	movs	r6, #0
 8010664:	42a6      	cmp	r6, r4
 8010666:	d109      	bne.n	801067c <__libc_init_array+0x24>
 8010668:	4d0b      	ldr	r5, [pc, #44]	; (8010698 <__libc_init_array+0x40>)
 801066a:	4c0c      	ldr	r4, [pc, #48]	; (801069c <__libc_init_array+0x44>)
 801066c:	f000 fffa 	bl	8011664 <_init>
 8010670:	1b64      	subs	r4, r4, r5
 8010672:	10a4      	asrs	r4, r4, #2
 8010674:	2600      	movs	r6, #0
 8010676:	42a6      	cmp	r6, r4
 8010678:	d105      	bne.n	8010686 <__libc_init_array+0x2e>
 801067a:	bd70      	pop	{r4, r5, r6, pc}
 801067c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010680:	4798      	blx	r3
 8010682:	3601      	adds	r6, #1
 8010684:	e7ee      	b.n	8010664 <__libc_init_array+0xc>
 8010686:	f855 3b04 	ldr.w	r3, [r5], #4
 801068a:	4798      	blx	r3
 801068c:	3601      	adds	r6, #1
 801068e:	e7f2      	b.n	8010676 <__libc_init_array+0x1e>
 8010690:	08011f88 	.word	0x08011f88
 8010694:	08011f88 	.word	0x08011f88
 8010698:	08011f88 	.word	0x08011f88
 801069c:	08011f8c 	.word	0x08011f8c

080106a0 <memcpy>:
 80106a0:	440a      	add	r2, r1
 80106a2:	4291      	cmp	r1, r2
 80106a4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80106a8:	d100      	bne.n	80106ac <memcpy+0xc>
 80106aa:	4770      	bx	lr
 80106ac:	b510      	push	{r4, lr}
 80106ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80106b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80106b6:	4291      	cmp	r1, r2
 80106b8:	d1f9      	bne.n	80106ae <memcpy+0xe>
 80106ba:	bd10      	pop	{r4, pc}

080106bc <memset>:
 80106bc:	4402      	add	r2, r0
 80106be:	4603      	mov	r3, r0
 80106c0:	4293      	cmp	r3, r2
 80106c2:	d100      	bne.n	80106c6 <memset+0xa>
 80106c4:	4770      	bx	lr
 80106c6:	f803 1b01 	strb.w	r1, [r3], #1
 80106ca:	e7f9      	b.n	80106c0 <memset+0x4>

080106cc <iprintf>:
 80106cc:	b40f      	push	{r0, r1, r2, r3}
 80106ce:	4b0a      	ldr	r3, [pc, #40]	; (80106f8 <iprintf+0x2c>)
 80106d0:	b513      	push	{r0, r1, r4, lr}
 80106d2:	681c      	ldr	r4, [r3, #0]
 80106d4:	b124      	cbz	r4, 80106e0 <iprintf+0x14>
 80106d6:	69a3      	ldr	r3, [r4, #24]
 80106d8:	b913      	cbnz	r3, 80106e0 <iprintf+0x14>
 80106da:	4620      	mov	r0, r4
 80106dc:	f000 fa5e 	bl	8010b9c <__sinit>
 80106e0:	ab05      	add	r3, sp, #20
 80106e2:	9a04      	ldr	r2, [sp, #16]
 80106e4:	68a1      	ldr	r1, [r4, #8]
 80106e6:	9301      	str	r3, [sp, #4]
 80106e8:	4620      	mov	r0, r4
 80106ea:	f000 fc2f 	bl	8010f4c <_vfiprintf_r>
 80106ee:	b002      	add	sp, #8
 80106f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106f4:	b004      	add	sp, #16
 80106f6:	4770      	bx	lr
 80106f8:	200000b8 	.word	0x200000b8

080106fc <_puts_r>:
 80106fc:	b570      	push	{r4, r5, r6, lr}
 80106fe:	460e      	mov	r6, r1
 8010700:	4605      	mov	r5, r0
 8010702:	b118      	cbz	r0, 801070c <_puts_r+0x10>
 8010704:	6983      	ldr	r3, [r0, #24]
 8010706:	b90b      	cbnz	r3, 801070c <_puts_r+0x10>
 8010708:	f000 fa48 	bl	8010b9c <__sinit>
 801070c:	69ab      	ldr	r3, [r5, #24]
 801070e:	68ac      	ldr	r4, [r5, #8]
 8010710:	b913      	cbnz	r3, 8010718 <_puts_r+0x1c>
 8010712:	4628      	mov	r0, r5
 8010714:	f000 fa42 	bl	8010b9c <__sinit>
 8010718:	4b2c      	ldr	r3, [pc, #176]	; (80107cc <_puts_r+0xd0>)
 801071a:	429c      	cmp	r4, r3
 801071c:	d120      	bne.n	8010760 <_puts_r+0x64>
 801071e:	686c      	ldr	r4, [r5, #4]
 8010720:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010722:	07db      	lsls	r3, r3, #31
 8010724:	d405      	bmi.n	8010732 <_puts_r+0x36>
 8010726:	89a3      	ldrh	r3, [r4, #12]
 8010728:	0598      	lsls	r0, r3, #22
 801072a:	d402      	bmi.n	8010732 <_puts_r+0x36>
 801072c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801072e:	f000 fad3 	bl	8010cd8 <__retarget_lock_acquire_recursive>
 8010732:	89a3      	ldrh	r3, [r4, #12]
 8010734:	0719      	lsls	r1, r3, #28
 8010736:	d51d      	bpl.n	8010774 <_puts_r+0x78>
 8010738:	6923      	ldr	r3, [r4, #16]
 801073a:	b1db      	cbz	r3, 8010774 <_puts_r+0x78>
 801073c:	3e01      	subs	r6, #1
 801073e:	68a3      	ldr	r3, [r4, #8]
 8010740:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010744:	3b01      	subs	r3, #1
 8010746:	60a3      	str	r3, [r4, #8]
 8010748:	bb39      	cbnz	r1, 801079a <_puts_r+0x9e>
 801074a:	2b00      	cmp	r3, #0
 801074c:	da38      	bge.n	80107c0 <_puts_r+0xc4>
 801074e:	4622      	mov	r2, r4
 8010750:	210a      	movs	r1, #10
 8010752:	4628      	mov	r0, r5
 8010754:	f000 f848 	bl	80107e8 <__swbuf_r>
 8010758:	3001      	adds	r0, #1
 801075a:	d011      	beq.n	8010780 <_puts_r+0x84>
 801075c:	250a      	movs	r5, #10
 801075e:	e011      	b.n	8010784 <_puts_r+0x88>
 8010760:	4b1b      	ldr	r3, [pc, #108]	; (80107d0 <_puts_r+0xd4>)
 8010762:	429c      	cmp	r4, r3
 8010764:	d101      	bne.n	801076a <_puts_r+0x6e>
 8010766:	68ac      	ldr	r4, [r5, #8]
 8010768:	e7da      	b.n	8010720 <_puts_r+0x24>
 801076a:	4b1a      	ldr	r3, [pc, #104]	; (80107d4 <_puts_r+0xd8>)
 801076c:	429c      	cmp	r4, r3
 801076e:	bf08      	it	eq
 8010770:	68ec      	ldreq	r4, [r5, #12]
 8010772:	e7d5      	b.n	8010720 <_puts_r+0x24>
 8010774:	4621      	mov	r1, r4
 8010776:	4628      	mov	r0, r5
 8010778:	f000 f888 	bl	801088c <__swsetup_r>
 801077c:	2800      	cmp	r0, #0
 801077e:	d0dd      	beq.n	801073c <_puts_r+0x40>
 8010780:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8010784:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010786:	07da      	lsls	r2, r3, #31
 8010788:	d405      	bmi.n	8010796 <_puts_r+0x9a>
 801078a:	89a3      	ldrh	r3, [r4, #12]
 801078c:	059b      	lsls	r3, r3, #22
 801078e:	d402      	bmi.n	8010796 <_puts_r+0x9a>
 8010790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010792:	f000 faa2 	bl	8010cda <__retarget_lock_release_recursive>
 8010796:	4628      	mov	r0, r5
 8010798:	bd70      	pop	{r4, r5, r6, pc}
 801079a:	2b00      	cmp	r3, #0
 801079c:	da04      	bge.n	80107a8 <_puts_r+0xac>
 801079e:	69a2      	ldr	r2, [r4, #24]
 80107a0:	429a      	cmp	r2, r3
 80107a2:	dc06      	bgt.n	80107b2 <_puts_r+0xb6>
 80107a4:	290a      	cmp	r1, #10
 80107a6:	d004      	beq.n	80107b2 <_puts_r+0xb6>
 80107a8:	6823      	ldr	r3, [r4, #0]
 80107aa:	1c5a      	adds	r2, r3, #1
 80107ac:	6022      	str	r2, [r4, #0]
 80107ae:	7019      	strb	r1, [r3, #0]
 80107b0:	e7c5      	b.n	801073e <_puts_r+0x42>
 80107b2:	4622      	mov	r2, r4
 80107b4:	4628      	mov	r0, r5
 80107b6:	f000 f817 	bl	80107e8 <__swbuf_r>
 80107ba:	3001      	adds	r0, #1
 80107bc:	d1bf      	bne.n	801073e <_puts_r+0x42>
 80107be:	e7df      	b.n	8010780 <_puts_r+0x84>
 80107c0:	6823      	ldr	r3, [r4, #0]
 80107c2:	250a      	movs	r5, #10
 80107c4:	1c5a      	adds	r2, r3, #1
 80107c6:	6022      	str	r2, [r4, #0]
 80107c8:	701d      	strb	r5, [r3, #0]
 80107ca:	e7db      	b.n	8010784 <_puts_r+0x88>
 80107cc:	08011f0c 	.word	0x08011f0c
 80107d0:	08011f2c 	.word	0x08011f2c
 80107d4:	08011eec 	.word	0x08011eec

080107d8 <puts>:
 80107d8:	4b02      	ldr	r3, [pc, #8]	; (80107e4 <puts+0xc>)
 80107da:	4601      	mov	r1, r0
 80107dc:	6818      	ldr	r0, [r3, #0]
 80107de:	f7ff bf8d 	b.w	80106fc <_puts_r>
 80107e2:	bf00      	nop
 80107e4:	200000b8 	.word	0x200000b8

080107e8 <__swbuf_r>:
 80107e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107ea:	460e      	mov	r6, r1
 80107ec:	4614      	mov	r4, r2
 80107ee:	4605      	mov	r5, r0
 80107f0:	b118      	cbz	r0, 80107fa <__swbuf_r+0x12>
 80107f2:	6983      	ldr	r3, [r0, #24]
 80107f4:	b90b      	cbnz	r3, 80107fa <__swbuf_r+0x12>
 80107f6:	f000 f9d1 	bl	8010b9c <__sinit>
 80107fa:	4b21      	ldr	r3, [pc, #132]	; (8010880 <__swbuf_r+0x98>)
 80107fc:	429c      	cmp	r4, r3
 80107fe:	d12b      	bne.n	8010858 <__swbuf_r+0x70>
 8010800:	686c      	ldr	r4, [r5, #4]
 8010802:	69a3      	ldr	r3, [r4, #24]
 8010804:	60a3      	str	r3, [r4, #8]
 8010806:	89a3      	ldrh	r3, [r4, #12]
 8010808:	071a      	lsls	r2, r3, #28
 801080a:	d52f      	bpl.n	801086c <__swbuf_r+0x84>
 801080c:	6923      	ldr	r3, [r4, #16]
 801080e:	b36b      	cbz	r3, 801086c <__swbuf_r+0x84>
 8010810:	6923      	ldr	r3, [r4, #16]
 8010812:	6820      	ldr	r0, [r4, #0]
 8010814:	1ac0      	subs	r0, r0, r3
 8010816:	6963      	ldr	r3, [r4, #20]
 8010818:	b2f6      	uxtb	r6, r6
 801081a:	4283      	cmp	r3, r0
 801081c:	4637      	mov	r7, r6
 801081e:	dc04      	bgt.n	801082a <__swbuf_r+0x42>
 8010820:	4621      	mov	r1, r4
 8010822:	4628      	mov	r0, r5
 8010824:	f000 f926 	bl	8010a74 <_fflush_r>
 8010828:	bb30      	cbnz	r0, 8010878 <__swbuf_r+0x90>
 801082a:	68a3      	ldr	r3, [r4, #8]
 801082c:	3b01      	subs	r3, #1
 801082e:	60a3      	str	r3, [r4, #8]
 8010830:	6823      	ldr	r3, [r4, #0]
 8010832:	1c5a      	adds	r2, r3, #1
 8010834:	6022      	str	r2, [r4, #0]
 8010836:	701e      	strb	r6, [r3, #0]
 8010838:	6963      	ldr	r3, [r4, #20]
 801083a:	3001      	adds	r0, #1
 801083c:	4283      	cmp	r3, r0
 801083e:	d004      	beq.n	801084a <__swbuf_r+0x62>
 8010840:	89a3      	ldrh	r3, [r4, #12]
 8010842:	07db      	lsls	r3, r3, #31
 8010844:	d506      	bpl.n	8010854 <__swbuf_r+0x6c>
 8010846:	2e0a      	cmp	r6, #10
 8010848:	d104      	bne.n	8010854 <__swbuf_r+0x6c>
 801084a:	4621      	mov	r1, r4
 801084c:	4628      	mov	r0, r5
 801084e:	f000 f911 	bl	8010a74 <_fflush_r>
 8010852:	b988      	cbnz	r0, 8010878 <__swbuf_r+0x90>
 8010854:	4638      	mov	r0, r7
 8010856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010858:	4b0a      	ldr	r3, [pc, #40]	; (8010884 <__swbuf_r+0x9c>)
 801085a:	429c      	cmp	r4, r3
 801085c:	d101      	bne.n	8010862 <__swbuf_r+0x7a>
 801085e:	68ac      	ldr	r4, [r5, #8]
 8010860:	e7cf      	b.n	8010802 <__swbuf_r+0x1a>
 8010862:	4b09      	ldr	r3, [pc, #36]	; (8010888 <__swbuf_r+0xa0>)
 8010864:	429c      	cmp	r4, r3
 8010866:	bf08      	it	eq
 8010868:	68ec      	ldreq	r4, [r5, #12]
 801086a:	e7ca      	b.n	8010802 <__swbuf_r+0x1a>
 801086c:	4621      	mov	r1, r4
 801086e:	4628      	mov	r0, r5
 8010870:	f000 f80c 	bl	801088c <__swsetup_r>
 8010874:	2800      	cmp	r0, #0
 8010876:	d0cb      	beq.n	8010810 <__swbuf_r+0x28>
 8010878:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801087c:	e7ea      	b.n	8010854 <__swbuf_r+0x6c>
 801087e:	bf00      	nop
 8010880:	08011f0c 	.word	0x08011f0c
 8010884:	08011f2c 	.word	0x08011f2c
 8010888:	08011eec 	.word	0x08011eec

0801088c <__swsetup_r>:
 801088c:	4b32      	ldr	r3, [pc, #200]	; (8010958 <__swsetup_r+0xcc>)
 801088e:	b570      	push	{r4, r5, r6, lr}
 8010890:	681d      	ldr	r5, [r3, #0]
 8010892:	4606      	mov	r6, r0
 8010894:	460c      	mov	r4, r1
 8010896:	b125      	cbz	r5, 80108a2 <__swsetup_r+0x16>
 8010898:	69ab      	ldr	r3, [r5, #24]
 801089a:	b913      	cbnz	r3, 80108a2 <__swsetup_r+0x16>
 801089c:	4628      	mov	r0, r5
 801089e:	f000 f97d 	bl	8010b9c <__sinit>
 80108a2:	4b2e      	ldr	r3, [pc, #184]	; (801095c <__swsetup_r+0xd0>)
 80108a4:	429c      	cmp	r4, r3
 80108a6:	d10f      	bne.n	80108c8 <__swsetup_r+0x3c>
 80108a8:	686c      	ldr	r4, [r5, #4]
 80108aa:	89a3      	ldrh	r3, [r4, #12]
 80108ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80108b0:	0719      	lsls	r1, r3, #28
 80108b2:	d42c      	bmi.n	801090e <__swsetup_r+0x82>
 80108b4:	06dd      	lsls	r5, r3, #27
 80108b6:	d411      	bmi.n	80108dc <__swsetup_r+0x50>
 80108b8:	2309      	movs	r3, #9
 80108ba:	6033      	str	r3, [r6, #0]
 80108bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80108c0:	81a3      	strh	r3, [r4, #12]
 80108c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80108c6:	e03e      	b.n	8010946 <__swsetup_r+0xba>
 80108c8:	4b25      	ldr	r3, [pc, #148]	; (8010960 <__swsetup_r+0xd4>)
 80108ca:	429c      	cmp	r4, r3
 80108cc:	d101      	bne.n	80108d2 <__swsetup_r+0x46>
 80108ce:	68ac      	ldr	r4, [r5, #8]
 80108d0:	e7eb      	b.n	80108aa <__swsetup_r+0x1e>
 80108d2:	4b24      	ldr	r3, [pc, #144]	; (8010964 <__swsetup_r+0xd8>)
 80108d4:	429c      	cmp	r4, r3
 80108d6:	bf08      	it	eq
 80108d8:	68ec      	ldreq	r4, [r5, #12]
 80108da:	e7e6      	b.n	80108aa <__swsetup_r+0x1e>
 80108dc:	0758      	lsls	r0, r3, #29
 80108de:	d512      	bpl.n	8010906 <__swsetup_r+0x7a>
 80108e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80108e2:	b141      	cbz	r1, 80108f6 <__swsetup_r+0x6a>
 80108e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80108e8:	4299      	cmp	r1, r3
 80108ea:	d002      	beq.n	80108f2 <__swsetup_r+0x66>
 80108ec:	4630      	mov	r0, r6
 80108ee:	f000 fa59 	bl	8010da4 <_free_r>
 80108f2:	2300      	movs	r3, #0
 80108f4:	6363      	str	r3, [r4, #52]	; 0x34
 80108f6:	89a3      	ldrh	r3, [r4, #12]
 80108f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80108fc:	81a3      	strh	r3, [r4, #12]
 80108fe:	2300      	movs	r3, #0
 8010900:	6063      	str	r3, [r4, #4]
 8010902:	6923      	ldr	r3, [r4, #16]
 8010904:	6023      	str	r3, [r4, #0]
 8010906:	89a3      	ldrh	r3, [r4, #12]
 8010908:	f043 0308 	orr.w	r3, r3, #8
 801090c:	81a3      	strh	r3, [r4, #12]
 801090e:	6923      	ldr	r3, [r4, #16]
 8010910:	b94b      	cbnz	r3, 8010926 <__swsetup_r+0x9a>
 8010912:	89a3      	ldrh	r3, [r4, #12]
 8010914:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801091c:	d003      	beq.n	8010926 <__swsetup_r+0x9a>
 801091e:	4621      	mov	r1, r4
 8010920:	4630      	mov	r0, r6
 8010922:	f000 f9ff 	bl	8010d24 <__smakebuf_r>
 8010926:	89a0      	ldrh	r0, [r4, #12]
 8010928:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801092c:	f010 0301 	ands.w	r3, r0, #1
 8010930:	d00a      	beq.n	8010948 <__swsetup_r+0xbc>
 8010932:	2300      	movs	r3, #0
 8010934:	60a3      	str	r3, [r4, #8]
 8010936:	6963      	ldr	r3, [r4, #20]
 8010938:	425b      	negs	r3, r3
 801093a:	61a3      	str	r3, [r4, #24]
 801093c:	6923      	ldr	r3, [r4, #16]
 801093e:	b943      	cbnz	r3, 8010952 <__swsetup_r+0xc6>
 8010940:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010944:	d1ba      	bne.n	80108bc <__swsetup_r+0x30>
 8010946:	bd70      	pop	{r4, r5, r6, pc}
 8010948:	0781      	lsls	r1, r0, #30
 801094a:	bf58      	it	pl
 801094c:	6963      	ldrpl	r3, [r4, #20]
 801094e:	60a3      	str	r3, [r4, #8]
 8010950:	e7f4      	b.n	801093c <__swsetup_r+0xb0>
 8010952:	2000      	movs	r0, #0
 8010954:	e7f7      	b.n	8010946 <__swsetup_r+0xba>
 8010956:	bf00      	nop
 8010958:	200000b8 	.word	0x200000b8
 801095c:	08011f0c 	.word	0x08011f0c
 8010960:	08011f2c 	.word	0x08011f2c
 8010964:	08011eec 	.word	0x08011eec

08010968 <__sflush_r>:
 8010968:	898a      	ldrh	r2, [r1, #12]
 801096a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801096e:	4605      	mov	r5, r0
 8010970:	0710      	lsls	r0, r2, #28
 8010972:	460c      	mov	r4, r1
 8010974:	d458      	bmi.n	8010a28 <__sflush_r+0xc0>
 8010976:	684b      	ldr	r3, [r1, #4]
 8010978:	2b00      	cmp	r3, #0
 801097a:	dc05      	bgt.n	8010988 <__sflush_r+0x20>
 801097c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801097e:	2b00      	cmp	r3, #0
 8010980:	dc02      	bgt.n	8010988 <__sflush_r+0x20>
 8010982:	2000      	movs	r0, #0
 8010984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010988:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801098a:	2e00      	cmp	r6, #0
 801098c:	d0f9      	beq.n	8010982 <__sflush_r+0x1a>
 801098e:	2300      	movs	r3, #0
 8010990:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010994:	682f      	ldr	r7, [r5, #0]
 8010996:	602b      	str	r3, [r5, #0]
 8010998:	d032      	beq.n	8010a00 <__sflush_r+0x98>
 801099a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801099c:	89a3      	ldrh	r3, [r4, #12]
 801099e:	075a      	lsls	r2, r3, #29
 80109a0:	d505      	bpl.n	80109ae <__sflush_r+0x46>
 80109a2:	6863      	ldr	r3, [r4, #4]
 80109a4:	1ac0      	subs	r0, r0, r3
 80109a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80109a8:	b10b      	cbz	r3, 80109ae <__sflush_r+0x46>
 80109aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80109ac:	1ac0      	subs	r0, r0, r3
 80109ae:	2300      	movs	r3, #0
 80109b0:	4602      	mov	r2, r0
 80109b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80109b4:	6a21      	ldr	r1, [r4, #32]
 80109b6:	4628      	mov	r0, r5
 80109b8:	47b0      	blx	r6
 80109ba:	1c43      	adds	r3, r0, #1
 80109bc:	89a3      	ldrh	r3, [r4, #12]
 80109be:	d106      	bne.n	80109ce <__sflush_r+0x66>
 80109c0:	6829      	ldr	r1, [r5, #0]
 80109c2:	291d      	cmp	r1, #29
 80109c4:	d82c      	bhi.n	8010a20 <__sflush_r+0xb8>
 80109c6:	4a2a      	ldr	r2, [pc, #168]	; (8010a70 <__sflush_r+0x108>)
 80109c8:	40ca      	lsrs	r2, r1
 80109ca:	07d6      	lsls	r6, r2, #31
 80109cc:	d528      	bpl.n	8010a20 <__sflush_r+0xb8>
 80109ce:	2200      	movs	r2, #0
 80109d0:	6062      	str	r2, [r4, #4]
 80109d2:	04d9      	lsls	r1, r3, #19
 80109d4:	6922      	ldr	r2, [r4, #16]
 80109d6:	6022      	str	r2, [r4, #0]
 80109d8:	d504      	bpl.n	80109e4 <__sflush_r+0x7c>
 80109da:	1c42      	adds	r2, r0, #1
 80109dc:	d101      	bne.n	80109e2 <__sflush_r+0x7a>
 80109de:	682b      	ldr	r3, [r5, #0]
 80109e0:	b903      	cbnz	r3, 80109e4 <__sflush_r+0x7c>
 80109e2:	6560      	str	r0, [r4, #84]	; 0x54
 80109e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80109e6:	602f      	str	r7, [r5, #0]
 80109e8:	2900      	cmp	r1, #0
 80109ea:	d0ca      	beq.n	8010982 <__sflush_r+0x1a>
 80109ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80109f0:	4299      	cmp	r1, r3
 80109f2:	d002      	beq.n	80109fa <__sflush_r+0x92>
 80109f4:	4628      	mov	r0, r5
 80109f6:	f000 f9d5 	bl	8010da4 <_free_r>
 80109fa:	2000      	movs	r0, #0
 80109fc:	6360      	str	r0, [r4, #52]	; 0x34
 80109fe:	e7c1      	b.n	8010984 <__sflush_r+0x1c>
 8010a00:	6a21      	ldr	r1, [r4, #32]
 8010a02:	2301      	movs	r3, #1
 8010a04:	4628      	mov	r0, r5
 8010a06:	47b0      	blx	r6
 8010a08:	1c41      	adds	r1, r0, #1
 8010a0a:	d1c7      	bne.n	801099c <__sflush_r+0x34>
 8010a0c:	682b      	ldr	r3, [r5, #0]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d0c4      	beq.n	801099c <__sflush_r+0x34>
 8010a12:	2b1d      	cmp	r3, #29
 8010a14:	d001      	beq.n	8010a1a <__sflush_r+0xb2>
 8010a16:	2b16      	cmp	r3, #22
 8010a18:	d101      	bne.n	8010a1e <__sflush_r+0xb6>
 8010a1a:	602f      	str	r7, [r5, #0]
 8010a1c:	e7b1      	b.n	8010982 <__sflush_r+0x1a>
 8010a1e:	89a3      	ldrh	r3, [r4, #12]
 8010a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a24:	81a3      	strh	r3, [r4, #12]
 8010a26:	e7ad      	b.n	8010984 <__sflush_r+0x1c>
 8010a28:	690f      	ldr	r7, [r1, #16]
 8010a2a:	2f00      	cmp	r7, #0
 8010a2c:	d0a9      	beq.n	8010982 <__sflush_r+0x1a>
 8010a2e:	0793      	lsls	r3, r2, #30
 8010a30:	680e      	ldr	r6, [r1, #0]
 8010a32:	bf08      	it	eq
 8010a34:	694b      	ldreq	r3, [r1, #20]
 8010a36:	600f      	str	r7, [r1, #0]
 8010a38:	bf18      	it	ne
 8010a3a:	2300      	movne	r3, #0
 8010a3c:	eba6 0807 	sub.w	r8, r6, r7
 8010a40:	608b      	str	r3, [r1, #8]
 8010a42:	f1b8 0f00 	cmp.w	r8, #0
 8010a46:	dd9c      	ble.n	8010982 <__sflush_r+0x1a>
 8010a48:	6a21      	ldr	r1, [r4, #32]
 8010a4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010a4c:	4643      	mov	r3, r8
 8010a4e:	463a      	mov	r2, r7
 8010a50:	4628      	mov	r0, r5
 8010a52:	47b0      	blx	r6
 8010a54:	2800      	cmp	r0, #0
 8010a56:	dc06      	bgt.n	8010a66 <__sflush_r+0xfe>
 8010a58:	89a3      	ldrh	r3, [r4, #12]
 8010a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a5e:	81a3      	strh	r3, [r4, #12]
 8010a60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a64:	e78e      	b.n	8010984 <__sflush_r+0x1c>
 8010a66:	4407      	add	r7, r0
 8010a68:	eba8 0800 	sub.w	r8, r8, r0
 8010a6c:	e7e9      	b.n	8010a42 <__sflush_r+0xda>
 8010a6e:	bf00      	nop
 8010a70:	20400001 	.word	0x20400001

08010a74 <_fflush_r>:
 8010a74:	b538      	push	{r3, r4, r5, lr}
 8010a76:	690b      	ldr	r3, [r1, #16]
 8010a78:	4605      	mov	r5, r0
 8010a7a:	460c      	mov	r4, r1
 8010a7c:	b913      	cbnz	r3, 8010a84 <_fflush_r+0x10>
 8010a7e:	2500      	movs	r5, #0
 8010a80:	4628      	mov	r0, r5
 8010a82:	bd38      	pop	{r3, r4, r5, pc}
 8010a84:	b118      	cbz	r0, 8010a8e <_fflush_r+0x1a>
 8010a86:	6983      	ldr	r3, [r0, #24]
 8010a88:	b90b      	cbnz	r3, 8010a8e <_fflush_r+0x1a>
 8010a8a:	f000 f887 	bl	8010b9c <__sinit>
 8010a8e:	4b14      	ldr	r3, [pc, #80]	; (8010ae0 <_fflush_r+0x6c>)
 8010a90:	429c      	cmp	r4, r3
 8010a92:	d11b      	bne.n	8010acc <_fflush_r+0x58>
 8010a94:	686c      	ldr	r4, [r5, #4]
 8010a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d0ef      	beq.n	8010a7e <_fflush_r+0xa>
 8010a9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010aa0:	07d0      	lsls	r0, r2, #31
 8010aa2:	d404      	bmi.n	8010aae <_fflush_r+0x3a>
 8010aa4:	0599      	lsls	r1, r3, #22
 8010aa6:	d402      	bmi.n	8010aae <_fflush_r+0x3a>
 8010aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010aaa:	f000 f915 	bl	8010cd8 <__retarget_lock_acquire_recursive>
 8010aae:	4628      	mov	r0, r5
 8010ab0:	4621      	mov	r1, r4
 8010ab2:	f7ff ff59 	bl	8010968 <__sflush_r>
 8010ab6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010ab8:	07da      	lsls	r2, r3, #31
 8010aba:	4605      	mov	r5, r0
 8010abc:	d4e0      	bmi.n	8010a80 <_fflush_r+0xc>
 8010abe:	89a3      	ldrh	r3, [r4, #12]
 8010ac0:	059b      	lsls	r3, r3, #22
 8010ac2:	d4dd      	bmi.n	8010a80 <_fflush_r+0xc>
 8010ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010ac6:	f000 f908 	bl	8010cda <__retarget_lock_release_recursive>
 8010aca:	e7d9      	b.n	8010a80 <_fflush_r+0xc>
 8010acc:	4b05      	ldr	r3, [pc, #20]	; (8010ae4 <_fflush_r+0x70>)
 8010ace:	429c      	cmp	r4, r3
 8010ad0:	d101      	bne.n	8010ad6 <_fflush_r+0x62>
 8010ad2:	68ac      	ldr	r4, [r5, #8]
 8010ad4:	e7df      	b.n	8010a96 <_fflush_r+0x22>
 8010ad6:	4b04      	ldr	r3, [pc, #16]	; (8010ae8 <_fflush_r+0x74>)
 8010ad8:	429c      	cmp	r4, r3
 8010ada:	bf08      	it	eq
 8010adc:	68ec      	ldreq	r4, [r5, #12]
 8010ade:	e7da      	b.n	8010a96 <_fflush_r+0x22>
 8010ae0:	08011f0c 	.word	0x08011f0c
 8010ae4:	08011f2c 	.word	0x08011f2c
 8010ae8:	08011eec 	.word	0x08011eec

08010aec <std>:
 8010aec:	2300      	movs	r3, #0
 8010aee:	b510      	push	{r4, lr}
 8010af0:	4604      	mov	r4, r0
 8010af2:	e9c0 3300 	strd	r3, r3, [r0]
 8010af6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010afa:	6083      	str	r3, [r0, #8]
 8010afc:	8181      	strh	r1, [r0, #12]
 8010afe:	6643      	str	r3, [r0, #100]	; 0x64
 8010b00:	81c2      	strh	r2, [r0, #14]
 8010b02:	6183      	str	r3, [r0, #24]
 8010b04:	4619      	mov	r1, r3
 8010b06:	2208      	movs	r2, #8
 8010b08:	305c      	adds	r0, #92	; 0x5c
 8010b0a:	f7ff fdd7 	bl	80106bc <memset>
 8010b0e:	4b05      	ldr	r3, [pc, #20]	; (8010b24 <std+0x38>)
 8010b10:	6263      	str	r3, [r4, #36]	; 0x24
 8010b12:	4b05      	ldr	r3, [pc, #20]	; (8010b28 <std+0x3c>)
 8010b14:	62a3      	str	r3, [r4, #40]	; 0x28
 8010b16:	4b05      	ldr	r3, [pc, #20]	; (8010b2c <std+0x40>)
 8010b18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010b1a:	4b05      	ldr	r3, [pc, #20]	; (8010b30 <std+0x44>)
 8010b1c:	6224      	str	r4, [r4, #32]
 8010b1e:	6323      	str	r3, [r4, #48]	; 0x30
 8010b20:	bd10      	pop	{r4, pc}
 8010b22:	bf00      	nop
 8010b24:	080114f5 	.word	0x080114f5
 8010b28:	08011517 	.word	0x08011517
 8010b2c:	0801154f 	.word	0x0801154f
 8010b30:	08011573 	.word	0x08011573

08010b34 <_cleanup_r>:
 8010b34:	4901      	ldr	r1, [pc, #4]	; (8010b3c <_cleanup_r+0x8>)
 8010b36:	f000 b8af 	b.w	8010c98 <_fwalk_reent>
 8010b3a:	bf00      	nop
 8010b3c:	08010a75 	.word	0x08010a75

08010b40 <__sfmoreglue>:
 8010b40:	b570      	push	{r4, r5, r6, lr}
 8010b42:	1e4a      	subs	r2, r1, #1
 8010b44:	2568      	movs	r5, #104	; 0x68
 8010b46:	4355      	muls	r5, r2
 8010b48:	460e      	mov	r6, r1
 8010b4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010b4e:	f000 f979 	bl	8010e44 <_malloc_r>
 8010b52:	4604      	mov	r4, r0
 8010b54:	b140      	cbz	r0, 8010b68 <__sfmoreglue+0x28>
 8010b56:	2100      	movs	r1, #0
 8010b58:	e9c0 1600 	strd	r1, r6, [r0]
 8010b5c:	300c      	adds	r0, #12
 8010b5e:	60a0      	str	r0, [r4, #8]
 8010b60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010b64:	f7ff fdaa 	bl	80106bc <memset>
 8010b68:	4620      	mov	r0, r4
 8010b6a:	bd70      	pop	{r4, r5, r6, pc}

08010b6c <__sfp_lock_acquire>:
 8010b6c:	4801      	ldr	r0, [pc, #4]	; (8010b74 <__sfp_lock_acquire+0x8>)
 8010b6e:	f000 b8b3 	b.w	8010cd8 <__retarget_lock_acquire_recursive>
 8010b72:	bf00      	nop
 8010b74:	200104a0 	.word	0x200104a0

08010b78 <__sfp_lock_release>:
 8010b78:	4801      	ldr	r0, [pc, #4]	; (8010b80 <__sfp_lock_release+0x8>)
 8010b7a:	f000 b8ae 	b.w	8010cda <__retarget_lock_release_recursive>
 8010b7e:	bf00      	nop
 8010b80:	200104a0 	.word	0x200104a0

08010b84 <__sinit_lock_acquire>:
 8010b84:	4801      	ldr	r0, [pc, #4]	; (8010b8c <__sinit_lock_acquire+0x8>)
 8010b86:	f000 b8a7 	b.w	8010cd8 <__retarget_lock_acquire_recursive>
 8010b8a:	bf00      	nop
 8010b8c:	2001049b 	.word	0x2001049b

08010b90 <__sinit_lock_release>:
 8010b90:	4801      	ldr	r0, [pc, #4]	; (8010b98 <__sinit_lock_release+0x8>)
 8010b92:	f000 b8a2 	b.w	8010cda <__retarget_lock_release_recursive>
 8010b96:	bf00      	nop
 8010b98:	2001049b 	.word	0x2001049b

08010b9c <__sinit>:
 8010b9c:	b510      	push	{r4, lr}
 8010b9e:	4604      	mov	r4, r0
 8010ba0:	f7ff fff0 	bl	8010b84 <__sinit_lock_acquire>
 8010ba4:	69a3      	ldr	r3, [r4, #24]
 8010ba6:	b11b      	cbz	r3, 8010bb0 <__sinit+0x14>
 8010ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010bac:	f7ff bff0 	b.w	8010b90 <__sinit_lock_release>
 8010bb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010bb4:	6523      	str	r3, [r4, #80]	; 0x50
 8010bb6:	4b13      	ldr	r3, [pc, #76]	; (8010c04 <__sinit+0x68>)
 8010bb8:	4a13      	ldr	r2, [pc, #76]	; (8010c08 <__sinit+0x6c>)
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8010bbe:	42a3      	cmp	r3, r4
 8010bc0:	bf04      	itt	eq
 8010bc2:	2301      	moveq	r3, #1
 8010bc4:	61a3      	streq	r3, [r4, #24]
 8010bc6:	4620      	mov	r0, r4
 8010bc8:	f000 f820 	bl	8010c0c <__sfp>
 8010bcc:	6060      	str	r0, [r4, #4]
 8010bce:	4620      	mov	r0, r4
 8010bd0:	f000 f81c 	bl	8010c0c <__sfp>
 8010bd4:	60a0      	str	r0, [r4, #8]
 8010bd6:	4620      	mov	r0, r4
 8010bd8:	f000 f818 	bl	8010c0c <__sfp>
 8010bdc:	2200      	movs	r2, #0
 8010bde:	60e0      	str	r0, [r4, #12]
 8010be0:	2104      	movs	r1, #4
 8010be2:	6860      	ldr	r0, [r4, #4]
 8010be4:	f7ff ff82 	bl	8010aec <std>
 8010be8:	68a0      	ldr	r0, [r4, #8]
 8010bea:	2201      	movs	r2, #1
 8010bec:	2109      	movs	r1, #9
 8010bee:	f7ff ff7d 	bl	8010aec <std>
 8010bf2:	68e0      	ldr	r0, [r4, #12]
 8010bf4:	2202      	movs	r2, #2
 8010bf6:	2112      	movs	r1, #18
 8010bf8:	f7ff ff78 	bl	8010aec <std>
 8010bfc:	2301      	movs	r3, #1
 8010bfe:	61a3      	str	r3, [r4, #24]
 8010c00:	e7d2      	b.n	8010ba8 <__sinit+0xc>
 8010c02:	bf00      	nop
 8010c04:	08011ee8 	.word	0x08011ee8
 8010c08:	08010b35 	.word	0x08010b35

08010c0c <__sfp>:
 8010c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c0e:	4607      	mov	r7, r0
 8010c10:	f7ff ffac 	bl	8010b6c <__sfp_lock_acquire>
 8010c14:	4b1e      	ldr	r3, [pc, #120]	; (8010c90 <__sfp+0x84>)
 8010c16:	681e      	ldr	r6, [r3, #0]
 8010c18:	69b3      	ldr	r3, [r6, #24]
 8010c1a:	b913      	cbnz	r3, 8010c22 <__sfp+0x16>
 8010c1c:	4630      	mov	r0, r6
 8010c1e:	f7ff ffbd 	bl	8010b9c <__sinit>
 8010c22:	3648      	adds	r6, #72	; 0x48
 8010c24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010c28:	3b01      	subs	r3, #1
 8010c2a:	d503      	bpl.n	8010c34 <__sfp+0x28>
 8010c2c:	6833      	ldr	r3, [r6, #0]
 8010c2e:	b30b      	cbz	r3, 8010c74 <__sfp+0x68>
 8010c30:	6836      	ldr	r6, [r6, #0]
 8010c32:	e7f7      	b.n	8010c24 <__sfp+0x18>
 8010c34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010c38:	b9d5      	cbnz	r5, 8010c70 <__sfp+0x64>
 8010c3a:	4b16      	ldr	r3, [pc, #88]	; (8010c94 <__sfp+0x88>)
 8010c3c:	60e3      	str	r3, [r4, #12]
 8010c3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010c42:	6665      	str	r5, [r4, #100]	; 0x64
 8010c44:	f000 f847 	bl	8010cd6 <__retarget_lock_init_recursive>
 8010c48:	f7ff ff96 	bl	8010b78 <__sfp_lock_release>
 8010c4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010c50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010c54:	6025      	str	r5, [r4, #0]
 8010c56:	61a5      	str	r5, [r4, #24]
 8010c58:	2208      	movs	r2, #8
 8010c5a:	4629      	mov	r1, r5
 8010c5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010c60:	f7ff fd2c 	bl	80106bc <memset>
 8010c64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010c68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010c6c:	4620      	mov	r0, r4
 8010c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c70:	3468      	adds	r4, #104	; 0x68
 8010c72:	e7d9      	b.n	8010c28 <__sfp+0x1c>
 8010c74:	2104      	movs	r1, #4
 8010c76:	4638      	mov	r0, r7
 8010c78:	f7ff ff62 	bl	8010b40 <__sfmoreglue>
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	6030      	str	r0, [r6, #0]
 8010c80:	2800      	cmp	r0, #0
 8010c82:	d1d5      	bne.n	8010c30 <__sfp+0x24>
 8010c84:	f7ff ff78 	bl	8010b78 <__sfp_lock_release>
 8010c88:	230c      	movs	r3, #12
 8010c8a:	603b      	str	r3, [r7, #0]
 8010c8c:	e7ee      	b.n	8010c6c <__sfp+0x60>
 8010c8e:	bf00      	nop
 8010c90:	08011ee8 	.word	0x08011ee8
 8010c94:	ffff0001 	.word	0xffff0001

08010c98 <_fwalk_reent>:
 8010c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c9c:	4606      	mov	r6, r0
 8010c9e:	4688      	mov	r8, r1
 8010ca0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010ca4:	2700      	movs	r7, #0
 8010ca6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010caa:	f1b9 0901 	subs.w	r9, r9, #1
 8010cae:	d505      	bpl.n	8010cbc <_fwalk_reent+0x24>
 8010cb0:	6824      	ldr	r4, [r4, #0]
 8010cb2:	2c00      	cmp	r4, #0
 8010cb4:	d1f7      	bne.n	8010ca6 <_fwalk_reent+0xe>
 8010cb6:	4638      	mov	r0, r7
 8010cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cbc:	89ab      	ldrh	r3, [r5, #12]
 8010cbe:	2b01      	cmp	r3, #1
 8010cc0:	d907      	bls.n	8010cd2 <_fwalk_reent+0x3a>
 8010cc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010cc6:	3301      	adds	r3, #1
 8010cc8:	d003      	beq.n	8010cd2 <_fwalk_reent+0x3a>
 8010cca:	4629      	mov	r1, r5
 8010ccc:	4630      	mov	r0, r6
 8010cce:	47c0      	blx	r8
 8010cd0:	4307      	orrs	r7, r0
 8010cd2:	3568      	adds	r5, #104	; 0x68
 8010cd4:	e7e9      	b.n	8010caa <_fwalk_reent+0x12>

08010cd6 <__retarget_lock_init_recursive>:
 8010cd6:	4770      	bx	lr

08010cd8 <__retarget_lock_acquire_recursive>:
 8010cd8:	4770      	bx	lr

08010cda <__retarget_lock_release_recursive>:
 8010cda:	4770      	bx	lr

08010cdc <__swhatbuf_r>:
 8010cdc:	b570      	push	{r4, r5, r6, lr}
 8010cde:	460e      	mov	r6, r1
 8010ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ce4:	2900      	cmp	r1, #0
 8010ce6:	b096      	sub	sp, #88	; 0x58
 8010ce8:	4614      	mov	r4, r2
 8010cea:	461d      	mov	r5, r3
 8010cec:	da07      	bge.n	8010cfe <__swhatbuf_r+0x22>
 8010cee:	2300      	movs	r3, #0
 8010cf0:	602b      	str	r3, [r5, #0]
 8010cf2:	89b3      	ldrh	r3, [r6, #12]
 8010cf4:	061a      	lsls	r2, r3, #24
 8010cf6:	d410      	bmi.n	8010d1a <__swhatbuf_r+0x3e>
 8010cf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010cfc:	e00e      	b.n	8010d1c <__swhatbuf_r+0x40>
 8010cfe:	466a      	mov	r2, sp
 8010d00:	f000 fc5e 	bl	80115c0 <_fstat_r>
 8010d04:	2800      	cmp	r0, #0
 8010d06:	dbf2      	blt.n	8010cee <__swhatbuf_r+0x12>
 8010d08:	9a01      	ldr	r2, [sp, #4]
 8010d0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010d0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010d12:	425a      	negs	r2, r3
 8010d14:	415a      	adcs	r2, r3
 8010d16:	602a      	str	r2, [r5, #0]
 8010d18:	e7ee      	b.n	8010cf8 <__swhatbuf_r+0x1c>
 8010d1a:	2340      	movs	r3, #64	; 0x40
 8010d1c:	2000      	movs	r0, #0
 8010d1e:	6023      	str	r3, [r4, #0]
 8010d20:	b016      	add	sp, #88	; 0x58
 8010d22:	bd70      	pop	{r4, r5, r6, pc}

08010d24 <__smakebuf_r>:
 8010d24:	898b      	ldrh	r3, [r1, #12]
 8010d26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010d28:	079d      	lsls	r5, r3, #30
 8010d2a:	4606      	mov	r6, r0
 8010d2c:	460c      	mov	r4, r1
 8010d2e:	d507      	bpl.n	8010d40 <__smakebuf_r+0x1c>
 8010d30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010d34:	6023      	str	r3, [r4, #0]
 8010d36:	6123      	str	r3, [r4, #16]
 8010d38:	2301      	movs	r3, #1
 8010d3a:	6163      	str	r3, [r4, #20]
 8010d3c:	b002      	add	sp, #8
 8010d3e:	bd70      	pop	{r4, r5, r6, pc}
 8010d40:	ab01      	add	r3, sp, #4
 8010d42:	466a      	mov	r2, sp
 8010d44:	f7ff ffca 	bl	8010cdc <__swhatbuf_r>
 8010d48:	9900      	ldr	r1, [sp, #0]
 8010d4a:	4605      	mov	r5, r0
 8010d4c:	4630      	mov	r0, r6
 8010d4e:	f000 f879 	bl	8010e44 <_malloc_r>
 8010d52:	b948      	cbnz	r0, 8010d68 <__smakebuf_r+0x44>
 8010d54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d58:	059a      	lsls	r2, r3, #22
 8010d5a:	d4ef      	bmi.n	8010d3c <__smakebuf_r+0x18>
 8010d5c:	f023 0303 	bic.w	r3, r3, #3
 8010d60:	f043 0302 	orr.w	r3, r3, #2
 8010d64:	81a3      	strh	r3, [r4, #12]
 8010d66:	e7e3      	b.n	8010d30 <__smakebuf_r+0xc>
 8010d68:	4b0d      	ldr	r3, [pc, #52]	; (8010da0 <__smakebuf_r+0x7c>)
 8010d6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8010d6c:	89a3      	ldrh	r3, [r4, #12]
 8010d6e:	6020      	str	r0, [r4, #0]
 8010d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d74:	81a3      	strh	r3, [r4, #12]
 8010d76:	9b00      	ldr	r3, [sp, #0]
 8010d78:	6163      	str	r3, [r4, #20]
 8010d7a:	9b01      	ldr	r3, [sp, #4]
 8010d7c:	6120      	str	r0, [r4, #16]
 8010d7e:	b15b      	cbz	r3, 8010d98 <__smakebuf_r+0x74>
 8010d80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d84:	4630      	mov	r0, r6
 8010d86:	f000 fc2d 	bl	80115e4 <_isatty_r>
 8010d8a:	b128      	cbz	r0, 8010d98 <__smakebuf_r+0x74>
 8010d8c:	89a3      	ldrh	r3, [r4, #12]
 8010d8e:	f023 0303 	bic.w	r3, r3, #3
 8010d92:	f043 0301 	orr.w	r3, r3, #1
 8010d96:	81a3      	strh	r3, [r4, #12]
 8010d98:	89a0      	ldrh	r0, [r4, #12]
 8010d9a:	4305      	orrs	r5, r0
 8010d9c:	81a5      	strh	r5, [r4, #12]
 8010d9e:	e7cd      	b.n	8010d3c <__smakebuf_r+0x18>
 8010da0:	08010b35 	.word	0x08010b35

08010da4 <_free_r>:
 8010da4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010da6:	2900      	cmp	r1, #0
 8010da8:	d048      	beq.n	8010e3c <_free_r+0x98>
 8010daa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010dae:	9001      	str	r0, [sp, #4]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	f1a1 0404 	sub.w	r4, r1, #4
 8010db6:	bfb8      	it	lt
 8010db8:	18e4      	addlt	r4, r4, r3
 8010dba:	f000 fc35 	bl	8011628 <__malloc_lock>
 8010dbe:	4a20      	ldr	r2, [pc, #128]	; (8010e40 <_free_r+0x9c>)
 8010dc0:	9801      	ldr	r0, [sp, #4]
 8010dc2:	6813      	ldr	r3, [r2, #0]
 8010dc4:	4615      	mov	r5, r2
 8010dc6:	b933      	cbnz	r3, 8010dd6 <_free_r+0x32>
 8010dc8:	6063      	str	r3, [r4, #4]
 8010dca:	6014      	str	r4, [r2, #0]
 8010dcc:	b003      	add	sp, #12
 8010dce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010dd2:	f000 bc2f 	b.w	8011634 <__malloc_unlock>
 8010dd6:	42a3      	cmp	r3, r4
 8010dd8:	d90b      	bls.n	8010df2 <_free_r+0x4e>
 8010dda:	6821      	ldr	r1, [r4, #0]
 8010ddc:	1862      	adds	r2, r4, r1
 8010dde:	4293      	cmp	r3, r2
 8010de0:	bf04      	itt	eq
 8010de2:	681a      	ldreq	r2, [r3, #0]
 8010de4:	685b      	ldreq	r3, [r3, #4]
 8010de6:	6063      	str	r3, [r4, #4]
 8010de8:	bf04      	itt	eq
 8010dea:	1852      	addeq	r2, r2, r1
 8010dec:	6022      	streq	r2, [r4, #0]
 8010dee:	602c      	str	r4, [r5, #0]
 8010df0:	e7ec      	b.n	8010dcc <_free_r+0x28>
 8010df2:	461a      	mov	r2, r3
 8010df4:	685b      	ldr	r3, [r3, #4]
 8010df6:	b10b      	cbz	r3, 8010dfc <_free_r+0x58>
 8010df8:	42a3      	cmp	r3, r4
 8010dfa:	d9fa      	bls.n	8010df2 <_free_r+0x4e>
 8010dfc:	6811      	ldr	r1, [r2, #0]
 8010dfe:	1855      	adds	r5, r2, r1
 8010e00:	42a5      	cmp	r5, r4
 8010e02:	d10b      	bne.n	8010e1c <_free_r+0x78>
 8010e04:	6824      	ldr	r4, [r4, #0]
 8010e06:	4421      	add	r1, r4
 8010e08:	1854      	adds	r4, r2, r1
 8010e0a:	42a3      	cmp	r3, r4
 8010e0c:	6011      	str	r1, [r2, #0]
 8010e0e:	d1dd      	bne.n	8010dcc <_free_r+0x28>
 8010e10:	681c      	ldr	r4, [r3, #0]
 8010e12:	685b      	ldr	r3, [r3, #4]
 8010e14:	6053      	str	r3, [r2, #4]
 8010e16:	4421      	add	r1, r4
 8010e18:	6011      	str	r1, [r2, #0]
 8010e1a:	e7d7      	b.n	8010dcc <_free_r+0x28>
 8010e1c:	d902      	bls.n	8010e24 <_free_r+0x80>
 8010e1e:	230c      	movs	r3, #12
 8010e20:	6003      	str	r3, [r0, #0]
 8010e22:	e7d3      	b.n	8010dcc <_free_r+0x28>
 8010e24:	6825      	ldr	r5, [r4, #0]
 8010e26:	1961      	adds	r1, r4, r5
 8010e28:	428b      	cmp	r3, r1
 8010e2a:	bf04      	itt	eq
 8010e2c:	6819      	ldreq	r1, [r3, #0]
 8010e2e:	685b      	ldreq	r3, [r3, #4]
 8010e30:	6063      	str	r3, [r4, #4]
 8010e32:	bf04      	itt	eq
 8010e34:	1949      	addeq	r1, r1, r5
 8010e36:	6021      	streq	r1, [r4, #0]
 8010e38:	6054      	str	r4, [r2, #4]
 8010e3a:	e7c7      	b.n	8010dcc <_free_r+0x28>
 8010e3c:	b003      	add	sp, #12
 8010e3e:	bd30      	pop	{r4, r5, pc}
 8010e40:	20003598 	.word	0x20003598

08010e44 <_malloc_r>:
 8010e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e46:	1ccd      	adds	r5, r1, #3
 8010e48:	f025 0503 	bic.w	r5, r5, #3
 8010e4c:	3508      	adds	r5, #8
 8010e4e:	2d0c      	cmp	r5, #12
 8010e50:	bf38      	it	cc
 8010e52:	250c      	movcc	r5, #12
 8010e54:	2d00      	cmp	r5, #0
 8010e56:	4606      	mov	r6, r0
 8010e58:	db01      	blt.n	8010e5e <_malloc_r+0x1a>
 8010e5a:	42a9      	cmp	r1, r5
 8010e5c:	d903      	bls.n	8010e66 <_malloc_r+0x22>
 8010e5e:	230c      	movs	r3, #12
 8010e60:	6033      	str	r3, [r6, #0]
 8010e62:	2000      	movs	r0, #0
 8010e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e66:	f000 fbdf 	bl	8011628 <__malloc_lock>
 8010e6a:	4921      	ldr	r1, [pc, #132]	; (8010ef0 <_malloc_r+0xac>)
 8010e6c:	680a      	ldr	r2, [r1, #0]
 8010e6e:	4614      	mov	r4, r2
 8010e70:	b99c      	cbnz	r4, 8010e9a <_malloc_r+0x56>
 8010e72:	4f20      	ldr	r7, [pc, #128]	; (8010ef4 <_malloc_r+0xb0>)
 8010e74:	683b      	ldr	r3, [r7, #0]
 8010e76:	b923      	cbnz	r3, 8010e82 <_malloc_r+0x3e>
 8010e78:	4621      	mov	r1, r4
 8010e7a:	4630      	mov	r0, r6
 8010e7c:	f000 fb2a 	bl	80114d4 <_sbrk_r>
 8010e80:	6038      	str	r0, [r7, #0]
 8010e82:	4629      	mov	r1, r5
 8010e84:	4630      	mov	r0, r6
 8010e86:	f000 fb25 	bl	80114d4 <_sbrk_r>
 8010e8a:	1c43      	adds	r3, r0, #1
 8010e8c:	d123      	bne.n	8010ed6 <_malloc_r+0x92>
 8010e8e:	230c      	movs	r3, #12
 8010e90:	6033      	str	r3, [r6, #0]
 8010e92:	4630      	mov	r0, r6
 8010e94:	f000 fbce 	bl	8011634 <__malloc_unlock>
 8010e98:	e7e3      	b.n	8010e62 <_malloc_r+0x1e>
 8010e9a:	6823      	ldr	r3, [r4, #0]
 8010e9c:	1b5b      	subs	r3, r3, r5
 8010e9e:	d417      	bmi.n	8010ed0 <_malloc_r+0x8c>
 8010ea0:	2b0b      	cmp	r3, #11
 8010ea2:	d903      	bls.n	8010eac <_malloc_r+0x68>
 8010ea4:	6023      	str	r3, [r4, #0]
 8010ea6:	441c      	add	r4, r3
 8010ea8:	6025      	str	r5, [r4, #0]
 8010eaa:	e004      	b.n	8010eb6 <_malloc_r+0x72>
 8010eac:	6863      	ldr	r3, [r4, #4]
 8010eae:	42a2      	cmp	r2, r4
 8010eb0:	bf0c      	ite	eq
 8010eb2:	600b      	streq	r3, [r1, #0]
 8010eb4:	6053      	strne	r3, [r2, #4]
 8010eb6:	4630      	mov	r0, r6
 8010eb8:	f000 fbbc 	bl	8011634 <__malloc_unlock>
 8010ebc:	f104 000b 	add.w	r0, r4, #11
 8010ec0:	1d23      	adds	r3, r4, #4
 8010ec2:	f020 0007 	bic.w	r0, r0, #7
 8010ec6:	1ac2      	subs	r2, r0, r3
 8010ec8:	d0cc      	beq.n	8010e64 <_malloc_r+0x20>
 8010eca:	1a1b      	subs	r3, r3, r0
 8010ecc:	50a3      	str	r3, [r4, r2]
 8010ece:	e7c9      	b.n	8010e64 <_malloc_r+0x20>
 8010ed0:	4622      	mov	r2, r4
 8010ed2:	6864      	ldr	r4, [r4, #4]
 8010ed4:	e7cc      	b.n	8010e70 <_malloc_r+0x2c>
 8010ed6:	1cc4      	adds	r4, r0, #3
 8010ed8:	f024 0403 	bic.w	r4, r4, #3
 8010edc:	42a0      	cmp	r0, r4
 8010ede:	d0e3      	beq.n	8010ea8 <_malloc_r+0x64>
 8010ee0:	1a21      	subs	r1, r4, r0
 8010ee2:	4630      	mov	r0, r6
 8010ee4:	f000 faf6 	bl	80114d4 <_sbrk_r>
 8010ee8:	3001      	adds	r0, #1
 8010eea:	d1dd      	bne.n	8010ea8 <_malloc_r+0x64>
 8010eec:	e7cf      	b.n	8010e8e <_malloc_r+0x4a>
 8010eee:	bf00      	nop
 8010ef0:	20003598 	.word	0x20003598
 8010ef4:	2000359c 	.word	0x2000359c

08010ef8 <__sfputc_r>:
 8010ef8:	6893      	ldr	r3, [r2, #8]
 8010efa:	3b01      	subs	r3, #1
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	b410      	push	{r4}
 8010f00:	6093      	str	r3, [r2, #8]
 8010f02:	da08      	bge.n	8010f16 <__sfputc_r+0x1e>
 8010f04:	6994      	ldr	r4, [r2, #24]
 8010f06:	42a3      	cmp	r3, r4
 8010f08:	db01      	blt.n	8010f0e <__sfputc_r+0x16>
 8010f0a:	290a      	cmp	r1, #10
 8010f0c:	d103      	bne.n	8010f16 <__sfputc_r+0x1e>
 8010f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f12:	f7ff bc69 	b.w	80107e8 <__swbuf_r>
 8010f16:	6813      	ldr	r3, [r2, #0]
 8010f18:	1c58      	adds	r0, r3, #1
 8010f1a:	6010      	str	r0, [r2, #0]
 8010f1c:	7019      	strb	r1, [r3, #0]
 8010f1e:	4608      	mov	r0, r1
 8010f20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f24:	4770      	bx	lr

08010f26 <__sfputs_r>:
 8010f26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f28:	4606      	mov	r6, r0
 8010f2a:	460f      	mov	r7, r1
 8010f2c:	4614      	mov	r4, r2
 8010f2e:	18d5      	adds	r5, r2, r3
 8010f30:	42ac      	cmp	r4, r5
 8010f32:	d101      	bne.n	8010f38 <__sfputs_r+0x12>
 8010f34:	2000      	movs	r0, #0
 8010f36:	e007      	b.n	8010f48 <__sfputs_r+0x22>
 8010f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f3c:	463a      	mov	r2, r7
 8010f3e:	4630      	mov	r0, r6
 8010f40:	f7ff ffda 	bl	8010ef8 <__sfputc_r>
 8010f44:	1c43      	adds	r3, r0, #1
 8010f46:	d1f3      	bne.n	8010f30 <__sfputs_r+0xa>
 8010f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010f4c <_vfiprintf_r>:
 8010f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f50:	460d      	mov	r5, r1
 8010f52:	b09d      	sub	sp, #116	; 0x74
 8010f54:	4614      	mov	r4, r2
 8010f56:	4698      	mov	r8, r3
 8010f58:	4606      	mov	r6, r0
 8010f5a:	b118      	cbz	r0, 8010f64 <_vfiprintf_r+0x18>
 8010f5c:	6983      	ldr	r3, [r0, #24]
 8010f5e:	b90b      	cbnz	r3, 8010f64 <_vfiprintf_r+0x18>
 8010f60:	f7ff fe1c 	bl	8010b9c <__sinit>
 8010f64:	4b89      	ldr	r3, [pc, #548]	; (801118c <_vfiprintf_r+0x240>)
 8010f66:	429d      	cmp	r5, r3
 8010f68:	d11b      	bne.n	8010fa2 <_vfiprintf_r+0x56>
 8010f6a:	6875      	ldr	r5, [r6, #4]
 8010f6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f6e:	07d9      	lsls	r1, r3, #31
 8010f70:	d405      	bmi.n	8010f7e <_vfiprintf_r+0x32>
 8010f72:	89ab      	ldrh	r3, [r5, #12]
 8010f74:	059a      	lsls	r2, r3, #22
 8010f76:	d402      	bmi.n	8010f7e <_vfiprintf_r+0x32>
 8010f78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f7a:	f7ff fead 	bl	8010cd8 <__retarget_lock_acquire_recursive>
 8010f7e:	89ab      	ldrh	r3, [r5, #12]
 8010f80:	071b      	lsls	r3, r3, #28
 8010f82:	d501      	bpl.n	8010f88 <_vfiprintf_r+0x3c>
 8010f84:	692b      	ldr	r3, [r5, #16]
 8010f86:	b9eb      	cbnz	r3, 8010fc4 <_vfiprintf_r+0x78>
 8010f88:	4629      	mov	r1, r5
 8010f8a:	4630      	mov	r0, r6
 8010f8c:	f7ff fc7e 	bl	801088c <__swsetup_r>
 8010f90:	b1c0      	cbz	r0, 8010fc4 <_vfiprintf_r+0x78>
 8010f92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f94:	07dc      	lsls	r4, r3, #31
 8010f96:	d50e      	bpl.n	8010fb6 <_vfiprintf_r+0x6a>
 8010f98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f9c:	b01d      	add	sp, #116	; 0x74
 8010f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fa2:	4b7b      	ldr	r3, [pc, #492]	; (8011190 <_vfiprintf_r+0x244>)
 8010fa4:	429d      	cmp	r5, r3
 8010fa6:	d101      	bne.n	8010fac <_vfiprintf_r+0x60>
 8010fa8:	68b5      	ldr	r5, [r6, #8]
 8010faa:	e7df      	b.n	8010f6c <_vfiprintf_r+0x20>
 8010fac:	4b79      	ldr	r3, [pc, #484]	; (8011194 <_vfiprintf_r+0x248>)
 8010fae:	429d      	cmp	r5, r3
 8010fb0:	bf08      	it	eq
 8010fb2:	68f5      	ldreq	r5, [r6, #12]
 8010fb4:	e7da      	b.n	8010f6c <_vfiprintf_r+0x20>
 8010fb6:	89ab      	ldrh	r3, [r5, #12]
 8010fb8:	0598      	lsls	r0, r3, #22
 8010fba:	d4ed      	bmi.n	8010f98 <_vfiprintf_r+0x4c>
 8010fbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010fbe:	f7ff fe8c 	bl	8010cda <__retarget_lock_release_recursive>
 8010fc2:	e7e9      	b.n	8010f98 <_vfiprintf_r+0x4c>
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8010fc8:	2320      	movs	r3, #32
 8010fca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010fce:	f8cd 800c 	str.w	r8, [sp, #12]
 8010fd2:	2330      	movs	r3, #48	; 0x30
 8010fd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011198 <_vfiprintf_r+0x24c>
 8010fd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010fdc:	f04f 0901 	mov.w	r9, #1
 8010fe0:	4623      	mov	r3, r4
 8010fe2:	469a      	mov	sl, r3
 8010fe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fe8:	b10a      	cbz	r2, 8010fee <_vfiprintf_r+0xa2>
 8010fea:	2a25      	cmp	r2, #37	; 0x25
 8010fec:	d1f9      	bne.n	8010fe2 <_vfiprintf_r+0x96>
 8010fee:	ebba 0b04 	subs.w	fp, sl, r4
 8010ff2:	d00b      	beq.n	801100c <_vfiprintf_r+0xc0>
 8010ff4:	465b      	mov	r3, fp
 8010ff6:	4622      	mov	r2, r4
 8010ff8:	4629      	mov	r1, r5
 8010ffa:	4630      	mov	r0, r6
 8010ffc:	f7ff ff93 	bl	8010f26 <__sfputs_r>
 8011000:	3001      	adds	r0, #1
 8011002:	f000 80aa 	beq.w	801115a <_vfiprintf_r+0x20e>
 8011006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011008:	445a      	add	r2, fp
 801100a:	9209      	str	r2, [sp, #36]	; 0x24
 801100c:	f89a 3000 	ldrb.w	r3, [sl]
 8011010:	2b00      	cmp	r3, #0
 8011012:	f000 80a2 	beq.w	801115a <_vfiprintf_r+0x20e>
 8011016:	2300      	movs	r3, #0
 8011018:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801101c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011020:	f10a 0a01 	add.w	sl, sl, #1
 8011024:	9304      	str	r3, [sp, #16]
 8011026:	9307      	str	r3, [sp, #28]
 8011028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801102c:	931a      	str	r3, [sp, #104]	; 0x68
 801102e:	4654      	mov	r4, sl
 8011030:	2205      	movs	r2, #5
 8011032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011036:	4858      	ldr	r0, [pc, #352]	; (8011198 <_vfiprintf_r+0x24c>)
 8011038:	f7ef f8d2 	bl	80001e0 <memchr>
 801103c:	9a04      	ldr	r2, [sp, #16]
 801103e:	b9d8      	cbnz	r0, 8011078 <_vfiprintf_r+0x12c>
 8011040:	06d1      	lsls	r1, r2, #27
 8011042:	bf44      	itt	mi
 8011044:	2320      	movmi	r3, #32
 8011046:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801104a:	0713      	lsls	r3, r2, #28
 801104c:	bf44      	itt	mi
 801104e:	232b      	movmi	r3, #43	; 0x2b
 8011050:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011054:	f89a 3000 	ldrb.w	r3, [sl]
 8011058:	2b2a      	cmp	r3, #42	; 0x2a
 801105a:	d015      	beq.n	8011088 <_vfiprintf_r+0x13c>
 801105c:	9a07      	ldr	r2, [sp, #28]
 801105e:	4654      	mov	r4, sl
 8011060:	2000      	movs	r0, #0
 8011062:	f04f 0c0a 	mov.w	ip, #10
 8011066:	4621      	mov	r1, r4
 8011068:	f811 3b01 	ldrb.w	r3, [r1], #1
 801106c:	3b30      	subs	r3, #48	; 0x30
 801106e:	2b09      	cmp	r3, #9
 8011070:	d94e      	bls.n	8011110 <_vfiprintf_r+0x1c4>
 8011072:	b1b0      	cbz	r0, 80110a2 <_vfiprintf_r+0x156>
 8011074:	9207      	str	r2, [sp, #28]
 8011076:	e014      	b.n	80110a2 <_vfiprintf_r+0x156>
 8011078:	eba0 0308 	sub.w	r3, r0, r8
 801107c:	fa09 f303 	lsl.w	r3, r9, r3
 8011080:	4313      	orrs	r3, r2
 8011082:	9304      	str	r3, [sp, #16]
 8011084:	46a2      	mov	sl, r4
 8011086:	e7d2      	b.n	801102e <_vfiprintf_r+0xe2>
 8011088:	9b03      	ldr	r3, [sp, #12]
 801108a:	1d19      	adds	r1, r3, #4
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	9103      	str	r1, [sp, #12]
 8011090:	2b00      	cmp	r3, #0
 8011092:	bfbb      	ittet	lt
 8011094:	425b      	neglt	r3, r3
 8011096:	f042 0202 	orrlt.w	r2, r2, #2
 801109a:	9307      	strge	r3, [sp, #28]
 801109c:	9307      	strlt	r3, [sp, #28]
 801109e:	bfb8      	it	lt
 80110a0:	9204      	strlt	r2, [sp, #16]
 80110a2:	7823      	ldrb	r3, [r4, #0]
 80110a4:	2b2e      	cmp	r3, #46	; 0x2e
 80110a6:	d10c      	bne.n	80110c2 <_vfiprintf_r+0x176>
 80110a8:	7863      	ldrb	r3, [r4, #1]
 80110aa:	2b2a      	cmp	r3, #42	; 0x2a
 80110ac:	d135      	bne.n	801111a <_vfiprintf_r+0x1ce>
 80110ae:	9b03      	ldr	r3, [sp, #12]
 80110b0:	1d1a      	adds	r2, r3, #4
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	9203      	str	r2, [sp, #12]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	bfb8      	it	lt
 80110ba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80110be:	3402      	adds	r4, #2
 80110c0:	9305      	str	r3, [sp, #20]
 80110c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80111a8 <_vfiprintf_r+0x25c>
 80110c6:	7821      	ldrb	r1, [r4, #0]
 80110c8:	2203      	movs	r2, #3
 80110ca:	4650      	mov	r0, sl
 80110cc:	f7ef f888 	bl	80001e0 <memchr>
 80110d0:	b140      	cbz	r0, 80110e4 <_vfiprintf_r+0x198>
 80110d2:	2340      	movs	r3, #64	; 0x40
 80110d4:	eba0 000a 	sub.w	r0, r0, sl
 80110d8:	fa03 f000 	lsl.w	r0, r3, r0
 80110dc:	9b04      	ldr	r3, [sp, #16]
 80110de:	4303      	orrs	r3, r0
 80110e0:	3401      	adds	r4, #1
 80110e2:	9304      	str	r3, [sp, #16]
 80110e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110e8:	482c      	ldr	r0, [pc, #176]	; (801119c <_vfiprintf_r+0x250>)
 80110ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80110ee:	2206      	movs	r2, #6
 80110f0:	f7ef f876 	bl	80001e0 <memchr>
 80110f4:	2800      	cmp	r0, #0
 80110f6:	d03f      	beq.n	8011178 <_vfiprintf_r+0x22c>
 80110f8:	4b29      	ldr	r3, [pc, #164]	; (80111a0 <_vfiprintf_r+0x254>)
 80110fa:	bb1b      	cbnz	r3, 8011144 <_vfiprintf_r+0x1f8>
 80110fc:	9b03      	ldr	r3, [sp, #12]
 80110fe:	3307      	adds	r3, #7
 8011100:	f023 0307 	bic.w	r3, r3, #7
 8011104:	3308      	adds	r3, #8
 8011106:	9303      	str	r3, [sp, #12]
 8011108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801110a:	443b      	add	r3, r7
 801110c:	9309      	str	r3, [sp, #36]	; 0x24
 801110e:	e767      	b.n	8010fe0 <_vfiprintf_r+0x94>
 8011110:	fb0c 3202 	mla	r2, ip, r2, r3
 8011114:	460c      	mov	r4, r1
 8011116:	2001      	movs	r0, #1
 8011118:	e7a5      	b.n	8011066 <_vfiprintf_r+0x11a>
 801111a:	2300      	movs	r3, #0
 801111c:	3401      	adds	r4, #1
 801111e:	9305      	str	r3, [sp, #20]
 8011120:	4619      	mov	r1, r3
 8011122:	f04f 0c0a 	mov.w	ip, #10
 8011126:	4620      	mov	r0, r4
 8011128:	f810 2b01 	ldrb.w	r2, [r0], #1
 801112c:	3a30      	subs	r2, #48	; 0x30
 801112e:	2a09      	cmp	r2, #9
 8011130:	d903      	bls.n	801113a <_vfiprintf_r+0x1ee>
 8011132:	2b00      	cmp	r3, #0
 8011134:	d0c5      	beq.n	80110c2 <_vfiprintf_r+0x176>
 8011136:	9105      	str	r1, [sp, #20]
 8011138:	e7c3      	b.n	80110c2 <_vfiprintf_r+0x176>
 801113a:	fb0c 2101 	mla	r1, ip, r1, r2
 801113e:	4604      	mov	r4, r0
 8011140:	2301      	movs	r3, #1
 8011142:	e7f0      	b.n	8011126 <_vfiprintf_r+0x1da>
 8011144:	ab03      	add	r3, sp, #12
 8011146:	9300      	str	r3, [sp, #0]
 8011148:	462a      	mov	r2, r5
 801114a:	4b16      	ldr	r3, [pc, #88]	; (80111a4 <_vfiprintf_r+0x258>)
 801114c:	a904      	add	r1, sp, #16
 801114e:	4630      	mov	r0, r6
 8011150:	f3af 8000 	nop.w
 8011154:	4607      	mov	r7, r0
 8011156:	1c78      	adds	r0, r7, #1
 8011158:	d1d6      	bne.n	8011108 <_vfiprintf_r+0x1bc>
 801115a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801115c:	07d9      	lsls	r1, r3, #31
 801115e:	d405      	bmi.n	801116c <_vfiprintf_r+0x220>
 8011160:	89ab      	ldrh	r3, [r5, #12]
 8011162:	059a      	lsls	r2, r3, #22
 8011164:	d402      	bmi.n	801116c <_vfiprintf_r+0x220>
 8011166:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011168:	f7ff fdb7 	bl	8010cda <__retarget_lock_release_recursive>
 801116c:	89ab      	ldrh	r3, [r5, #12]
 801116e:	065b      	lsls	r3, r3, #25
 8011170:	f53f af12 	bmi.w	8010f98 <_vfiprintf_r+0x4c>
 8011174:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011176:	e711      	b.n	8010f9c <_vfiprintf_r+0x50>
 8011178:	ab03      	add	r3, sp, #12
 801117a:	9300      	str	r3, [sp, #0]
 801117c:	462a      	mov	r2, r5
 801117e:	4b09      	ldr	r3, [pc, #36]	; (80111a4 <_vfiprintf_r+0x258>)
 8011180:	a904      	add	r1, sp, #16
 8011182:	4630      	mov	r0, r6
 8011184:	f000 f880 	bl	8011288 <_printf_i>
 8011188:	e7e4      	b.n	8011154 <_vfiprintf_r+0x208>
 801118a:	bf00      	nop
 801118c:	08011f0c 	.word	0x08011f0c
 8011190:	08011f2c 	.word	0x08011f2c
 8011194:	08011eec 	.word	0x08011eec
 8011198:	08011f4c 	.word	0x08011f4c
 801119c:	08011f56 	.word	0x08011f56
 80111a0:	00000000 	.word	0x00000000
 80111a4:	08010f27 	.word	0x08010f27
 80111a8:	08011f52 	.word	0x08011f52

080111ac <_printf_common>:
 80111ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111b0:	4616      	mov	r6, r2
 80111b2:	4699      	mov	r9, r3
 80111b4:	688a      	ldr	r2, [r1, #8]
 80111b6:	690b      	ldr	r3, [r1, #16]
 80111b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80111bc:	4293      	cmp	r3, r2
 80111be:	bfb8      	it	lt
 80111c0:	4613      	movlt	r3, r2
 80111c2:	6033      	str	r3, [r6, #0]
 80111c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80111c8:	4607      	mov	r7, r0
 80111ca:	460c      	mov	r4, r1
 80111cc:	b10a      	cbz	r2, 80111d2 <_printf_common+0x26>
 80111ce:	3301      	adds	r3, #1
 80111d0:	6033      	str	r3, [r6, #0]
 80111d2:	6823      	ldr	r3, [r4, #0]
 80111d4:	0699      	lsls	r1, r3, #26
 80111d6:	bf42      	ittt	mi
 80111d8:	6833      	ldrmi	r3, [r6, #0]
 80111da:	3302      	addmi	r3, #2
 80111dc:	6033      	strmi	r3, [r6, #0]
 80111de:	6825      	ldr	r5, [r4, #0]
 80111e0:	f015 0506 	ands.w	r5, r5, #6
 80111e4:	d106      	bne.n	80111f4 <_printf_common+0x48>
 80111e6:	f104 0a19 	add.w	sl, r4, #25
 80111ea:	68e3      	ldr	r3, [r4, #12]
 80111ec:	6832      	ldr	r2, [r6, #0]
 80111ee:	1a9b      	subs	r3, r3, r2
 80111f0:	42ab      	cmp	r3, r5
 80111f2:	dc26      	bgt.n	8011242 <_printf_common+0x96>
 80111f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80111f8:	1e13      	subs	r3, r2, #0
 80111fa:	6822      	ldr	r2, [r4, #0]
 80111fc:	bf18      	it	ne
 80111fe:	2301      	movne	r3, #1
 8011200:	0692      	lsls	r2, r2, #26
 8011202:	d42b      	bmi.n	801125c <_printf_common+0xb0>
 8011204:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011208:	4649      	mov	r1, r9
 801120a:	4638      	mov	r0, r7
 801120c:	47c0      	blx	r8
 801120e:	3001      	adds	r0, #1
 8011210:	d01e      	beq.n	8011250 <_printf_common+0xa4>
 8011212:	6823      	ldr	r3, [r4, #0]
 8011214:	68e5      	ldr	r5, [r4, #12]
 8011216:	6832      	ldr	r2, [r6, #0]
 8011218:	f003 0306 	and.w	r3, r3, #6
 801121c:	2b04      	cmp	r3, #4
 801121e:	bf08      	it	eq
 8011220:	1aad      	subeq	r5, r5, r2
 8011222:	68a3      	ldr	r3, [r4, #8]
 8011224:	6922      	ldr	r2, [r4, #16]
 8011226:	bf0c      	ite	eq
 8011228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801122c:	2500      	movne	r5, #0
 801122e:	4293      	cmp	r3, r2
 8011230:	bfc4      	itt	gt
 8011232:	1a9b      	subgt	r3, r3, r2
 8011234:	18ed      	addgt	r5, r5, r3
 8011236:	2600      	movs	r6, #0
 8011238:	341a      	adds	r4, #26
 801123a:	42b5      	cmp	r5, r6
 801123c:	d11a      	bne.n	8011274 <_printf_common+0xc8>
 801123e:	2000      	movs	r0, #0
 8011240:	e008      	b.n	8011254 <_printf_common+0xa8>
 8011242:	2301      	movs	r3, #1
 8011244:	4652      	mov	r2, sl
 8011246:	4649      	mov	r1, r9
 8011248:	4638      	mov	r0, r7
 801124a:	47c0      	blx	r8
 801124c:	3001      	adds	r0, #1
 801124e:	d103      	bne.n	8011258 <_printf_common+0xac>
 8011250:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011258:	3501      	adds	r5, #1
 801125a:	e7c6      	b.n	80111ea <_printf_common+0x3e>
 801125c:	18e1      	adds	r1, r4, r3
 801125e:	1c5a      	adds	r2, r3, #1
 8011260:	2030      	movs	r0, #48	; 0x30
 8011262:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011266:	4422      	add	r2, r4
 8011268:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801126c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011270:	3302      	adds	r3, #2
 8011272:	e7c7      	b.n	8011204 <_printf_common+0x58>
 8011274:	2301      	movs	r3, #1
 8011276:	4622      	mov	r2, r4
 8011278:	4649      	mov	r1, r9
 801127a:	4638      	mov	r0, r7
 801127c:	47c0      	blx	r8
 801127e:	3001      	adds	r0, #1
 8011280:	d0e6      	beq.n	8011250 <_printf_common+0xa4>
 8011282:	3601      	adds	r6, #1
 8011284:	e7d9      	b.n	801123a <_printf_common+0x8e>
	...

08011288 <_printf_i>:
 8011288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801128c:	460c      	mov	r4, r1
 801128e:	4691      	mov	r9, r2
 8011290:	7e27      	ldrb	r7, [r4, #24]
 8011292:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011294:	2f78      	cmp	r7, #120	; 0x78
 8011296:	4680      	mov	r8, r0
 8011298:	469a      	mov	sl, r3
 801129a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801129e:	d807      	bhi.n	80112b0 <_printf_i+0x28>
 80112a0:	2f62      	cmp	r7, #98	; 0x62
 80112a2:	d80a      	bhi.n	80112ba <_printf_i+0x32>
 80112a4:	2f00      	cmp	r7, #0
 80112a6:	f000 80d8 	beq.w	801145a <_printf_i+0x1d2>
 80112aa:	2f58      	cmp	r7, #88	; 0x58
 80112ac:	f000 80a3 	beq.w	80113f6 <_printf_i+0x16e>
 80112b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80112b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80112b8:	e03a      	b.n	8011330 <_printf_i+0xa8>
 80112ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80112be:	2b15      	cmp	r3, #21
 80112c0:	d8f6      	bhi.n	80112b0 <_printf_i+0x28>
 80112c2:	a001      	add	r0, pc, #4	; (adr r0, 80112c8 <_printf_i+0x40>)
 80112c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80112c8:	08011321 	.word	0x08011321
 80112cc:	08011335 	.word	0x08011335
 80112d0:	080112b1 	.word	0x080112b1
 80112d4:	080112b1 	.word	0x080112b1
 80112d8:	080112b1 	.word	0x080112b1
 80112dc:	080112b1 	.word	0x080112b1
 80112e0:	08011335 	.word	0x08011335
 80112e4:	080112b1 	.word	0x080112b1
 80112e8:	080112b1 	.word	0x080112b1
 80112ec:	080112b1 	.word	0x080112b1
 80112f0:	080112b1 	.word	0x080112b1
 80112f4:	08011441 	.word	0x08011441
 80112f8:	08011365 	.word	0x08011365
 80112fc:	08011423 	.word	0x08011423
 8011300:	080112b1 	.word	0x080112b1
 8011304:	080112b1 	.word	0x080112b1
 8011308:	08011463 	.word	0x08011463
 801130c:	080112b1 	.word	0x080112b1
 8011310:	08011365 	.word	0x08011365
 8011314:	080112b1 	.word	0x080112b1
 8011318:	080112b1 	.word	0x080112b1
 801131c:	0801142b 	.word	0x0801142b
 8011320:	680b      	ldr	r3, [r1, #0]
 8011322:	1d1a      	adds	r2, r3, #4
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	600a      	str	r2, [r1, #0]
 8011328:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801132c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011330:	2301      	movs	r3, #1
 8011332:	e0a3      	b.n	801147c <_printf_i+0x1f4>
 8011334:	6825      	ldr	r5, [r4, #0]
 8011336:	6808      	ldr	r0, [r1, #0]
 8011338:	062e      	lsls	r6, r5, #24
 801133a:	f100 0304 	add.w	r3, r0, #4
 801133e:	d50a      	bpl.n	8011356 <_printf_i+0xce>
 8011340:	6805      	ldr	r5, [r0, #0]
 8011342:	600b      	str	r3, [r1, #0]
 8011344:	2d00      	cmp	r5, #0
 8011346:	da03      	bge.n	8011350 <_printf_i+0xc8>
 8011348:	232d      	movs	r3, #45	; 0x2d
 801134a:	426d      	negs	r5, r5
 801134c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011350:	485e      	ldr	r0, [pc, #376]	; (80114cc <_printf_i+0x244>)
 8011352:	230a      	movs	r3, #10
 8011354:	e019      	b.n	801138a <_printf_i+0x102>
 8011356:	f015 0f40 	tst.w	r5, #64	; 0x40
 801135a:	6805      	ldr	r5, [r0, #0]
 801135c:	600b      	str	r3, [r1, #0]
 801135e:	bf18      	it	ne
 8011360:	b22d      	sxthne	r5, r5
 8011362:	e7ef      	b.n	8011344 <_printf_i+0xbc>
 8011364:	680b      	ldr	r3, [r1, #0]
 8011366:	6825      	ldr	r5, [r4, #0]
 8011368:	1d18      	adds	r0, r3, #4
 801136a:	6008      	str	r0, [r1, #0]
 801136c:	0628      	lsls	r0, r5, #24
 801136e:	d501      	bpl.n	8011374 <_printf_i+0xec>
 8011370:	681d      	ldr	r5, [r3, #0]
 8011372:	e002      	b.n	801137a <_printf_i+0xf2>
 8011374:	0669      	lsls	r1, r5, #25
 8011376:	d5fb      	bpl.n	8011370 <_printf_i+0xe8>
 8011378:	881d      	ldrh	r5, [r3, #0]
 801137a:	4854      	ldr	r0, [pc, #336]	; (80114cc <_printf_i+0x244>)
 801137c:	2f6f      	cmp	r7, #111	; 0x6f
 801137e:	bf0c      	ite	eq
 8011380:	2308      	moveq	r3, #8
 8011382:	230a      	movne	r3, #10
 8011384:	2100      	movs	r1, #0
 8011386:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801138a:	6866      	ldr	r6, [r4, #4]
 801138c:	60a6      	str	r6, [r4, #8]
 801138e:	2e00      	cmp	r6, #0
 8011390:	bfa2      	ittt	ge
 8011392:	6821      	ldrge	r1, [r4, #0]
 8011394:	f021 0104 	bicge.w	r1, r1, #4
 8011398:	6021      	strge	r1, [r4, #0]
 801139a:	b90d      	cbnz	r5, 80113a0 <_printf_i+0x118>
 801139c:	2e00      	cmp	r6, #0
 801139e:	d04d      	beq.n	801143c <_printf_i+0x1b4>
 80113a0:	4616      	mov	r6, r2
 80113a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80113a6:	fb03 5711 	mls	r7, r3, r1, r5
 80113aa:	5dc7      	ldrb	r7, [r0, r7]
 80113ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80113b0:	462f      	mov	r7, r5
 80113b2:	42bb      	cmp	r3, r7
 80113b4:	460d      	mov	r5, r1
 80113b6:	d9f4      	bls.n	80113a2 <_printf_i+0x11a>
 80113b8:	2b08      	cmp	r3, #8
 80113ba:	d10b      	bne.n	80113d4 <_printf_i+0x14c>
 80113bc:	6823      	ldr	r3, [r4, #0]
 80113be:	07df      	lsls	r7, r3, #31
 80113c0:	d508      	bpl.n	80113d4 <_printf_i+0x14c>
 80113c2:	6923      	ldr	r3, [r4, #16]
 80113c4:	6861      	ldr	r1, [r4, #4]
 80113c6:	4299      	cmp	r1, r3
 80113c8:	bfde      	ittt	le
 80113ca:	2330      	movle	r3, #48	; 0x30
 80113cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80113d0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80113d4:	1b92      	subs	r2, r2, r6
 80113d6:	6122      	str	r2, [r4, #16]
 80113d8:	f8cd a000 	str.w	sl, [sp]
 80113dc:	464b      	mov	r3, r9
 80113de:	aa03      	add	r2, sp, #12
 80113e0:	4621      	mov	r1, r4
 80113e2:	4640      	mov	r0, r8
 80113e4:	f7ff fee2 	bl	80111ac <_printf_common>
 80113e8:	3001      	adds	r0, #1
 80113ea:	d14c      	bne.n	8011486 <_printf_i+0x1fe>
 80113ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80113f0:	b004      	add	sp, #16
 80113f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113f6:	4835      	ldr	r0, [pc, #212]	; (80114cc <_printf_i+0x244>)
 80113f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80113fc:	6823      	ldr	r3, [r4, #0]
 80113fe:	680e      	ldr	r6, [r1, #0]
 8011400:	061f      	lsls	r7, r3, #24
 8011402:	f856 5b04 	ldr.w	r5, [r6], #4
 8011406:	600e      	str	r6, [r1, #0]
 8011408:	d514      	bpl.n	8011434 <_printf_i+0x1ac>
 801140a:	07d9      	lsls	r1, r3, #31
 801140c:	bf44      	itt	mi
 801140e:	f043 0320 	orrmi.w	r3, r3, #32
 8011412:	6023      	strmi	r3, [r4, #0]
 8011414:	b91d      	cbnz	r5, 801141e <_printf_i+0x196>
 8011416:	6823      	ldr	r3, [r4, #0]
 8011418:	f023 0320 	bic.w	r3, r3, #32
 801141c:	6023      	str	r3, [r4, #0]
 801141e:	2310      	movs	r3, #16
 8011420:	e7b0      	b.n	8011384 <_printf_i+0xfc>
 8011422:	6823      	ldr	r3, [r4, #0]
 8011424:	f043 0320 	orr.w	r3, r3, #32
 8011428:	6023      	str	r3, [r4, #0]
 801142a:	2378      	movs	r3, #120	; 0x78
 801142c:	4828      	ldr	r0, [pc, #160]	; (80114d0 <_printf_i+0x248>)
 801142e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011432:	e7e3      	b.n	80113fc <_printf_i+0x174>
 8011434:	065e      	lsls	r6, r3, #25
 8011436:	bf48      	it	mi
 8011438:	b2ad      	uxthmi	r5, r5
 801143a:	e7e6      	b.n	801140a <_printf_i+0x182>
 801143c:	4616      	mov	r6, r2
 801143e:	e7bb      	b.n	80113b8 <_printf_i+0x130>
 8011440:	680b      	ldr	r3, [r1, #0]
 8011442:	6826      	ldr	r6, [r4, #0]
 8011444:	6960      	ldr	r0, [r4, #20]
 8011446:	1d1d      	adds	r5, r3, #4
 8011448:	600d      	str	r5, [r1, #0]
 801144a:	0635      	lsls	r5, r6, #24
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	d501      	bpl.n	8011454 <_printf_i+0x1cc>
 8011450:	6018      	str	r0, [r3, #0]
 8011452:	e002      	b.n	801145a <_printf_i+0x1d2>
 8011454:	0671      	lsls	r1, r6, #25
 8011456:	d5fb      	bpl.n	8011450 <_printf_i+0x1c8>
 8011458:	8018      	strh	r0, [r3, #0]
 801145a:	2300      	movs	r3, #0
 801145c:	6123      	str	r3, [r4, #16]
 801145e:	4616      	mov	r6, r2
 8011460:	e7ba      	b.n	80113d8 <_printf_i+0x150>
 8011462:	680b      	ldr	r3, [r1, #0]
 8011464:	1d1a      	adds	r2, r3, #4
 8011466:	600a      	str	r2, [r1, #0]
 8011468:	681e      	ldr	r6, [r3, #0]
 801146a:	6862      	ldr	r2, [r4, #4]
 801146c:	2100      	movs	r1, #0
 801146e:	4630      	mov	r0, r6
 8011470:	f7ee feb6 	bl	80001e0 <memchr>
 8011474:	b108      	cbz	r0, 801147a <_printf_i+0x1f2>
 8011476:	1b80      	subs	r0, r0, r6
 8011478:	6060      	str	r0, [r4, #4]
 801147a:	6863      	ldr	r3, [r4, #4]
 801147c:	6123      	str	r3, [r4, #16]
 801147e:	2300      	movs	r3, #0
 8011480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011484:	e7a8      	b.n	80113d8 <_printf_i+0x150>
 8011486:	6923      	ldr	r3, [r4, #16]
 8011488:	4632      	mov	r2, r6
 801148a:	4649      	mov	r1, r9
 801148c:	4640      	mov	r0, r8
 801148e:	47d0      	blx	sl
 8011490:	3001      	adds	r0, #1
 8011492:	d0ab      	beq.n	80113ec <_printf_i+0x164>
 8011494:	6823      	ldr	r3, [r4, #0]
 8011496:	079b      	lsls	r3, r3, #30
 8011498:	d413      	bmi.n	80114c2 <_printf_i+0x23a>
 801149a:	68e0      	ldr	r0, [r4, #12]
 801149c:	9b03      	ldr	r3, [sp, #12]
 801149e:	4298      	cmp	r0, r3
 80114a0:	bfb8      	it	lt
 80114a2:	4618      	movlt	r0, r3
 80114a4:	e7a4      	b.n	80113f0 <_printf_i+0x168>
 80114a6:	2301      	movs	r3, #1
 80114a8:	4632      	mov	r2, r6
 80114aa:	4649      	mov	r1, r9
 80114ac:	4640      	mov	r0, r8
 80114ae:	47d0      	blx	sl
 80114b0:	3001      	adds	r0, #1
 80114b2:	d09b      	beq.n	80113ec <_printf_i+0x164>
 80114b4:	3501      	adds	r5, #1
 80114b6:	68e3      	ldr	r3, [r4, #12]
 80114b8:	9903      	ldr	r1, [sp, #12]
 80114ba:	1a5b      	subs	r3, r3, r1
 80114bc:	42ab      	cmp	r3, r5
 80114be:	dcf2      	bgt.n	80114a6 <_printf_i+0x21e>
 80114c0:	e7eb      	b.n	801149a <_printf_i+0x212>
 80114c2:	2500      	movs	r5, #0
 80114c4:	f104 0619 	add.w	r6, r4, #25
 80114c8:	e7f5      	b.n	80114b6 <_printf_i+0x22e>
 80114ca:	bf00      	nop
 80114cc:	08011f5d 	.word	0x08011f5d
 80114d0:	08011f6e 	.word	0x08011f6e

080114d4 <_sbrk_r>:
 80114d4:	b538      	push	{r3, r4, r5, lr}
 80114d6:	4d06      	ldr	r5, [pc, #24]	; (80114f0 <_sbrk_r+0x1c>)
 80114d8:	2300      	movs	r3, #0
 80114da:	4604      	mov	r4, r0
 80114dc:	4608      	mov	r0, r1
 80114de:	602b      	str	r3, [r5, #0]
 80114e0:	f7f1 ff14 	bl	800330c <_sbrk>
 80114e4:	1c43      	adds	r3, r0, #1
 80114e6:	d102      	bne.n	80114ee <_sbrk_r+0x1a>
 80114e8:	682b      	ldr	r3, [r5, #0]
 80114ea:	b103      	cbz	r3, 80114ee <_sbrk_r+0x1a>
 80114ec:	6023      	str	r3, [r4, #0]
 80114ee:	bd38      	pop	{r3, r4, r5, pc}
 80114f0:	200104a4 	.word	0x200104a4

080114f4 <__sread>:
 80114f4:	b510      	push	{r4, lr}
 80114f6:	460c      	mov	r4, r1
 80114f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114fc:	f000 f8a0 	bl	8011640 <_read_r>
 8011500:	2800      	cmp	r0, #0
 8011502:	bfab      	itete	ge
 8011504:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011506:	89a3      	ldrhlt	r3, [r4, #12]
 8011508:	181b      	addge	r3, r3, r0
 801150a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801150e:	bfac      	ite	ge
 8011510:	6563      	strge	r3, [r4, #84]	; 0x54
 8011512:	81a3      	strhlt	r3, [r4, #12]
 8011514:	bd10      	pop	{r4, pc}

08011516 <__swrite>:
 8011516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801151a:	461f      	mov	r7, r3
 801151c:	898b      	ldrh	r3, [r1, #12]
 801151e:	05db      	lsls	r3, r3, #23
 8011520:	4605      	mov	r5, r0
 8011522:	460c      	mov	r4, r1
 8011524:	4616      	mov	r6, r2
 8011526:	d505      	bpl.n	8011534 <__swrite+0x1e>
 8011528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801152c:	2302      	movs	r3, #2
 801152e:	2200      	movs	r2, #0
 8011530:	f000 f868 	bl	8011604 <_lseek_r>
 8011534:	89a3      	ldrh	r3, [r4, #12]
 8011536:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801153a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801153e:	81a3      	strh	r3, [r4, #12]
 8011540:	4632      	mov	r2, r6
 8011542:	463b      	mov	r3, r7
 8011544:	4628      	mov	r0, r5
 8011546:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801154a:	f000 b817 	b.w	801157c <_write_r>

0801154e <__sseek>:
 801154e:	b510      	push	{r4, lr}
 8011550:	460c      	mov	r4, r1
 8011552:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011556:	f000 f855 	bl	8011604 <_lseek_r>
 801155a:	1c43      	adds	r3, r0, #1
 801155c:	89a3      	ldrh	r3, [r4, #12]
 801155e:	bf15      	itete	ne
 8011560:	6560      	strne	r0, [r4, #84]	; 0x54
 8011562:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011566:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801156a:	81a3      	strheq	r3, [r4, #12]
 801156c:	bf18      	it	ne
 801156e:	81a3      	strhne	r3, [r4, #12]
 8011570:	bd10      	pop	{r4, pc}

08011572 <__sclose>:
 8011572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011576:	f000 b813 	b.w	80115a0 <_close_r>
	...

0801157c <_write_r>:
 801157c:	b538      	push	{r3, r4, r5, lr}
 801157e:	4d07      	ldr	r5, [pc, #28]	; (801159c <_write_r+0x20>)
 8011580:	4604      	mov	r4, r0
 8011582:	4608      	mov	r0, r1
 8011584:	4611      	mov	r1, r2
 8011586:	2200      	movs	r2, #0
 8011588:	602a      	str	r2, [r5, #0]
 801158a:	461a      	mov	r2, r3
 801158c:	f7f1 fe6d 	bl	800326a <_write>
 8011590:	1c43      	adds	r3, r0, #1
 8011592:	d102      	bne.n	801159a <_write_r+0x1e>
 8011594:	682b      	ldr	r3, [r5, #0]
 8011596:	b103      	cbz	r3, 801159a <_write_r+0x1e>
 8011598:	6023      	str	r3, [r4, #0]
 801159a:	bd38      	pop	{r3, r4, r5, pc}
 801159c:	200104a4 	.word	0x200104a4

080115a0 <_close_r>:
 80115a0:	b538      	push	{r3, r4, r5, lr}
 80115a2:	4d06      	ldr	r5, [pc, #24]	; (80115bc <_close_r+0x1c>)
 80115a4:	2300      	movs	r3, #0
 80115a6:	4604      	mov	r4, r0
 80115a8:	4608      	mov	r0, r1
 80115aa:	602b      	str	r3, [r5, #0]
 80115ac:	f7f1 fe79 	bl	80032a2 <_close>
 80115b0:	1c43      	adds	r3, r0, #1
 80115b2:	d102      	bne.n	80115ba <_close_r+0x1a>
 80115b4:	682b      	ldr	r3, [r5, #0]
 80115b6:	b103      	cbz	r3, 80115ba <_close_r+0x1a>
 80115b8:	6023      	str	r3, [r4, #0]
 80115ba:	bd38      	pop	{r3, r4, r5, pc}
 80115bc:	200104a4 	.word	0x200104a4

080115c0 <_fstat_r>:
 80115c0:	b538      	push	{r3, r4, r5, lr}
 80115c2:	4d07      	ldr	r5, [pc, #28]	; (80115e0 <_fstat_r+0x20>)
 80115c4:	2300      	movs	r3, #0
 80115c6:	4604      	mov	r4, r0
 80115c8:	4608      	mov	r0, r1
 80115ca:	4611      	mov	r1, r2
 80115cc:	602b      	str	r3, [r5, #0]
 80115ce:	f7f1 fe74 	bl	80032ba <_fstat>
 80115d2:	1c43      	adds	r3, r0, #1
 80115d4:	d102      	bne.n	80115dc <_fstat_r+0x1c>
 80115d6:	682b      	ldr	r3, [r5, #0]
 80115d8:	b103      	cbz	r3, 80115dc <_fstat_r+0x1c>
 80115da:	6023      	str	r3, [r4, #0]
 80115dc:	bd38      	pop	{r3, r4, r5, pc}
 80115de:	bf00      	nop
 80115e0:	200104a4 	.word	0x200104a4

080115e4 <_isatty_r>:
 80115e4:	b538      	push	{r3, r4, r5, lr}
 80115e6:	4d06      	ldr	r5, [pc, #24]	; (8011600 <_isatty_r+0x1c>)
 80115e8:	2300      	movs	r3, #0
 80115ea:	4604      	mov	r4, r0
 80115ec:	4608      	mov	r0, r1
 80115ee:	602b      	str	r3, [r5, #0]
 80115f0:	f7f1 fe73 	bl	80032da <_isatty>
 80115f4:	1c43      	adds	r3, r0, #1
 80115f6:	d102      	bne.n	80115fe <_isatty_r+0x1a>
 80115f8:	682b      	ldr	r3, [r5, #0]
 80115fa:	b103      	cbz	r3, 80115fe <_isatty_r+0x1a>
 80115fc:	6023      	str	r3, [r4, #0]
 80115fe:	bd38      	pop	{r3, r4, r5, pc}
 8011600:	200104a4 	.word	0x200104a4

08011604 <_lseek_r>:
 8011604:	b538      	push	{r3, r4, r5, lr}
 8011606:	4d07      	ldr	r5, [pc, #28]	; (8011624 <_lseek_r+0x20>)
 8011608:	4604      	mov	r4, r0
 801160a:	4608      	mov	r0, r1
 801160c:	4611      	mov	r1, r2
 801160e:	2200      	movs	r2, #0
 8011610:	602a      	str	r2, [r5, #0]
 8011612:	461a      	mov	r2, r3
 8011614:	f7f1 fe6c 	bl	80032f0 <_lseek>
 8011618:	1c43      	adds	r3, r0, #1
 801161a:	d102      	bne.n	8011622 <_lseek_r+0x1e>
 801161c:	682b      	ldr	r3, [r5, #0]
 801161e:	b103      	cbz	r3, 8011622 <_lseek_r+0x1e>
 8011620:	6023      	str	r3, [r4, #0]
 8011622:	bd38      	pop	{r3, r4, r5, pc}
 8011624:	200104a4 	.word	0x200104a4

08011628 <__malloc_lock>:
 8011628:	4801      	ldr	r0, [pc, #4]	; (8011630 <__malloc_lock+0x8>)
 801162a:	f7ff bb55 	b.w	8010cd8 <__retarget_lock_acquire_recursive>
 801162e:	bf00      	nop
 8011630:	2001049c 	.word	0x2001049c

08011634 <__malloc_unlock>:
 8011634:	4801      	ldr	r0, [pc, #4]	; (801163c <__malloc_unlock+0x8>)
 8011636:	f7ff bb50 	b.w	8010cda <__retarget_lock_release_recursive>
 801163a:	bf00      	nop
 801163c:	2001049c 	.word	0x2001049c

08011640 <_read_r>:
 8011640:	b538      	push	{r3, r4, r5, lr}
 8011642:	4d07      	ldr	r5, [pc, #28]	; (8011660 <_read_r+0x20>)
 8011644:	4604      	mov	r4, r0
 8011646:	4608      	mov	r0, r1
 8011648:	4611      	mov	r1, r2
 801164a:	2200      	movs	r2, #0
 801164c:	602a      	str	r2, [r5, #0]
 801164e:	461a      	mov	r2, r3
 8011650:	f7f1 fdee 	bl	8003230 <_read>
 8011654:	1c43      	adds	r3, r0, #1
 8011656:	d102      	bne.n	801165e <_read_r+0x1e>
 8011658:	682b      	ldr	r3, [r5, #0]
 801165a:	b103      	cbz	r3, 801165e <_read_r+0x1e>
 801165c:	6023      	str	r3, [r4, #0]
 801165e:	bd38      	pop	{r3, r4, r5, pc}
 8011660:	200104a4 	.word	0x200104a4

08011664 <_init>:
 8011664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011666:	bf00      	nop
 8011668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801166a:	bc08      	pop	{r3}
 801166c:	469e      	mov	lr, r3
 801166e:	4770      	bx	lr

08011670 <_fini>:
 8011670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011672:	bf00      	nop
 8011674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011676:	bc08      	pop	{r3}
 8011678:	469e      	mov	lr, r3
 801167a:	4770      	bx	lr
