#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f8e1d30c10 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x55f8e1da1930_0 .net "Opcode", 5 0, L_0x55f8e1db3b20;  1 drivers
v0x55f8e1da1a10_0 .var "t_ALUOp", 2 0;
v0x55f8e1da1ab0_0 .var "t_clk", 0 0;
v0x55f8e1da1b50_0 .var "t_reset", 0 0;
v0x55f8e1da1bf0_0 .var "t_s_inc", 0 0;
v0x55f8e1da1d30_0 .var "t_s_inm", 0 0;
v0x55f8e1da1dd0_0 .var "t_we", 0 0;
v0x55f8e1da1ec0_0 .var "t_wez", 0 0;
v0x55f8e1da1fb0_0 .net "z", 0 0, v0x55f8e1da05b0_0;  1 drivers
S_0x55f8e1d30810 .scope module, "uut" "microc" 2 12, 3 1 0, S_0x55f8e1d30c10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "z"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we3"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "Op"
v0x55f8e1da0760_0 .net "Op", 2 0, v0x55f8e1da1a10_0;  1 drivers
v0x55f8e1da0840_0 .net "Opcode", 5 0, L_0x55f8e1db3b20;  alias, 1 drivers
v0x55f8e1da0900_0 .net "clk", 0 0, v0x55f8e1da1ab0_0;  1 drivers
v0x55f8e1da09d0_0 .net "instr", 15 0, L_0x55f8e1da20f0;  1 drivers
v0x55f8e1da0aa0_0 .net "mux1_out", 3 0, L_0x55f8e1db3590;  1 drivers
v0x55f8e1da0b90_0 .net "mux2_out", 7 0, L_0x55f8e1db3800;  1 drivers
v0x55f8e1da0ca0_0 .net "pc_in", 9 0, L_0x55f8e1db2200;  1 drivers
v0x55f8e1da0db0_0 .net "pc_out", 9 0, v0x55f8e1d9f8f0_0;  1 drivers
v0x55f8e1da0e70_0 .net "rd1", 7 0, L_0x55f8e1db2b70;  1 drivers
v0x55f8e1da0fc0_0 .net "rd2", 7 0, L_0x55f8e1db3270;  1 drivers
v0x55f8e1da10d0_0 .net "reset", 0 0, v0x55f8e1da1b50_0;  1 drivers
v0x55f8e1da11c0_0 .net "s_inc", 0 0, v0x55f8e1da1bf0_0;  1 drivers
v0x55f8e1da1260_0 .net "s_inm", 0 0, v0x55f8e1da1d30_0;  1 drivers
v0x55f8e1da1350_0 .net "sum_out", 9 0, L_0x55f8e1da2050;  1 drivers
v0x55f8e1da1440_0 .net "wd3", 7 0, v0x55f8e1d9bb80_0;  1 drivers
v0x55f8e1da1550_0 .net "we3", 0 0, v0x55f8e1da1dd0_0;  1 drivers
v0x55f8e1da15f0_0 .net "wez", 0 0, v0x55f8e1da1ec0_0;  1 drivers
v0x55f8e1da1690_0 .net "z", 0 0, v0x55f8e1da05b0_0;  alias, 1 drivers
v0x55f8e1da1730_0 .net "z_next", 0 0, v0x55f8e1d9bc60_0;  1 drivers
L_0x55f8e1db2330 .part L_0x55f8e1da20f0, 0, 10;
L_0x55f8e1db33c0 .part L_0x55f8e1da20f0, 8, 4;
L_0x55f8e1db34f0 .part L_0x55f8e1da20f0, 0, 4;
L_0x55f8e1db36c0 .part L_0x55f8e1da20f0, 4, 4;
L_0x55f8e1db3760 .part L_0x55f8e1da20f0, 0, 4;
L_0x55f8e1db3930 .part L_0x55f8e1da20f0, 4, 8;
L_0x55f8e1db3b20 .part L_0x55f8e1da20f0, 10, 6;
S_0x55f8e1d501f0 .scope module, "alu_inst" "alu" 3 33, 4 1 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 3 "Op"
v0x55f8e1d75990_0 .net "A", 7 0, L_0x55f8e1db3800;  alias, 1 drivers
v0x55f8e1d75a30_0 .net "B", 7 0, L_0x55f8e1db3270;  alias, 1 drivers
v0x55f8e1d9bac0_0 .net "Op", 2 0, v0x55f8e1da1a10_0;  alias, 1 drivers
v0x55f8e1d9bb80_0 .var "S", 7 0;
v0x55f8e1d9bc60_0 .var "zero", 0 0;
E_0x55f8e1d67340 .event edge, v0x55f8e1d9bac0_0, v0x55f8e1d75a30_0, v0x55f8e1d75990_0;
S_0x55f8e1d9be10 .scope module, "banco_registros" "regfile" 3 23, 5 4 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x55f8e1d9c140 .array "R", 15 0, 7 0;
v0x55f8e1d9c220_0 .net "RA1", 3 0, L_0x55f8e1db33c0;  1 drivers
v0x55f8e1d9c300_0 .net "RA2", 3 0, L_0x55f8e1db3590;  alias, 1 drivers
v0x55f8e1d9c3c0_0 .net "RD1", 7 0, L_0x55f8e1db2b70;  alias, 1 drivers
v0x55f8e1d9c4a0_0 .net "RD2", 7 0, L_0x55f8e1db3270;  alias, 1 drivers
v0x55f8e1d9c5b0_0 .net "WA3", 3 0, L_0x55f8e1db34f0;  1 drivers
v0x55f8e1d9c670_0 .net "WD3", 7 0, v0x55f8e1d9bb80_0;  alias, 1 drivers
v0x55f8e1d9c730_0 .net *"_s0", 31 0, L_0x55f8e1db2670;  1 drivers
v0x55f8e1d9c7f0_0 .net *"_s10", 5 0, L_0x55f8e1db2960;  1 drivers
L_0x7f12ca256138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9c8d0_0 .net *"_s13", 1 0, L_0x7f12ca256138;  1 drivers
L_0x7f12ca256180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9c9b0_0 .net/2u *"_s14", 7 0, L_0x7f12ca256180;  1 drivers
v0x55f8e1d9ca90_0 .net *"_s18", 31 0, L_0x55f8e1db2d00;  1 drivers
L_0x7f12ca2561c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9cb70_0 .net *"_s21", 27 0, L_0x7f12ca2561c8;  1 drivers
L_0x7f12ca256210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9cc50_0 .net/2u *"_s22", 31 0, L_0x7f12ca256210;  1 drivers
v0x55f8e1d9cd30_0 .net *"_s24", 0 0, L_0x55f8e1db2e30;  1 drivers
v0x55f8e1d9cdf0_0 .net *"_s26", 7 0, L_0x55f8e1db2f70;  1 drivers
v0x55f8e1d9ced0_0 .net *"_s28", 5 0, L_0x55f8e1db3060;  1 drivers
L_0x7f12ca2560a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9cfb0_0 .net *"_s3", 27 0, L_0x7f12ca2560a8;  1 drivers
L_0x7f12ca256258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9d090_0 .net *"_s31", 1 0, L_0x7f12ca256258;  1 drivers
L_0x7f12ca2562a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9d170_0 .net/2u *"_s32", 7 0, L_0x7f12ca2562a0;  1 drivers
L_0x7f12ca2560f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9d250_0 .net/2u *"_s4", 31 0, L_0x7f12ca2560f0;  1 drivers
v0x55f8e1d9d330_0 .net *"_s6", 0 0, L_0x55f8e1db2780;  1 drivers
v0x55f8e1d9d3f0_0 .net *"_s8", 7 0, L_0x55f8e1db28c0;  1 drivers
v0x55f8e1d9d4d0_0 .net "clk", 0 0, v0x55f8e1da1ab0_0;  alias, 1 drivers
v0x55f8e1d9d590_0 .net "we3", 0 0, v0x55f8e1da1dd0_0;  alias, 1 drivers
E_0x55f8e1d675b0 .event posedge, v0x55f8e1d9d4d0_0;
L_0x55f8e1db2670 .concat [ 4 28 0 0], L_0x55f8e1db33c0, L_0x7f12ca2560a8;
L_0x55f8e1db2780 .cmp/ne 32, L_0x55f8e1db2670, L_0x7f12ca2560f0;
L_0x55f8e1db28c0 .array/port v0x55f8e1d9c140, L_0x55f8e1db2960;
L_0x55f8e1db2960 .concat [ 4 2 0 0], L_0x55f8e1db33c0, L_0x7f12ca256138;
L_0x55f8e1db2b70 .functor MUXZ 8, L_0x7f12ca256180, L_0x55f8e1db28c0, L_0x55f8e1db2780, C4<>;
L_0x55f8e1db2d00 .concat [ 4 28 0 0], L_0x55f8e1db3590, L_0x7f12ca2561c8;
L_0x55f8e1db2e30 .cmp/ne 32, L_0x55f8e1db2d00, L_0x7f12ca256210;
L_0x55f8e1db2f70 .array/port v0x55f8e1d9c140, L_0x55f8e1db3060;
L_0x55f8e1db3060 .concat [ 4 2 0 0], L_0x55f8e1db3590, L_0x7f12ca256258;
L_0x55f8e1db3270 .functor MUXZ 8, L_0x7f12ca2562a0, L_0x55f8e1db2f70, L_0x55f8e1db2e30, C4<>;
S_0x55f8e1d9d750 .scope module, "mem" "memprog" 3 20, 6 3 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x55f8e1da20f0 .functor BUFZ 16, L_0x55f8e1db2420, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f8e1d9d920_0 .net "Address", 9 0, v0x55f8e1d9f8f0_0;  alias, 1 drivers
v0x55f8e1d9da20_0 .net "Data", 15 0, L_0x55f8e1da20f0;  alias, 1 drivers
v0x55f8e1d9db00 .array "Mem", 1023 0, 15 0;
v0x55f8e1d9dba0_0 .net *"_s0", 15 0, L_0x55f8e1db2420;  1 drivers
v0x55f8e1d9dc80_0 .net *"_s2", 11 0, L_0x55f8e1db24c0;  1 drivers
L_0x7f12ca256060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9ddb0_0 .net *"_s5", 1 0, L_0x7f12ca256060;  1 drivers
v0x55f8e1d9de90_0 .net "clk", 0 0, v0x55f8e1da1ab0_0;  alias, 1 drivers
L_0x55f8e1db2420 .array/port v0x55f8e1d9db00, L_0x55f8e1db24c0;
L_0x55f8e1db24c0 .concat [ 10 2 0 0], v0x55f8e1d9f8f0_0, L_0x7f12ca256060;
S_0x55f8e1d9df90 .scope module, "mux_alu" "mux2" 3 51, 5 46 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55f8e1d9e160 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x55f8e1d9e260_0 .net "D0", 7 0, L_0x55f8e1db2b70;  alias, 1 drivers
v0x55f8e1d9e350_0 .net "D1", 7 0, L_0x55f8e1db3930;  1 drivers
v0x55f8e1d9e410_0 .net "Y", 7 0, L_0x55f8e1db3800;  alias, 1 drivers
v0x55f8e1d9e510_0 .net "s", 0 0, v0x55f8e1da1d30_0;  alias, 1 drivers
L_0x55f8e1db3800 .functor MUXZ 8, L_0x55f8e1db2b70, L_0x55f8e1db3930, v0x55f8e1da1d30_0, C4<>;
S_0x55f8e1d9e660 .scope module, "mux_bc" "mux2" 3 43, 5 46 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y"
    .port_info 1 /INPUT 4 "D0"
    .port_info 2 /INPUT 4 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55f8e1d9e880 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000000100>;
v0x55f8e1d9e920_0 .net "D0", 3 0, L_0x55f8e1db36c0;  1 drivers
v0x55f8e1d9ea20_0 .net "D1", 3 0, L_0x55f8e1db3760;  1 drivers
v0x55f8e1d9eb00_0 .net "Y", 3 0, L_0x55f8e1db3590;  alias, 1 drivers
v0x55f8e1d9ec00_0 .net "s", 0 0, v0x55f8e1da1d30_0;  alias, 1 drivers
L_0x55f8e1db3590 .functor MUXZ 4, L_0x55f8e1db36c0, L_0x55f8e1db3760, v0x55f8e1da1d30_0, C4<>;
S_0x55f8e1d9ed40 .scope module, "mux_pc" "mux2" 3 17, 5 46 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55f8e1d9ef10 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x55f8e1d9f050_0 .net "D0", 9 0, L_0x55f8e1db2330;  1 drivers
v0x55f8e1d9f150_0 .net "D1", 9 0, L_0x55f8e1da2050;  alias, 1 drivers
v0x55f8e1d9f230_0 .net "Y", 9 0, L_0x55f8e1db2200;  alias, 1 drivers
v0x55f8e1d9f320_0 .net "s", 0 0, v0x55f8e1da1bf0_0;  alias, 1 drivers
L_0x55f8e1db2200 .functor MUXZ 10, L_0x55f8e1db2330, L_0x55f8e1da2050, v0x55f8e1da1bf0_0, C4<>;
S_0x55f8e1d9f490 .scope module, "pc" "registro" 3 11, 5 35 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x55f8e1d9f660 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x55f8e1d9f7e0_0 .net "D", 9 0, L_0x55f8e1db2200;  alias, 1 drivers
v0x55f8e1d9f8f0_0 .var "Q", 9 0;
v0x55f8e1d9f9c0_0 .net "clk", 0 0, v0x55f8e1da1ab0_0;  alias, 1 drivers
v0x55f8e1d9fae0_0 .net "reset", 0 0, v0x55f8e1da1b50_0;  alias, 1 drivers
E_0x55f8e1d679c0 .event posedge, v0x55f8e1d9fae0_0, v0x55f8e1d9d4d0_0;
S_0x55f8e1d9fbe0 .scope module, "sumador" "sum" 3 14, 5 28 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
v0x55f8e1d9fe20_0 .net "A", 9 0, v0x55f8e1d9f8f0_0;  alias, 1 drivers
L_0x7f12ca256018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55f8e1d9ff50_0 .net "B", 9 0, L_0x7f12ca256018;  1 drivers
v0x55f8e1da0030_0 .net "Y", 9 0, L_0x55f8e1da2050;  alias, 1 drivers
L_0x55f8e1da2050 .arith/sum 10, v0x55f8e1d9f8f0_0, L_0x7f12ca256018;
S_0x55f8e1da0130 .scope module, "zero_flag" "ffd" 3 40, 5 56 0, S_0x55f8e1d30810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55f8e1da0330_0 .net "carga", 0 0, v0x55f8e1da1ec0_0;  alias, 1 drivers
v0x55f8e1da03f0_0 .net "clk", 0 0, v0x55f8e1da1ab0_0;  alias, 1 drivers
v0x55f8e1da04b0_0 .net "d", 0 0, v0x55f8e1d9bc60_0;  alias, 1 drivers
v0x55f8e1da05b0_0 .var "q", 0 0;
v0x55f8e1da0650_0 .net "reset", 0 0, v0x55f8e1da1b50_0;  alias, 1 drivers
    .scope S_0x55f8e1d9f490;
T_0 ;
    %wait E_0x55f8e1d679c0;
    %load/vec4 v0x55f8e1d9fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f8e1d9f8f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f8e1d9f7e0_0;
    %assign/vec4 v0x55f8e1d9f8f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f8e1d9d750;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x55f8e1d9db00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f8e1d9be10;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x55f8e1d9c140 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f8e1d9be10;
T_3 ;
    %wait E_0x55f8e1d675b0;
    %load/vec4 v0x55f8e1d9d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f8e1d9c670_0;
    %load/vec4 v0x55f8e1d9c5b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f8e1d9c140, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f8e1d501f0;
T_4 ;
    %wait E_0x55f8e1d67340;
    %load/vec4 v0x55f8e1d9bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55f8e1d75990_0;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55f8e1d75990_0;
    %inv;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55f8e1d75990_0;
    %load/vec4 v0x55f8e1d75a30_0;
    %add;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55f8e1d75990_0;
    %load/vec4 v0x55f8e1d75a30_0;
    %sub;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55f8e1d75990_0;
    %load/vec4 v0x55f8e1d75a30_0;
    %and;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55f8e1d75990_0;
    %load/vec4 v0x55f8e1d75a30_0;
    %or;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55f8e1d75990_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55f8e1d75a30_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55f8e1d9bb80_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55f8e1d9bb80_0;
    %or/r;
    %inv;
    %store/vec4 v0x55f8e1d9bc60_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f8e1da0130;
T_5 ;
    %wait E_0x55f8e1d679c0;
    %load/vec4 v0x55f8e1da0650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f8e1da05b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f8e1da0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f8e1da04b0_0;
    %assign/vec4 v0x55f8e1da05b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f8e1d30c10;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ab0_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ab0_0, 0, 1;
    %delay 1500, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f8e1d30c10;
T_7 ;
    %vpi_call 2 36 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55f8e1d9c140, 1> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55f8e1d9c140, 2> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55f8e1d9c140, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1b50_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1b50_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55f8e1d30c10;
T_8 ;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8e1da1bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f8e1da1a10_0, 0, 3;
    %delay 3000, 0;
    %vpi_call 2 211 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
