Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c341c1737144da49197d1cfa7e0254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav work.tb_decoder_riscv_obf work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module work.tb_decoder_riscv_obf
Compiling module work.glbl
Built simulation snapshot tb_decoder_riscv_obf_behav
