// Code your design here
module lfsr8 (
    input clk,
    input rst,
    output reg [7:0] lfsr
);
    wire feedback = lfsr[7] ^ lfsr[5] ^ lfsr[4] ^ lfsr[3];

    always @(posedge clk or posedge rst) begin
        if (rst) lfsr <= 8'h1;
        else lfsr <= {lfsr[6:0], feedback};
    end
endmodule
