
Template ELOBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000516c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08005228  08005228  00006228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005340  08005340  00007100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005340  08005340  00007100  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005340  08005340  00007100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005340  08005340  00006340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005344  08005344  00006344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08005348  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019fc  20000100  08005448  00007100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001afc  08005448  00007afc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007100  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e002  00000000  00000000  00007128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ff8  00000000  00000000  0001512a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  00018128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097b  00000000  00000000  00018e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d6ed  00000000  00000000  0001977b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b8b  00000000  00000000  00036e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afbc1  00000000  00000000  000489f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f85b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b94  00000000  00000000  000f85f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000fb18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000100 	.word	0x20000100
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005210 	.word	0x08005210

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000104 	.word	0x20000104
 8000100:	08005210 	.word	0x08005210

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800021c:	b590      	push	{r4, r7, lr}
 800021e:	b089      	sub	sp, #36	@ 0x24
 8000220:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000222:	240c      	movs	r4, #12
 8000224:	193b      	adds	r3, r7, r4
 8000226:	0018      	movs	r0, r3
 8000228:	2314      	movs	r3, #20
 800022a:	001a      	movs	r2, r3
 800022c:	2100      	movs	r1, #0
 800022e:	f004 ffc3 	bl	80051b8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000232:	4b1a      	ldr	r3, [pc, #104]	@ (800029c <MX_GPIO_Init+0x80>)
 8000234:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000236:	4b19      	ldr	r3, [pc, #100]	@ (800029c <MX_GPIO_Init+0x80>)
 8000238:	2101      	movs	r1, #1
 800023a:	430a      	orrs	r2, r1
 800023c:	635a      	str	r2, [r3, #52]	@ 0x34
 800023e:	4b17      	ldr	r3, [pc, #92]	@ (800029c <MX_GPIO_Init+0x80>)
 8000240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000242:	2201      	movs	r2, #1
 8000244:	4013      	ands	r3, r2
 8000246:	60bb      	str	r3, [r7, #8]
 8000248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800024a:	4b14      	ldr	r3, [pc, #80]	@ (800029c <MX_GPIO_Init+0x80>)
 800024c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800024e:	4b13      	ldr	r3, [pc, #76]	@ (800029c <MX_GPIO_Init+0x80>)
 8000250:	2108      	movs	r1, #8
 8000252:	430a      	orrs	r2, r1
 8000254:	635a      	str	r2, [r3, #52]	@ 0x34
 8000256:	4b11      	ldr	r3, [pc, #68]	@ (800029c <MX_GPIO_Init+0x80>)
 8000258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800025a:	2208      	movs	r2, #8
 800025c:	4013      	ands	r3, r2
 800025e:	607b      	str	r3, [r7, #4]
 8000260:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000262:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <MX_GPIO_Init+0x84>)
 8000264:	2200      	movs	r2, #0
 8000266:	2101      	movs	r1, #1
 8000268:	0018      	movs	r0, r3
 800026a:	f000 fff5 	bl	8001258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800026e:	0021      	movs	r1, r4
 8000270:	187b      	adds	r3, r7, r1
 8000272:	2201      	movs	r2, #1
 8000274:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000276:	187b      	adds	r3, r7, r1
 8000278:	2201      	movs	r2, #1
 800027a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800027c:	187b      	adds	r3, r7, r1
 800027e:	2200      	movs	r2, #0
 8000280:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000282:	187b      	adds	r3, r7, r1
 8000284:	2200      	movs	r2, #0
 8000286:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000288:	187b      	adds	r3, r7, r1
 800028a:	4a05      	ldr	r2, [pc, #20]	@ (80002a0 <MX_GPIO_Init+0x84>)
 800028c:	0019      	movs	r1, r3
 800028e:	0010      	movs	r0, r2
 8000290:	f000 fe76 	bl	8000f80 <HAL_GPIO_Init>

}
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	46bd      	mov	sp, r7
 8000298:	b009      	add	sp, #36	@ 0x24
 800029a:	bd90      	pop	{r4, r7, pc}
 800029c:	40021000 	.word	0x40021000
 80002a0:	50000c00 	.word	0x50000c00

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a8:	f000 fcf6 	bl	8000c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ac:	f000 f812 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b0:	f7ff ffb4 	bl	800021c <MX_GPIO_Init>
  MX_USB_Device_Init();
 80002b4:	f000 f8e2 	bl	800047c <MX_USB_Device_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80002b8:	4b05      	ldr	r3, [pc, #20]	@ (80002d0 <main+0x2c>)
 80002ba:	2101      	movs	r1, #1
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 ffe8 	bl	8001292 <HAL_GPIO_TogglePin>
    //printf("Hello from STM32!\r\n");
    HAL_Delay(500);
 80002c2:	23fa      	movs	r3, #250	@ 0xfa
 80002c4:	005b      	lsls	r3, r3, #1
 80002c6:	0018      	movs	r0, r3
 80002c8:	f000 fd6c 	bl	8000da4 <HAL_Delay>
    HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80002cc:	46c0      	nop			@ (mov r8, r8)
 80002ce:	e7f3      	b.n	80002b8 <main+0x14>
 80002d0:	50000c00 	.word	0x50000c00

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b095      	sub	sp, #84	@ 0x54
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	2414      	movs	r4, #20
 80002dc:	193b      	adds	r3, r7, r4
 80002de:	0018      	movs	r0, r3
 80002e0:	233c      	movs	r3, #60	@ 0x3c
 80002e2:	001a      	movs	r2, r3
 80002e4:	2100      	movs	r1, #0
 80002e6:	f004 ff67 	bl	80051b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	0018      	movs	r0, r3
 80002ee:	2310      	movs	r3, #16
 80002f0:	001a      	movs	r2, r3
 80002f2:	2100      	movs	r1, #0
 80002f4:	f004 ff60 	bl	80051b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002f8:	2380      	movs	r3, #128	@ 0x80
 80002fa:	009b      	lsls	r3, r3, #2
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 fb33 	bl	8001968 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000302:	193b      	adds	r3, r7, r4
 8000304:	2222      	movs	r2, #34	@ 0x22
 8000306:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000308:	193b      	adds	r3, r7, r4
 800030a:	2280      	movs	r2, #128	@ 0x80
 800030c:	0052      	lsls	r2, r2, #1
 800030e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000310:	193b      	adds	r3, r7, r4
 8000312:	2280      	movs	r2, #128	@ 0x80
 8000314:	03d2      	lsls	r2, r2, #15
 8000316:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000318:	0021      	movs	r1, r4
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2200      	movs	r2, #0
 800031e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2240      	movs	r2, #64	@ 0x40
 8000324:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000326:	187b      	adds	r3, r7, r1
 8000328:	2202      	movs	r2, #2
 800032a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800032c:	187b      	adds	r3, r7, r1
 800032e:	2202      	movs	r2, #2
 8000330:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000332:	187b      	adds	r3, r7, r1
 8000334:	2200      	movs	r2, #0
 8000336:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000338:	187b      	adds	r3, r7, r1
 800033a:	2208      	movs	r2, #8
 800033c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2280      	movs	r2, #128	@ 0x80
 8000342:	0292      	lsls	r2, r2, #10
 8000344:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000346:	187b      	adds	r3, r7, r1
 8000348:	2280      	movs	r2, #128	@ 0x80
 800034a:	0492      	lsls	r2, r2, #18
 800034c:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2280      	movs	r2, #128	@ 0x80
 8000352:	0592      	lsls	r2, r2, #22
 8000354:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000356:	187b      	adds	r3, r7, r1
 8000358:	0018      	movs	r0, r3
 800035a:	f001 fb45 	bl	80019e8 <HAL_RCC_OscConfig>
 800035e:	1e03      	subs	r3, r0, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000362:	f000 f819 	bl	8000398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	2207      	movs	r2, #7
 800036a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	2202      	movs	r2, #2
 8000370:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2102      	movs	r1, #2
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fe90 	bl	80020a8 <HAL_RCC_ClockConfig>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800038c:	f000 f804 	bl	8000398 <Error_Handler>
  }
}
 8000390:	46c0      	nop			@ (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b015      	add	sp, #84	@ 0x54
 8000396:	bd90      	pop	{r4, r7, pc}

08000398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800039c:	b672      	cpsid	i
}
 800039e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a0:	46c0      	nop			@ (mov r8, r8)
 80003a2:	e7fd      	b.n	80003a0 <Error_Handler+0x8>

080003a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003aa:	4b11      	ldr	r3, [pc, #68]	@ (80003f0 <HAL_MspInit+0x4c>)
 80003ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80003ae:	4b10      	ldr	r3, [pc, #64]	@ (80003f0 <HAL_MspInit+0x4c>)
 80003b0:	2101      	movs	r1, #1
 80003b2:	430a      	orrs	r2, r1
 80003b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80003b6:	4b0e      	ldr	r3, [pc, #56]	@ (80003f0 <HAL_MspInit+0x4c>)
 80003b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003ba:	2201      	movs	r2, #1
 80003bc:	4013      	ands	r3, r2
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003c2:	4b0b      	ldr	r3, [pc, #44]	@ (80003f0 <HAL_MspInit+0x4c>)
 80003c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80003c6:	4b0a      	ldr	r3, [pc, #40]	@ (80003f0 <HAL_MspInit+0x4c>)
 80003c8:	2180      	movs	r1, #128	@ 0x80
 80003ca:	0549      	lsls	r1, r1, #21
 80003cc:	430a      	orrs	r2, r1
 80003ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80003d0:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <HAL_MspInit+0x4c>)
 80003d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80003d4:	2380      	movs	r3, #128	@ 0x80
 80003d6:	055b      	lsls	r3, r3, #21
 80003d8:	4013      	ands	r3, r2
 80003da:	603b      	str	r3, [r7, #0]
 80003dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80003de:	23c0      	movs	r3, #192	@ 0xc0
 80003e0:	00db      	lsls	r3, r3, #3
 80003e2:	0018      	movs	r0, r3
 80003e4:	f000 fd02 	bl	8000dec <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e8:	46c0      	nop			@ (mov r8, r8)
 80003ea:	46bd      	mov	sp, r7
 80003ec:	b002      	add	sp, #8
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	40021000 	.word	0x40021000

080003f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003f8:	46c0      	nop			@ (mov r8, r8)
 80003fa:	e7fd      	b.n	80003f8 <NMI_Handler+0x4>

080003fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000400:	46c0      	nop			@ (mov r8, r8)
 8000402:	e7fd      	b.n	8000400 <HardFault_Handler+0x4>

08000404 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000408:	46c0      	nop			@ (mov r8, r8)
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}

0800040e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}

08000418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041c:	f000 fca6 	bl	8000d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000420:	46c0      	nop			@ (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000428:	480d      	ldr	r0, [pc, #52]	@ (8000460 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800042a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800042c:	f000 fc28 	bl	8000c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000430:	480c      	ldr	r0, [pc, #48]	@ (8000464 <LoopForever+0x6>)
  ldr r1, =_edata
 8000432:	490d      	ldr	r1, [pc, #52]	@ (8000468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000434:	4a0d      	ldr	r2, [pc, #52]	@ (800046c <LoopForever+0xe>)
  movs r3, #0
 8000436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000438:	e002      	b.n	8000440 <LoopCopyDataInit>

0800043a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800043c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800043e:	3304      	adds	r3, #4

08000440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000444:	d3f9      	bcc.n	800043a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000446:	4a0a      	ldr	r2, [pc, #40]	@ (8000470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000448:	4c0a      	ldr	r4, [pc, #40]	@ (8000474 <LoopForever+0x16>)
  movs r3, #0
 800044a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800044c:	e001      	b.n	8000452 <LoopFillZerobss>

0800044e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800044e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000450:	3204      	adds	r2, #4

08000452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000454:	d3fb      	bcc.n	800044e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000456:	f004 feb7 	bl	80051c8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800045a:	f7ff ff23 	bl	80002a4 <main>

0800045e <LoopForever>:

LoopForever:
  b LoopForever
 800045e:	e7fe      	b.n	800045e <LoopForever>
  ldr   r0, =_estack
 8000460:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000468:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 800046c:	08005348 	.word	0x08005348
  ldr r2, =_sbss
 8000470:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8000474:	20001afc 	.word	0x20001afc

08000478 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000478:	e7fe      	b.n	8000478 <ADC1_COMP_IRQHandler>
	...

0800047c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8000480:	4914      	ldr	r1, [pc, #80]	@ (80004d4 <MX_USB_Device_Init+0x58>)
 8000482:	4b15      	ldr	r3, [pc, #84]	@ (80004d8 <MX_USB_Device_Init+0x5c>)
 8000484:	2200      	movs	r2, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f004 fcec 	bl	8004e64 <USBD_Init>
 800048c:	1e03      	subs	r3, r0, #0
 800048e:	d001      	beq.n	8000494 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8000490:	f7ff ff82 	bl	8000398 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8000494:	4a11      	ldr	r2, [pc, #68]	@ (80004dc <MX_USB_Device_Init+0x60>)
 8000496:	4b10      	ldr	r3, [pc, #64]	@ (80004d8 <MX_USB_Device_Init+0x5c>)
 8000498:	0011      	movs	r1, r2
 800049a:	0018      	movs	r0, r3
 800049c:	f004 fd1c 	bl	8004ed8 <USBD_RegisterClass>
 80004a0:	1e03      	subs	r3, r0, #0
 80004a2:	d001      	beq.n	80004a8 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 80004a4:	f7ff ff78 	bl	8000398 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80004a8:	4a0d      	ldr	r2, [pc, #52]	@ (80004e0 <MX_USB_Device_Init+0x64>)
 80004aa:	4b0b      	ldr	r3, [pc, #44]	@ (80004d8 <MX_USB_Device_Init+0x5c>)
 80004ac:	0011      	movs	r1, r2
 80004ae:	0018      	movs	r0, r3
 80004b0:	f004 fc44 	bl	8004d3c <USBD_CDC_RegisterInterface>
 80004b4:	1e03      	subs	r3, r0, #0
 80004b6:	d001      	beq.n	80004bc <MX_USB_Device_Init+0x40>
    Error_Handler();
 80004b8:	f7ff ff6e 	bl	8000398 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80004bc:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <MX_USB_Device_Init+0x5c>)
 80004be:	0018      	movs	r0, r3
 80004c0:	f004 fd48 	bl	8004f54 <USBD_Start>
 80004c4:	1e03      	subs	r3, r0, #0
 80004c6:	d001      	beq.n	80004cc <MX_USB_Device_Init+0x50>
    Error_Handler();
 80004c8:	f7ff ff66 	bl	8000398 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80004cc:	46c0      	nop			@ (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	20000014 	.word	0x20000014
 80004d8:	2000011c 	.word	0x2000011c
 80004dc:	20000080 	.word	0x20000080
 80004e0:	20000000 	.word	0x20000000

080004e4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80004e8:	4907      	ldr	r1, [pc, #28]	@ (8000508 <CDC_Init_FS+0x24>)
 80004ea:	4b08      	ldr	r3, [pc, #32]	@ (800050c <CDC_Init_FS+0x28>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	0018      	movs	r0, r3
 80004f0:	f004 fc3e 	bl	8004d70 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80004f4:	4a06      	ldr	r2, [pc, #24]	@ (8000510 <CDC_Init_FS+0x2c>)
 80004f6:	4b05      	ldr	r3, [pc, #20]	@ (800050c <CDC_Init_FS+0x28>)
 80004f8:	0011      	movs	r1, r2
 80004fa:	0018      	movs	r0, r3
 80004fc:	f004 fc5b 	bl	8004db6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8000500:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8000502:	0018      	movs	r0, r3
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20000bf8 	.word	0x20000bf8
 800050c:	2000011c 	.word	0x2000011c
 8000510:	200003f8 	.word	0x200003f8

08000514 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8000518:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800051a:	0018      	movs	r0, r3
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6039      	str	r1, [r7, #0]
 8000528:	0011      	movs	r1, r2
 800052a:	1dfb      	adds	r3, r7, #7
 800052c:	1c02      	adds	r2, r0, #0
 800052e:	701a      	strb	r2, [r3, #0]
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	1c0a      	adds	r2, r1, #0
 8000534:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8000536:	1dfb      	adds	r3, r7, #7
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	2b23      	cmp	r3, #35	@ 0x23
 800053c:	d804      	bhi.n	8000548 <CDC_Control_FS+0x28>
 800053e:	009a      	lsls	r2, r3, #2
 8000540:	4b04      	ldr	r3, [pc, #16]	@ (8000554 <CDC_Control_FS+0x34>)
 8000542:	18d3      	adds	r3, r2, r3
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8000548:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 800054a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800054c:	0018      	movs	r0, r3
 800054e:	46bd      	mov	sp, r7
 8000550:	b002      	add	sp, #8
 8000552:	bd80      	pop	{r7, pc}
 8000554:	08005270 	.word	0x08005270

08000558 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <CDC_Receive_FS+0x28>)
 8000566:	0011      	movs	r1, r2
 8000568:	0018      	movs	r0, r3
 800056a:	f004 fc24 	bl	8004db6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800056e:	4b04      	ldr	r3, [pc, #16]	@ (8000580 <CDC_Receive_FS+0x28>)
 8000570:	0018      	movs	r0, r3
 8000572:	f004 fc3d 	bl	8004df0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8000576:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8000578:	0018      	movs	r0, r3
 800057a:	46bd      	mov	sp, r7
 800057c:	b002      	add	sp, #8
 800057e:	bd80      	pop	{r7, pc}
 8000580:	2000011c 	.word	0x2000011c

08000584 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b086      	sub	sp, #24
 8000588:	af00      	add	r7, sp, #0
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	60b9      	str	r1, [r7, #8]
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 8000592:	2117      	movs	r1, #23
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	b25b      	sxtb	r3, r3
}
 80005a0:	0018      	movs	r0, r3
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b006      	add	sp, #24
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	0002      	movs	r2, r0
 80005b0:	6039      	str	r1, [r7, #0]
 80005b2:	1dfb      	adds	r3, r7, #7
 80005b4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	2212      	movs	r2, #18
 80005ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80005bc:	4b02      	ldr	r3, [pc, #8]	@ (80005c8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80005be:	0018      	movs	r0, r3
 80005c0:	46bd      	mov	sp, r7
 80005c2:	b002      	add	sp, #8
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	20000034 	.word	0x20000034

080005cc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	0002      	movs	r2, r0
 80005d4:	6039      	str	r1, [r7, #0]
 80005d6:	1dfb      	adds	r3, r7, #7
 80005d8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	2204      	movs	r2, #4
 80005de:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80005e0:	4b02      	ldr	r3, [pc, #8]	@ (80005ec <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80005e2:	0018      	movs	r0, r3
 80005e4:	46bd      	mov	sp, r7
 80005e6:	b002      	add	sp, #8
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	46c0      	nop			@ (mov r8, r8)
 80005ec:	20000048 	.word	0x20000048

080005f0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	0002      	movs	r2, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	1dfb      	adds	r3, r7, #7
 80005fc:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 80005fe:	1dfb      	adds	r3, r7, #7
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d106      	bne.n	8000614 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8000606:	683a      	ldr	r2, [r7, #0]
 8000608:	4908      	ldr	r1, [pc, #32]	@ (800062c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800060a:	4b09      	ldr	r3, [pc, #36]	@ (8000630 <USBD_CDC_ProductStrDescriptor+0x40>)
 800060c:	0018      	movs	r0, r3
 800060e:	f004 fd22 	bl	8005056 <USBD_GetString>
 8000612:	e005      	b.n	8000620 <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8000614:	683a      	ldr	r2, [r7, #0]
 8000616:	4905      	ldr	r1, [pc, #20]	@ (800062c <USBD_CDC_ProductStrDescriptor+0x3c>)
 8000618:	4b05      	ldr	r3, [pc, #20]	@ (8000630 <USBD_CDC_ProductStrDescriptor+0x40>)
 800061a:	0018      	movs	r0, r3
 800061c:	f004 fd1b 	bl	8005056 <USBD_GetString>
  }
  return USBD_StrDesc;
 8000620:	4b02      	ldr	r3, [pc, #8]	@ (800062c <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 8000622:	0018      	movs	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	b002      	add	sp, #8
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	200013f8 	.word	0x200013f8
 8000630:	08005228 	.word	0x08005228

08000634 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	0002      	movs	r2, r0
 800063c:	6039      	str	r1, [r7, #0]
 800063e:	1dfb      	adds	r3, r7, #7
 8000640:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8000642:	683a      	ldr	r2, [r7, #0]
 8000644:	4904      	ldr	r1, [pc, #16]	@ (8000658 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8000646:	4b05      	ldr	r3, [pc, #20]	@ (800065c <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 8000648:	0018      	movs	r0, r3
 800064a:	f004 fd04 	bl	8005056 <USBD_GetString>
  return USBD_StrDesc;
 800064e:	4b02      	ldr	r3, [pc, #8]	@ (8000658 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 8000650:	0018      	movs	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	b002      	add	sp, #8
 8000656:	bd80      	pop	{r7, pc}
 8000658:	200013f8 	.word	0x200013f8
 800065c:	08005240 	.word	0x08005240

08000660 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	0002      	movs	r2, r0
 8000668:	6039      	str	r1, [r7, #0]
 800066a:	1dfb      	adds	r3, r7, #7
 800066c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	221a      	movs	r2, #26
 8000672:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8000674:	f000 f84c 	bl	8000710 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8000678:	4b02      	ldr	r3, [pc, #8]	@ (8000684 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800067a:	0018      	movs	r0, r3
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	2000004c 	.word	0x2000004c

08000688 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	0002      	movs	r2, r0
 8000690:	6039      	str	r1, [r7, #0]
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d106      	bne.n	80006ac <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800069e:	683a      	ldr	r2, [r7, #0]
 80006a0:	4908      	ldr	r1, [pc, #32]	@ (80006c4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 80006a2:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f004 fcd6 	bl	8005056 <USBD_GetString>
 80006aa:	e005      	b.n	80006b8 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80006ac:	683a      	ldr	r2, [r7, #0]
 80006ae:	4905      	ldr	r1, [pc, #20]	@ (80006c4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 80006b0:	4b05      	ldr	r3, [pc, #20]	@ (80006c8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 80006b2:	0018      	movs	r0, r3
 80006b4:	f004 fccf 	bl	8005056 <USBD_GetString>
  }
  return USBD_StrDesc;
 80006b8:	4b02      	ldr	r3, [pc, #8]	@ (80006c4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 80006ba:	0018      	movs	r0, r3
 80006bc:	46bd      	mov	sp, r7
 80006be:	b002      	add	sp, #8
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	46c0      	nop			@ (mov r8, r8)
 80006c4:	200013f8 	.word	0x200013f8
 80006c8:	08005254 	.word	0x08005254

080006cc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	0002      	movs	r2, r0
 80006d4:	6039      	str	r1, [r7, #0]
 80006d6:	1dfb      	adds	r3, r7, #7
 80006d8:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d106      	bne.n	80006f0 <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80006e2:	683a      	ldr	r2, [r7, #0]
 80006e4:	4908      	ldr	r1, [pc, #32]	@ (8000708 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 80006e6:	4b09      	ldr	r3, [pc, #36]	@ (800070c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f004 fcb4 	bl	8005056 <USBD_GetString>
 80006ee:	e005      	b.n	80006fc <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80006f0:	683a      	ldr	r2, [r7, #0]
 80006f2:	4905      	ldr	r1, [pc, #20]	@ (8000708 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 80006f4:	4b05      	ldr	r3, [pc, #20]	@ (800070c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 80006f6:	0018      	movs	r0, r3
 80006f8:	f004 fcad 	bl	8005056 <USBD_GetString>
  }
  return USBD_StrDesc;
 80006fc:	4b02      	ldr	r3, [pc, #8]	@ (8000708 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 80006fe:	0018      	movs	r0, r3
 8000700:	46bd      	mov	sp, r7
 8000702:	b002      	add	sp, #8
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	200013f8 	.word	0x200013f8
 800070c:	08005260 	.word	0x08005260

08000710 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8000716:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <Get_SerialNum+0x48>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <Get_SerialNum+0x4c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8000722:	4b0f      	ldr	r3, [pc, #60]	@ (8000760 <Get_SerialNum+0x50>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8000728:	68fa      	ldr	r2, [r7, #12]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	18d3      	adds	r3, r2, r3
 800072e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d00b      	beq.n	800074e <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8000736:	490b      	ldr	r1, [pc, #44]	@ (8000764 <Get_SerialNum+0x54>)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2208      	movs	r2, #8
 800073c:	0018      	movs	r0, r3
 800073e:	f000 f815 	bl	800076c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8000742:	4909      	ldr	r1, [pc, #36]	@ (8000768 <Get_SerialNum+0x58>)
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	2204      	movs	r2, #4
 8000748:	0018      	movs	r0, r3
 800074a:	f000 f80f 	bl	800076c <IntToUnicode>
  }
}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b004      	add	sp, #16
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	1fff7590 	.word	0x1fff7590
 800075c:	1fff7594 	.word	0x1fff7594
 8000760:	1fff7598 	.word	0x1fff7598
 8000764:	2000004e 	.word	0x2000004e
 8000768:	2000005e 	.word	0x2000005e

0800076c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af00      	add	r7, sp, #0
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	1dfb      	adds	r3, r7, #7
 8000778:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800077a:	2117      	movs	r1, #23
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
 8000788:	e02f      	b.n	80007ea <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	0f1b      	lsrs	r3, r3, #28
 800078e:	2b09      	cmp	r3, #9
 8000790:	d80d      	bhi.n	80007ae <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	0f1b      	lsrs	r3, r3, #28
 8000796:	b2da      	uxtb	r2, r3
 8000798:	2317      	movs	r3, #23
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	0019      	movs	r1, r3
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	185b      	adds	r3, r3, r1
 80007a6:	3230      	adds	r2, #48	@ 0x30
 80007a8:	b2d2      	uxtb	r2, r2
 80007aa:	701a      	strb	r2, [r3, #0]
 80007ac:	e00c      	b.n	80007c8 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	0f1b      	lsrs	r3, r3, #28
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	2317      	movs	r3, #23
 80007b6:	18fb      	adds	r3, r7, r3
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	005b      	lsls	r3, r3, #1
 80007bc:	0019      	movs	r1, r3
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	185b      	adds	r3, r3, r1
 80007c2:	3237      	adds	r2, #55	@ 0x37
 80007c4:	b2d2      	uxtb	r2, r2
 80007c6:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	011b      	lsls	r3, r3, #4
 80007cc:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80007ce:	2117      	movs	r1, #23
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	3301      	adds	r3, #1
 80007d8:	68ba      	ldr	r2, [r7, #8]
 80007da:	18d3      	adds	r3, r2, r3
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	781a      	ldrb	r2, [r3, #0]
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	3201      	adds	r2, #1
 80007e8:	701a      	strb	r2, [r3, #0]
 80007ea:	2317      	movs	r3, #23
 80007ec:	18fa      	adds	r2, r7, r3
 80007ee:	1dfb      	adds	r3, r7, #7
 80007f0:	7812      	ldrb	r2, [r2, #0]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d3c8      	bcc.n	800078a <IntToUnicode+0x1e>
  }
}
 80007f8:	46c0      	nop			@ (mov r8, r8)
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b006      	add	sp, #24
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000804:	b590      	push	{r4, r7, lr}
 8000806:	b099      	sub	sp, #100	@ 0x64
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080c:	2414      	movs	r4, #20
 800080e:	193b      	adds	r3, r7, r4
 8000810:	0018      	movs	r0, r3
 8000812:	234c      	movs	r3, #76	@ 0x4c
 8000814:	001a      	movs	r2, r3
 8000816:	2100      	movs	r1, #0
 8000818:	f004 fcce 	bl	80051b8 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a21      	ldr	r2, [pc, #132]	@ (80008a8 <HAL_PCD_MspInit+0xa4>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d13b      	bne.n	800089e <HAL_PCD_MspInit+0x9a>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000826:	193b      	adds	r3, r7, r4
 8000828:	2280      	movs	r2, #128	@ 0x80
 800082a:	0452      	lsls	r2, r2, #17
 800082c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800082e:	193b      	adds	r3, r7, r4
 8000830:	2200      	movs	r2, #0
 8000832:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000834:	193b      	adds	r3, r7, r4
 8000836:	0018      	movs	r0, r3
 8000838:	f001 fdc0 	bl	80023bc <HAL_RCCEx_PeriphCLKConfig>
 800083c:	1e03      	subs	r3, r0, #0
 800083e:	d001      	beq.n	8000844 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8000840:	f7ff fdaa 	bl	8000398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000844:	4b19      	ldr	r3, [pc, #100]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 8000846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000848:	4b18      	ldr	r3, [pc, #96]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 800084a:	2180      	movs	r1, #128	@ 0x80
 800084c:	0189      	lsls	r1, r1, #6
 800084e:	430a      	orrs	r2, r1
 8000850:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000852:	4b16      	ldr	r3, [pc, #88]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 8000854:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000856:	2380      	movs	r3, #128	@ 0x80
 8000858:	019b      	lsls	r3, r3, #6
 800085a:	4013      	ands	r3, r2
 800085c:	613b      	str	r3, [r7, #16]
 800085e:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000860:	4b12      	ldr	r3, [pc, #72]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 8000862:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000864:	2380      	movs	r3, #128	@ 0x80
 8000866:	055b      	lsls	r3, r3, #21
 8000868:	4013      	ands	r3, r2
 800086a:	d116      	bne.n	800089a <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 800086e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000870:	4b0e      	ldr	r3, [pc, #56]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 8000872:	2180      	movs	r1, #128	@ 0x80
 8000874:	0549      	lsls	r1, r1, #21
 8000876:	430a      	orrs	r2, r1
 8000878:	63da      	str	r2, [r3, #60]	@ 0x3c
 800087a:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 800087c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800087e:	2380      	movs	r3, #128	@ 0x80
 8000880:	055b      	lsls	r3, r3, #21
 8000882:	4013      	ands	r3, r2
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8000888:	f001 f860 	bl	800194c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800088c:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 800088e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000890:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <HAL_PCD_MspInit+0xa8>)
 8000892:	4907      	ldr	r1, [pc, #28]	@ (80008b0 <HAL_PCD_MspInit+0xac>)
 8000894:	400a      	ands	r2, r1
 8000896:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8000898:	e001      	b.n	800089e <HAL_PCD_MspInit+0x9a>
      HAL_PWREx_EnableVddUSB();
 800089a:	f001 f857 	bl	800194c <HAL_PWREx_EnableVddUSB>
}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b019      	add	sp, #100	@ 0x64
 80008a4:	bd90      	pop	{r4, r7, pc}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	40005c00 	.word	0x40005c00
 80008ac:	40021000 	.word	0x40021000
 80008b0:	efffffff 	.word	0xefffffff

080008b4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 80008bc:	4a34      	ldr	r2, [pc, #208]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008be:	23b7      	movs	r3, #183	@ 0xb7
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	6879      	ldr	r1, [r7, #4]
 80008c4:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	23b2      	movs	r3, #178	@ 0xb2
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	4930      	ldr	r1, [pc, #192]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008ce:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 80008d0:	4b2f      	ldr	r3, [pc, #188]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008d2:	4a30      	ldr	r2, [pc, #192]	@ (8000994 <USBD_LL_Init+0xe0>)
 80008d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 80008d6:	4b2e      	ldr	r3, [pc, #184]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008d8:	2208      	movs	r2, #8
 80008da:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 80008dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008de:	2208      	movs	r2, #8
 80008e0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 80008e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008e4:	2202      	movs	r2, #2
 80008e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008e8:	4b29      	ldr	r3, [pc, #164]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008ea:	2202      	movs	r2, #2
 80008ec:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 80008ee:	4b28      	ldr	r3, [pc, #160]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 80008f4:	4b26      	ldr	r3, [pc, #152]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 80008fa:	4b25      	ldr	r3, [pc, #148]	@ (8000990 <USBD_LL_Init+0xdc>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8000900:	4b23      	ldr	r3, [pc, #140]	@ (8000990 <USBD_LL_Init+0xdc>)
 8000902:	2200      	movs	r2, #0
 8000904:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8000906:	4b22      	ldr	r3, [pc, #136]	@ (8000990 <USBD_LL_Init+0xdc>)
 8000908:	2200      	movs	r2, #0
 800090a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800090c:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <USBD_LL_Init+0xdc>)
 800090e:	2200      	movs	r2, #0
 8000910:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8000912:	4b1f      	ldr	r3, [pc, #124]	@ (8000990 <USBD_LL_Init+0xdc>)
 8000914:	2200      	movs	r2, #0
 8000916:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8000918:	4b1d      	ldr	r3, [pc, #116]	@ (8000990 <USBD_LL_Init+0xdc>)
 800091a:	0018      	movs	r0, r3
 800091c:	f000 fcd4 	bl	80012c8 <HAL_PCD_Init>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8000924:	f7ff fd38 	bl	8000398 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	23b2      	movs	r3, #178	@ 0xb2
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	58d0      	ldr	r0, [r2, r3]
 8000930:	2318      	movs	r3, #24
 8000932:	2200      	movs	r2, #0
 8000934:	2100      	movs	r1, #0
 8000936:	f000 ff96 	bl	8001866 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	23b2      	movs	r3, #178	@ 0xb2
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	58d0      	ldr	r0, [r2, r3]
 8000942:	2358      	movs	r3, #88	@ 0x58
 8000944:	2200      	movs	r2, #0
 8000946:	2180      	movs	r1, #128	@ 0x80
 8000948:	f000 ff8d 	bl	8001866 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	23b2      	movs	r3, #178	@ 0xb2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	58d0      	ldr	r0, [r2, r3]
 8000954:	23c0      	movs	r3, #192	@ 0xc0
 8000956:	2200      	movs	r2, #0
 8000958:	2181      	movs	r1, #129	@ 0x81
 800095a:	f000 ff84 	bl	8001866 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800095e:	687a      	ldr	r2, [r7, #4]
 8000960:	23b2      	movs	r3, #178	@ 0xb2
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	58d0      	ldr	r0, [r2, r3]
 8000966:	2388      	movs	r3, #136	@ 0x88
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	2200      	movs	r2, #0
 800096c:	2101      	movs	r1, #1
 800096e:	f000 ff7a 	bl	8001866 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	23b2      	movs	r3, #178	@ 0xb2
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	58d0      	ldr	r0, [r2, r3]
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	2200      	movs	r2, #0
 8000980:	2182      	movs	r1, #130	@ 0x82
 8000982:	f000 ff70 	bl	8001866 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 8000986:	2300      	movs	r3, #0
}
 8000988:	0018      	movs	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	b002      	add	sp, #8
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200015f8 	.word	0x200015f8
 8000994:	40005c00 	.word	0x40005c00

08000998 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8000998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80009a0:	210f      	movs	r1, #15
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80009a8:	260e      	movs	r6, #14
 80009aa:	19bb      	adds	r3, r7, r6
 80009ac:	2200      	movs	r2, #0
 80009ae:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	23b2      	movs	r3, #178	@ 0xb2
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	58d3      	ldr	r3, [r2, r3]
 80009b8:	000d      	movs	r5, r1
 80009ba:	187c      	adds	r4, r7, r1
 80009bc:	0018      	movs	r0, r3
 80009be:	f000 fd7d 	bl	80014bc <HAL_PCD_Start>
 80009c2:	0003      	movs	r3, r0
 80009c4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80009c6:	19bc      	adds	r4, r7, r6
 80009c8:	197b      	adds	r3, r7, r5
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	0018      	movs	r0, r3
 80009ce:	f000 f91f 	bl	8000c10 <USBD_Get_USB_Status>
 80009d2:	0003      	movs	r3, r0
 80009d4:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80009d6:	19bb      	adds	r3, r7, r6
 80009d8:	781b      	ldrb	r3, [r3, #0]
}
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b005      	add	sp, #20
 80009e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80009e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009e4:	b085      	sub	sp, #20
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	000c      	movs	r4, r1
 80009ec:	0010      	movs	r0, r2
 80009ee:	0019      	movs	r1, r3
 80009f0:	1cfb      	adds	r3, r7, #3
 80009f2:	1c22      	adds	r2, r4, #0
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	1cbb      	adds	r3, r7, #2
 80009f8:	1c02      	adds	r2, r0, #0
 80009fa:	701a      	strb	r2, [r3, #0]
 80009fc:	003b      	movs	r3, r7
 80009fe:	1c0a      	adds	r2, r1, #0
 8000a00:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8000a02:	260f      	movs	r6, #15
 8000a04:	19bb      	adds	r3, r7, r6
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8000a0a:	250e      	movs	r5, #14
 8000a0c:	197b      	adds	r3, r7, r5
 8000a0e:	2200      	movs	r2, #0
 8000a10:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	23b2      	movs	r3, #178	@ 0xb2
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	58d0      	ldr	r0, [r2, r3]
 8000a1a:	19bc      	adds	r4, r7, r6
 8000a1c:	1cbb      	adds	r3, r7, #2
 8000a1e:	781d      	ldrb	r5, [r3, #0]
 8000a20:	003b      	movs	r3, r7
 8000a22:	881a      	ldrh	r2, [r3, #0]
 8000a24:	1cfb      	adds	r3, r7, #3
 8000a26:	7819      	ldrb	r1, [r3, #0]
 8000a28:	002b      	movs	r3, r5
 8000a2a:	f000 fd6c 	bl	8001506 <HAL_PCD_EP_Open>
 8000a2e:	0003      	movs	r3, r0
 8000a30:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000a32:	250e      	movs	r5, #14
 8000a34:	197c      	adds	r4, r7, r5
 8000a36:	19bb      	adds	r3, r7, r6
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f000 f8e8 	bl	8000c10 <USBD_Get_USB_Status>
 8000a40:	0003      	movs	r3, r0
 8000a42:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8000a44:	197b      	adds	r3, r7, r5
 8000a46:	781b      	ldrb	r3, [r3, #0]
}
 8000a48:	0018      	movs	r0, r3
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	b005      	add	sp, #20
 8000a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a50 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	000a      	movs	r2, r1
 8000a5a:	1cfb      	adds	r3, r7, #3
 8000a5c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8000a5e:	210f      	movs	r1, #15
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8000a66:	260e      	movs	r6, #14
 8000a68:	19bb      	adds	r3, r7, r6
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	23b2      	movs	r3, #178	@ 0xb2
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	58d2      	ldr	r2, [r2, r3]
 8000a76:	000d      	movs	r5, r1
 8000a78:	187c      	adds	r4, r7, r1
 8000a7a:	1cfb      	adds	r3, r7, #3
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	0019      	movs	r1, r3
 8000a80:	0010      	movs	r0, r2
 8000a82:	f000 fdb1 	bl	80015e8 <HAL_PCD_EP_Close>
 8000a86:	0003      	movs	r3, r0
 8000a88:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000a8a:	19bc      	adds	r4, r7, r6
 8000a8c:	197b      	adds	r3, r7, r5
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	0018      	movs	r0, r3
 8000a92:	f000 f8bd 	bl	8000c10 <USBD_Get_USB_Status>
 8000a96:	0003      	movs	r3, r0
 8000a98:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8000a9a:	19bb      	adds	r3, r7, r6
 8000a9c:	781b      	ldrb	r3, [r3, #0]
}
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b005      	add	sp, #20
 8000aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000aa6 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aa8:	b085      	sub	sp, #20
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
 8000aae:	000a      	movs	r2, r1
 8000ab0:	1cfb      	adds	r3, r7, #3
 8000ab2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8000ab4:	210f      	movs	r1, #15
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8000abc:	260e      	movs	r6, #14
 8000abe:	19bb      	adds	r3, r7, r6
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	23b2      	movs	r3, #178	@ 0xb2
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	58d2      	ldr	r2, [r2, r3]
 8000acc:	000d      	movs	r5, r1
 8000ace:	187c      	adds	r4, r7, r1
 8000ad0:	1cfb      	adds	r3, r7, #3
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	0019      	movs	r1, r3
 8000ad6:	0010      	movs	r0, r2
 8000ad8:	f000 fe67 	bl	80017aa <HAL_PCD_EP_SetStall>
 8000adc:	0003      	movs	r3, r0
 8000ade:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000ae0:	19bc      	adds	r4, r7, r6
 8000ae2:	197b      	adds	r3, r7, r5
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f000 f892 	bl	8000c10 <USBD_Get_USB_Status>
 8000aec:	0003      	movs	r3, r0
 8000aee:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8000af0:	19bb      	adds	r3, r7, r6
 8000af2:	781b      	ldrb	r3, [r3, #0]
}
 8000af4:	0018      	movs	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b005      	add	sp, #20
 8000afa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000afc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8000afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afe:	b087      	sub	sp, #28
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	607a      	str	r2, [r7, #4]
 8000b06:	603b      	str	r3, [r7, #0]
 8000b08:	230b      	movs	r3, #11
 8000b0a:	18fb      	adds	r3, r7, r3
 8000b0c:	1c0a      	adds	r2, r1, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8000b10:	2617      	movs	r6, #23
 8000b12:	19bb      	adds	r3, r7, r6
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8000b18:	2516      	movs	r5, #22
 8000b1a:	197b      	adds	r3, r7, r5
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8000b20:	68fa      	ldr	r2, [r7, #12]
 8000b22:	23b2      	movs	r3, #178	@ 0xb2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	58d0      	ldr	r0, [r2, r3]
 8000b28:	19bc      	adds	r4, r7, r6
 8000b2a:	683d      	ldr	r5, [r7, #0]
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	230b      	movs	r3, #11
 8000b30:	18fb      	adds	r3, r7, r3
 8000b32:	7819      	ldrb	r1, [r3, #0]
 8000b34:	002b      	movs	r3, r5
 8000b36:	f000 fdfb 	bl	8001730 <HAL_PCD_EP_Transmit>
 8000b3a:	0003      	movs	r3, r0
 8000b3c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000b3e:	2516      	movs	r5, #22
 8000b40:	197c      	adds	r4, r7, r5
 8000b42:	19bb      	adds	r3, r7, r6
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	0018      	movs	r0, r3
 8000b48:	f000 f862 	bl	8000c10 <USBD_Get_USB_Status>
 8000b4c:	0003      	movs	r3, r0
 8000b4e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8000b50:	197b      	adds	r3, r7, r5
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	0018      	movs	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	b007      	add	sp, #28
 8000b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000b5c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8000b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b5e:	b087      	sub	sp, #28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	607a      	str	r2, [r7, #4]
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	230b      	movs	r3, #11
 8000b6a:	18fb      	adds	r3, r7, r3
 8000b6c:	1c0a      	adds	r2, r1, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8000b70:	2617      	movs	r6, #23
 8000b72:	19bb      	adds	r3, r7, r6
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8000b78:	2516      	movs	r5, #22
 8000b7a:	197b      	adds	r3, r7, r5
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8000b80:	68fa      	ldr	r2, [r7, #12]
 8000b82:	23b2      	movs	r3, #178	@ 0xb2
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	58d0      	ldr	r0, [r2, r3]
 8000b88:	19bc      	adds	r4, r7, r6
 8000b8a:	683d      	ldr	r5, [r7, #0]
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	230b      	movs	r3, #11
 8000b90:	18fb      	adds	r3, r7, r3
 8000b92:	7819      	ldrb	r1, [r3, #0]
 8000b94:	002b      	movs	r3, r5
 8000b96:	f000 fd7a 	bl	800168e <HAL_PCD_EP_Receive>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000b9e:	2516      	movs	r5, #22
 8000ba0:	197c      	adds	r4, r7, r5
 8000ba2:	19bb      	adds	r3, r7, r6
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f000 f832 	bl	8000c10 <USBD_Get_USB_Status>
 8000bac:	0003      	movs	r3, r0
 8000bae:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8000bb0:	197b      	adds	r3, r7, r5
 8000bb2:	781b      	ldrb	r3, [r3, #0]
}
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b007      	add	sp, #28
 8000bba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000bbc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	000a      	movs	r2, r1
 8000bc6:	1cfb      	adds	r3, r7, #3
 8000bc8:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	23b2      	movs	r3, #178	@ 0xb2
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	58d2      	ldr	r2, [r2, r3]
 8000bd2:	1cfb      	adds	r3, r7, #3
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	0019      	movs	r1, r3
 8000bd8:	0010      	movs	r0, r2
 8000bda:	f000 fd90 	bl	80016fe <HAL_PCD_EP_GetRxCount>
 8000bde:	0003      	movs	r3, r0
}
 8000be0:	0018      	movs	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	b002      	add	sp, #8
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8000bf0:	4b02      	ldr	r3, [pc, #8]	@ (8000bfc <USBD_static_malloc+0x14>)
}
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			@ (mov r8, r8)
 8000bfc:	200018d8 	.word	0x200018d8

08000c00 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]

}
 8000c08:	46c0      	nop			@ (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	b002      	add	sp, #8
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	0002      	movs	r2, r0
 8000c18:	1dfb      	adds	r3, r7, #7
 8000c1a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	2200      	movs	r2, #0
 8000c22:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 8000c24:	1dfb      	adds	r3, r7, #7
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b03      	cmp	r3, #3
 8000c2a:	d017      	beq.n	8000c5c <USBD_Get_USB_Status+0x4c>
 8000c2c:	dc1b      	bgt.n	8000c66 <USBD_Get_USB_Status+0x56>
 8000c2e:	2b02      	cmp	r3, #2
 8000c30:	d00f      	beq.n	8000c52 <USBD_Get_USB_Status+0x42>
 8000c32:	dc18      	bgt.n	8000c66 <USBD_Get_USB_Status+0x56>
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d002      	beq.n	8000c3e <USBD_Get_USB_Status+0x2e>
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d005      	beq.n	8000c48 <USBD_Get_USB_Status+0x38>
 8000c3c:	e013      	b.n	8000c66 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8000c3e:	230f      	movs	r3, #15
 8000c40:	18fb      	adds	r3, r7, r3
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
    break;
 8000c46:	e013      	b.n	8000c70 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8000c48:	230f      	movs	r3, #15
 8000c4a:	18fb      	adds	r3, r7, r3
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	701a      	strb	r2, [r3, #0]
    break;
 8000c50:	e00e      	b.n	8000c70 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8000c52:	230f      	movs	r3, #15
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
    break;
 8000c5a:	e009      	b.n	8000c70 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8000c5c:	230f      	movs	r3, #15
 8000c5e:	18fb      	adds	r3, r7, r3
 8000c60:	2203      	movs	r2, #3
 8000c62:	701a      	strb	r2, [r3, #0]
    break;
 8000c64:	e004      	b.n	8000c70 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8000c66:	230f      	movs	r3, #15
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	701a      	strb	r2, [r3, #0]
    break;
 8000c6e:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 8000c70:	230f      	movs	r3, #15
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	781b      	ldrb	r3, [r3, #0]
}
 8000c76:	0018      	movs	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b004      	add	sp, #16
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 8000c84:	4b03      	ldr	r3, [pc, #12]	@ (8000c94 <SystemInit+0x14>)
 8000c86:	2280      	movs	r2, #128	@ 0x80
 8000c88:	0512      	lsls	r2, r2, #20
 8000c8a:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c8c:	46c0      	nop			@ (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c9e:	1dfb      	adds	r3, r7, #7
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <HAL_Init+0x3c>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <HAL_Init+0x3c>)
 8000caa:	2180      	movs	r1, #128	@ 0x80
 8000cac:	0049      	lsls	r1, r1, #1
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cb2:	2003      	movs	r0, #3
 8000cb4:	f000 f810 	bl	8000cd8 <HAL_InitTick>
 8000cb8:	1e03      	subs	r3, r0, #0
 8000cba:	d003      	beq.n	8000cc4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000cbc:	1dfb      	adds	r3, r7, #7
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	701a      	strb	r2, [r3, #0]
 8000cc2:	e001      	b.n	8000cc8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000cc4:	f7ff fb6e 	bl	80003a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cc8:	1dfb      	adds	r3, r7, #7
 8000cca:	781b      	ldrb	r3, [r3, #0]
}
 8000ccc:	0018      	movs	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b002      	add	sp, #8
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40022000 	.word	0x40022000

08000cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d60 <HAL_InitTick+0x88>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d02b      	beq.n	8000d48 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <HAL_InitTick+0x8c>)
 8000cf2:	681c      	ldr	r4, [r3, #0]
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <HAL_InitTick+0x88>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	0019      	movs	r1, r3
 8000cfa:	23fa      	movs	r3, #250	@ 0xfa
 8000cfc:	0098      	lsls	r0, r3, #2
 8000cfe:	f7ff fa01 	bl	8000104 <__udivsi3>
 8000d02:	0003      	movs	r3, r0
 8000d04:	0019      	movs	r1, r3
 8000d06:	0020      	movs	r0, r4
 8000d08:	f7ff f9fc 	bl	8000104 <__udivsi3>
 8000d0c:	0003      	movs	r3, r0
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f000 f929 	bl	8000f66 <HAL_SYSTICK_Config>
 8000d14:	1e03      	subs	r3, r0, #0
 8000d16:	d112      	bne.n	8000d3e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2b03      	cmp	r3, #3
 8000d1c:	d80a      	bhi.n	8000d34 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d1e:	6879      	ldr	r1, [r7, #4]
 8000d20:	2301      	movs	r3, #1
 8000d22:	425b      	negs	r3, r3
 8000d24:	2200      	movs	r2, #0
 8000d26:	0018      	movs	r0, r3
 8000d28:	f000 f908 	bl	8000f3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <HAL_InitTick+0x90>)
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	e00d      	b.n	8000d50 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d34:	230f      	movs	r3, #15
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	2201      	movs	r2, #1
 8000d3a:	701a      	strb	r2, [r3, #0]
 8000d3c:	e008      	b.n	8000d50 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d3e:	230f      	movs	r3, #15
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	2201      	movs	r2, #1
 8000d44:	701a      	strb	r2, [r3, #0]
 8000d46:	e003      	b.n	8000d50 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d48:	230f      	movs	r3, #15
 8000d4a:	18fb      	adds	r3, r7, r3
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d50:	230f      	movs	r3, #15
 8000d52:	18fb      	adds	r3, r7, r3
 8000d54:	781b      	ldrb	r3, [r3, #0]
}
 8000d56:	0018      	movs	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b005      	add	sp, #20
 8000d5c:	bd90      	pop	{r4, r7, pc}
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	20000070 	.word	0x20000070
 8000d64:	20000068 	.word	0x20000068
 8000d68:	2000006c 	.word	0x2000006c

08000d6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d70:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <HAL_IncTick+0x1c>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	001a      	movs	r2, r3
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	18d2      	adds	r2, r2, r3
 8000d7c:	4b03      	ldr	r3, [pc, #12]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d7e:	601a      	str	r2, [r3, #0]
}
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	46c0      	nop			@ (mov r8, r8)
 8000d88:	20000070 	.word	0x20000070
 8000d8c:	20001af8 	.word	0x20001af8

08000d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  return uwTick;
 8000d94:	4b02      	ldr	r3, [pc, #8]	@ (8000da0 <HAL_GetTick+0x10>)
 8000d96:	681b      	ldr	r3, [r3, #0]
}
 8000d98:	0018      	movs	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			@ (mov r8, r8)
 8000da0:	20001af8 	.word	0x20001af8

08000da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dac:	f7ff fff0 	bl	8000d90 <HAL_GetTick>
 8000db0:	0003      	movs	r3, r0
 8000db2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	d005      	beq.n	8000dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000de8 <HAL_Delay+0x44>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	001a      	movs	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	189b      	adds	r3, r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	f7ff ffe0 	bl	8000d90 <HAL_GetTick>
 8000dd0:	0002      	movs	r2, r0
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d8f7      	bhi.n	8000dcc <HAL_Delay+0x28>
  {
  }
}
 8000ddc:	46c0      	nop			@ (mov r8, r8)
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b004      	add	sp, #16
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			@ (mov r8, r8)
 8000de8:	20000070 	.word	0x20000070

08000dec <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a06      	ldr	r2, [pc, #24]	@ (8000e14 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	0019      	movs	r1, r3
 8000dfe:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	430a      	orrs	r2, r1
 8000e04:	601a      	str	r2, [r3, #0]
}
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b002      	add	sp, #8
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	40010000 	.word	0x40010000
 8000e14:	fffff9ff 	.word	0xfffff9ff

08000e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	0002      	movs	r2, r0
 8000e20:	6039      	str	r1, [r7, #0]
 8000e22:	1dfb      	adds	r3, r7, #7
 8000e24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e26:	1dfb      	adds	r3, r7, #7
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e2c:	d828      	bhi.n	8000e80 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e2e:	4a2f      	ldr	r2, [pc, #188]	@ (8000eec <__NVIC_SetPriority+0xd4>)
 8000e30:	1dfb      	adds	r3, r7, #7
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b25b      	sxtb	r3, r3
 8000e36:	089b      	lsrs	r3, r3, #2
 8000e38:	33c0      	adds	r3, #192	@ 0xc0
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	589b      	ldr	r3, [r3, r2]
 8000e3e:	1dfa      	adds	r2, r7, #7
 8000e40:	7812      	ldrb	r2, [r2, #0]
 8000e42:	0011      	movs	r1, r2
 8000e44:	2203      	movs	r2, #3
 8000e46:	400a      	ands	r2, r1
 8000e48:	00d2      	lsls	r2, r2, #3
 8000e4a:	21ff      	movs	r1, #255	@ 0xff
 8000e4c:	4091      	lsls	r1, r2
 8000e4e:	000a      	movs	r2, r1
 8000e50:	43d2      	mvns	r2, r2
 8000e52:	401a      	ands	r2, r3
 8000e54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	019b      	lsls	r3, r3, #6
 8000e5a:	22ff      	movs	r2, #255	@ 0xff
 8000e5c:	401a      	ands	r2, r3
 8000e5e:	1dfb      	adds	r3, r7, #7
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	0018      	movs	r0, r3
 8000e64:	2303      	movs	r3, #3
 8000e66:	4003      	ands	r3, r0
 8000e68:	00db      	lsls	r3, r3, #3
 8000e6a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e6c:	481f      	ldr	r0, [pc, #124]	@ (8000eec <__NVIC_SetPriority+0xd4>)
 8000e6e:	1dfb      	adds	r3, r7, #7
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	b25b      	sxtb	r3, r3
 8000e74:	089b      	lsrs	r3, r3, #2
 8000e76:	430a      	orrs	r2, r1
 8000e78:	33c0      	adds	r3, #192	@ 0xc0
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e7e:	e031      	b.n	8000ee4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e80:	4a1b      	ldr	r2, [pc, #108]	@ (8000ef0 <__NVIC_SetPriority+0xd8>)
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	0019      	movs	r1, r3
 8000e88:	230f      	movs	r3, #15
 8000e8a:	400b      	ands	r3, r1
 8000e8c:	3b08      	subs	r3, #8
 8000e8e:	089b      	lsrs	r3, r3, #2
 8000e90:	3306      	adds	r3, #6
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	18d3      	adds	r3, r2, r3
 8000e96:	3304      	adds	r3, #4
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	1dfa      	adds	r2, r7, #7
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	0011      	movs	r1, r2
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	400a      	ands	r2, r1
 8000ea4:	00d2      	lsls	r2, r2, #3
 8000ea6:	21ff      	movs	r1, #255	@ 0xff
 8000ea8:	4091      	lsls	r1, r2
 8000eaa:	000a      	movs	r2, r1
 8000eac:	43d2      	mvns	r2, r2
 8000eae:	401a      	ands	r2, r3
 8000eb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	019b      	lsls	r3, r3, #6
 8000eb6:	22ff      	movs	r2, #255	@ 0xff
 8000eb8:	401a      	ands	r2, r3
 8000eba:	1dfb      	adds	r3, r7, #7
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	4003      	ands	r3, r0
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ec8:	4809      	ldr	r0, [pc, #36]	@ (8000ef0 <__NVIC_SetPriority+0xd8>)
 8000eca:	1dfb      	adds	r3, r7, #7
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	001c      	movs	r4, r3
 8000ed0:	230f      	movs	r3, #15
 8000ed2:	4023      	ands	r3, r4
 8000ed4:	3b08      	subs	r3, #8
 8000ed6:	089b      	lsrs	r3, r3, #2
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	3306      	adds	r3, #6
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	18c3      	adds	r3, r0, r3
 8000ee0:	3304      	adds	r3, #4
 8000ee2:	601a      	str	r2, [r3, #0]
}
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b003      	add	sp, #12
 8000eea:	bd90      	pop	{r4, r7, pc}
 8000eec:	e000e100 	.word	0xe000e100
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	1e5a      	subs	r2, r3, #1
 8000f00:	2380      	movs	r3, #128	@ 0x80
 8000f02:	045b      	lsls	r3, r3, #17
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d301      	bcc.n	8000f0c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e010      	b.n	8000f2e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f38 <SysTick_Config+0x44>)
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	3a01      	subs	r2, #1
 8000f12:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f14:	2301      	movs	r3, #1
 8000f16:	425b      	negs	r3, r3
 8000f18:	2103      	movs	r1, #3
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f7ff ff7c 	bl	8000e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	4b05      	ldr	r3, [pc, #20]	@ (8000f38 <SysTick_Config+0x44>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f26:	4b04      	ldr	r3, [pc, #16]	@ (8000f38 <SysTick_Config+0x44>)
 8000f28:	2207      	movs	r2, #7
 8000f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	0018      	movs	r0, r3
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			@ (mov r8, r8)
 8000f38:	e000e010 	.word	0xe000e010

08000f3c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
 8000f46:	210f      	movs	r1, #15
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	1c02      	adds	r2, r0, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	187b      	adds	r3, r7, r1
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b25b      	sxtb	r3, r3
 8000f56:	0011      	movs	r1, r2
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f7ff ff5d 	bl	8000e18 <__NVIC_SetPriority>
}
 8000f5e:	46c0      	nop			@ (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b004      	add	sp, #16
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b082      	sub	sp, #8
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	0018      	movs	r0, r3
 8000f72:	f7ff ffbf 	bl	8000ef4 <SysTick_Config>
 8000f76:	0003      	movs	r3, r0
}
 8000f78:	0018      	movs	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f8e:	e14d      	b.n	800122c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2101      	movs	r1, #1
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	4091      	lsls	r1, r2
 8000f9a:	000a      	movs	r2, r1
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d100      	bne.n	8000fa8 <HAL_GPIO_Init+0x28>
 8000fa6:	e13e      	b.n	8001226 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2203      	movs	r2, #3
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d005      	beq.n	8000fc0 <HAL_GPIO_Init+0x40>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d130      	bne.n	8001022 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	2203      	movs	r2, #3
 8000fcc:	409a      	lsls	r2, r3
 8000fce:	0013      	movs	r3, r2
 8000fd0:	43da      	mvns	r2, r3
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	68da      	ldr	r2, [r3, #12]
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	409a      	lsls	r2, r3
 8000fe2:	0013      	movs	r3, r2
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
 8000ffc:	0013      	movs	r3, r2
 8000ffe:	43da      	mvns	r2, r3
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	091b      	lsrs	r3, r3, #4
 800100c:	2201      	movs	r2, #1
 800100e:	401a      	ands	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	409a      	lsls	r2, r3
 8001014:	0013      	movs	r3, r2
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	2203      	movs	r2, #3
 8001028:	4013      	ands	r3, r2
 800102a:	2b03      	cmp	r3, #3
 800102c:	d017      	beq.n	800105e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	409a      	lsls	r2, r3
 800103c:	0013      	movs	r3, r2
 800103e:	43da      	mvns	r2, r3
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	409a      	lsls	r2, r3
 8001050:	0013      	movs	r3, r2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2203      	movs	r2, #3
 8001064:	4013      	ands	r3, r2
 8001066:	2b02      	cmp	r3, #2
 8001068:	d123      	bne.n	80010b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	08da      	lsrs	r2, r3, #3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3208      	adds	r2, #8
 8001072:	0092      	lsls	r2, r2, #2
 8001074:	58d3      	ldr	r3, [r2, r3]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	2207      	movs	r2, #7
 800107c:	4013      	ands	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	220f      	movs	r2, #15
 8001082:	409a      	lsls	r2, r3
 8001084:	0013      	movs	r3, r2
 8001086:	43da      	mvns	r2, r3
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	691a      	ldr	r2, [r3, #16]
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2107      	movs	r1, #7
 8001096:	400b      	ands	r3, r1
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	409a      	lsls	r2, r3
 800109c:	0013      	movs	r3, r2
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	08da      	lsrs	r2, r3, #3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3208      	adds	r2, #8
 80010ac:	0092      	lsls	r2, r2, #2
 80010ae:	6939      	ldr	r1, [r7, #16]
 80010b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	409a      	lsls	r2, r3
 80010c0:	0013      	movs	r3, r2
 80010c2:	43da      	mvns	r2, r3
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2203      	movs	r2, #3
 80010d0:	401a      	ands	r2, r3
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	409a      	lsls	r2, r3
 80010d8:	0013      	movs	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685a      	ldr	r2, [r3, #4]
 80010ea:	23c0      	movs	r3, #192	@ 0xc0
 80010ec:	029b      	lsls	r3, r3, #10
 80010ee:	4013      	ands	r3, r2
 80010f0:	d100      	bne.n	80010f4 <HAL_GPIO_Init+0x174>
 80010f2:	e098      	b.n	8001226 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80010f4:	4a53      	ldr	r2, [pc, #332]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	3318      	adds	r3, #24
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	589b      	ldr	r3, [r3, r2]
 8001100:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	2203      	movs	r2, #3
 8001106:	4013      	ands	r3, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	220f      	movs	r2, #15
 800110c:	409a      	lsls	r2, r3
 800110e:	0013      	movs	r3, r2
 8001110:	43da      	mvns	r2, r3
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	23a0      	movs	r3, #160	@ 0xa0
 800111c:	05db      	lsls	r3, r3, #23
 800111e:	429a      	cmp	r2, r3
 8001120:	d019      	beq.n	8001156 <HAL_GPIO_Init+0x1d6>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a48      	ldr	r2, [pc, #288]	@ (8001248 <HAL_GPIO_Init+0x2c8>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d013      	beq.n	8001152 <HAL_GPIO_Init+0x1d2>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a47      	ldr	r2, [pc, #284]	@ (800124c <HAL_GPIO_Init+0x2cc>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d00d      	beq.n	800114e <HAL_GPIO_Init+0x1ce>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a46      	ldr	r2, [pc, #280]	@ (8001250 <HAL_GPIO_Init+0x2d0>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d007      	beq.n	800114a <HAL_GPIO_Init+0x1ca>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a45      	ldr	r2, [pc, #276]	@ (8001254 <HAL_GPIO_Init+0x2d4>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d101      	bne.n	8001146 <HAL_GPIO_Init+0x1c6>
 8001142:	2304      	movs	r3, #4
 8001144:	e008      	b.n	8001158 <HAL_GPIO_Init+0x1d8>
 8001146:	2305      	movs	r3, #5
 8001148:	e006      	b.n	8001158 <HAL_GPIO_Init+0x1d8>
 800114a:	2303      	movs	r3, #3
 800114c:	e004      	b.n	8001158 <HAL_GPIO_Init+0x1d8>
 800114e:	2302      	movs	r3, #2
 8001150:	e002      	b.n	8001158 <HAL_GPIO_Init+0x1d8>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <HAL_GPIO_Init+0x1d8>
 8001156:	2300      	movs	r3, #0
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	2103      	movs	r1, #3
 800115c:	400a      	ands	r2, r1
 800115e:	00d2      	lsls	r2, r2, #3
 8001160:	4093      	lsls	r3, r2
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	4313      	orrs	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001168:	4936      	ldr	r1, [pc, #216]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	3318      	adds	r3, #24
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001176:	4b33      	ldr	r3, [pc, #204]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	43da      	mvns	r2, r3
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	2380      	movs	r3, #128	@ 0x80
 800118c:	035b      	lsls	r3, r3, #13
 800118e:	4013      	ands	r3, r2
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800119a:	4b2a      	ldr	r3, [pc, #168]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80011a0:	4b28      	ldr	r3, [pc, #160]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	43da      	mvns	r2, r3
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4013      	ands	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	2380      	movs	r3, #128	@ 0x80
 80011b6:	039b      	lsls	r3, r3, #14
 80011b8:	4013      	ands	r3, r2
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 80011cc:	2384      	movs	r3, #132	@ 0x84
 80011ce:	58d3      	ldr	r3, [r2, r3]
 80011d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	43da      	mvns	r2, r3
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	029b      	lsls	r3, r3, #10
 80011e4:	4013      	ands	r3, r2
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011f0:	4914      	ldr	r1, [pc, #80]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 80011f2:	2284      	movs	r2, #132	@ 0x84
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80011f8:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 80011fa:	2380      	movs	r3, #128	@ 0x80
 80011fc:	58d3      	ldr	r3, [r2, r3]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	43da      	mvns	r2, r3
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	2380      	movs	r3, #128	@ 0x80
 8001210:	025b      	lsls	r3, r3, #9
 8001212:	4013      	ands	r3, r2
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800121e:	4909      	ldr	r1, [pc, #36]	@ (8001244 <HAL_GPIO_Init+0x2c4>)
 8001220:	2280      	movs	r2, #128	@ 0x80
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	40da      	lsrs	r2, r3
 8001234:	1e13      	subs	r3, r2, #0
 8001236:	d000      	beq.n	800123a <HAL_GPIO_Init+0x2ba>
 8001238:	e6aa      	b.n	8000f90 <HAL_GPIO_Init+0x10>
  }
}
 800123a:	46c0      	nop			@ (mov r8, r8)
 800123c:	46c0      	nop			@ (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b006      	add	sp, #24
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40021800 	.word	0x40021800
 8001248:	50000400 	.word	0x50000400
 800124c:	50000800 	.word	0x50000800
 8001250:	50000c00 	.word	0x50000c00
 8001254:	50001000 	.word	0x50001000

08001258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	0008      	movs	r0, r1
 8001262:	0011      	movs	r1, r2
 8001264:	1cbb      	adds	r3, r7, #2
 8001266:	1c02      	adds	r2, r0, #0
 8001268:	801a      	strh	r2, [r3, #0]
 800126a:	1c7b      	adds	r3, r7, #1
 800126c:	1c0a      	adds	r2, r1, #0
 800126e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001270:	1c7b      	adds	r3, r7, #1
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d004      	beq.n	8001282 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001278:	1cbb      	adds	r3, r7, #2
 800127a:	881a      	ldrh	r2, [r3, #0]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001280:	e003      	b.n	800128a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001282:	1cbb      	adds	r3, r7, #2
 8001284:	881a      	ldrh	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b002      	add	sp, #8
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b084      	sub	sp, #16
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	000a      	movs	r2, r1
 800129c:	1cbb      	adds	r3, r7, #2
 800129e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012a6:	1cbb      	adds	r3, r7, #2
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	4013      	ands	r3, r2
 80012ae:	041a      	lsls	r2, r3, #16
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	1cb9      	adds	r1, r7, #2
 80012b6:	8809      	ldrh	r1, [r1, #0]
 80012b8:	400b      	ands	r3, r1
 80012ba:	431a      	orrs	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	619a      	str	r2, [r3, #24]
}
 80012c0:	46c0      	nop			@ (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b004      	add	sp, #16
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e0ea      	b.n	80014b0 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a76      	ldr	r2, [pc, #472]	@ (80014b8 <HAL_PCD_Init+0x1f0>)
 80012de:	5c9b      	ldrb	r3, [r3, r2]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d108      	bne.n	80012f8 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	23a5      	movs	r3, #165	@ 0xa5
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	2100      	movs	r1, #0
 80012ee:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7ff fa86 	bl	8000804 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a6f      	ldr	r2, [pc, #444]	@ (80014b8 <HAL_PCD_Init+0x1f0>)
 80012fc:	2103      	movs	r1, #3
 80012fe:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	0018      	movs	r0, r3
 8001306:	f001 faa9 	bl	800285c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800130a:	230f      	movs	r3, #15
 800130c:	18fb      	adds	r3, r7, r3
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
 8001312:	e049      	b.n	80013a8 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001314:	200f      	movs	r0, #15
 8001316:	183b      	adds	r3, r7, r0
 8001318:	781a      	ldrb	r2, [r3, #0]
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	0013      	movs	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	189b      	adds	r3, r3, r2
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	18cb      	adds	r3, r1, r3
 8001326:	3315      	adds	r3, #21
 8001328:	2201      	movs	r2, #1
 800132a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800132c:	183b      	adds	r3, r7, r0
 800132e:	781a      	ldrb	r2, [r3, #0]
 8001330:	6879      	ldr	r1, [r7, #4]
 8001332:	0013      	movs	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	189b      	adds	r3, r3, r2
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	18cb      	adds	r3, r1, r3
 800133c:	3314      	adds	r3, #20
 800133e:	183a      	adds	r2, r7, r0
 8001340:	7812      	ldrb	r2, [r2, #0]
 8001342:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001344:	183b      	adds	r3, r7, r0
 8001346:	781a      	ldrb	r2, [r3, #0]
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	0013      	movs	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	189b      	adds	r3, r3, r2
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	18cb      	adds	r3, r1, r3
 8001354:	3317      	adds	r3, #23
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800135a:	183b      	adds	r3, r7, r0
 800135c:	781a      	ldrb	r2, [r3, #0]
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	0013      	movs	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	189b      	adds	r3, r3, r2
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	18cb      	adds	r3, r1, r3
 800136a:	3324      	adds	r3, #36	@ 0x24
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001370:	183b      	adds	r3, r7, r0
 8001372:	781a      	ldrb	r2, [r3, #0]
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	0013      	movs	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	189b      	adds	r3, r3, r2
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	18cb      	adds	r3, r1, r3
 8001380:	3328      	adds	r3, #40	@ 0x28
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001386:	183b      	adds	r3, r7, r0
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	1c5a      	adds	r2, r3, #1
 800138e:	0013      	movs	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	189b      	adds	r3, r3, r2
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	18cb      	adds	r3, r1, r3
 8001398:	3304      	adds	r3, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800139e:	183b      	adds	r3, r7, r0
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	183b      	adds	r3, r7, r0
 80013a4:	3201      	adds	r2, #1
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	791b      	ldrb	r3, [r3, #4]
 80013ac:	210f      	movs	r1, #15
 80013ae:	187a      	adds	r2, r7, r1
 80013b0:	7812      	ldrb	r2, [r2, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d3ae      	bcc.n	8001314 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013b6:	187b      	adds	r3, r7, r1
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	e056      	b.n	800146c <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013be:	240f      	movs	r4, #15
 80013c0:	193b      	adds	r3, r7, r4
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	2356      	movs	r3, #86	@ 0x56
 80013c8:	33ff      	adds	r3, #255	@ 0xff
 80013ca:	0019      	movs	r1, r3
 80013cc:	0013      	movs	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	189b      	adds	r3, r3, r2
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	18c3      	adds	r3, r0, r3
 80013d6:	185b      	adds	r3, r3, r1
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013dc:	193b      	adds	r3, r7, r4
 80013de:	781a      	ldrb	r2, [r3, #0]
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	23aa      	movs	r3, #170	@ 0xaa
 80013e4:	0059      	lsls	r1, r3, #1
 80013e6:	0013      	movs	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	189b      	adds	r3, r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	18c3      	adds	r3, r0, r3
 80013f0:	185b      	adds	r3, r3, r1
 80013f2:	193a      	adds	r2, r7, r4
 80013f4:	7812      	ldrb	r2, [r2, #0]
 80013f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013f8:	193b      	adds	r3, r7, r4
 80013fa:	781a      	ldrb	r2, [r3, #0]
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	2358      	movs	r3, #88	@ 0x58
 8001400:	33ff      	adds	r3, #255	@ 0xff
 8001402:	0019      	movs	r1, r3
 8001404:	0013      	movs	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	189b      	adds	r3, r3, r2
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	18c3      	adds	r3, r0, r3
 800140e:	185b      	adds	r3, r3, r1
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001414:	193b      	adds	r3, r7, r4
 8001416:	781a      	ldrb	r2, [r3, #0]
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	23b2      	movs	r3, #178	@ 0xb2
 800141c:	0059      	lsls	r1, r3, #1
 800141e:	0013      	movs	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	189b      	adds	r3, r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	18c3      	adds	r3, r0, r3
 8001428:	185b      	adds	r3, r3, r1
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800142e:	193b      	adds	r3, r7, r4
 8001430:	781a      	ldrb	r2, [r3, #0]
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	23b4      	movs	r3, #180	@ 0xb4
 8001436:	0059      	lsls	r1, r3, #1
 8001438:	0013      	movs	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	189b      	adds	r3, r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	18c3      	adds	r3, r0, r3
 8001442:	185b      	adds	r3, r3, r1
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001448:	193b      	adds	r3, r7, r4
 800144a:	781a      	ldrb	r2, [r3, #0]
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	23b6      	movs	r3, #182	@ 0xb6
 8001450:	0059      	lsls	r1, r3, #1
 8001452:	0013      	movs	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	189b      	adds	r3, r3, r2
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	18c3      	adds	r3, r0, r3
 800145c:	185b      	adds	r3, r3, r1
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001462:	193b      	adds	r3, r7, r4
 8001464:	781a      	ldrb	r2, [r3, #0]
 8001466:	193b      	adds	r3, r7, r4
 8001468:	3201      	adds	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	791b      	ldrb	r3, [r3, #4]
 8001470:	220f      	movs	r2, #15
 8001472:	18ba      	adds	r2, r7, r2
 8001474:	7812      	ldrb	r2, [r2, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d3a1      	bcc.n	80013be <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6818      	ldr	r0, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	466a      	mov	r2, sp
 8001482:	7c19      	ldrb	r1, [r3, #16]
 8001484:	7011      	strb	r1, [r2, #0]
 8001486:	6859      	ldr	r1, [r3, #4]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	f001 fa1f 	bl	80028ce <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a07      	ldr	r2, [pc, #28]	@ (80014b8 <HAL_PCD_Init+0x1f0>)
 800149a:	2101      	movs	r1, #1
 800149c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	7b1b      	ldrb	r3, [r3, #12]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d103      	bne.n	80014ae <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	0018      	movs	r0, r3
 80014aa:	f000 fa2c 	bl	8001906 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	0018      	movs	r0, r3
 80014b2:	46bd      	mov	sp, r7
 80014b4:	b005      	add	sp, #20
 80014b6:	bd90      	pop	{r4, r7, pc}
 80014b8:	00000295 	.word	0x00000295

080014bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	23a5      	movs	r3, #165	@ 0xa5
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	5cd3      	ldrb	r3, [r2, r3]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d101      	bne.n	80014d4 <HAL_PCD_Start+0x18>
 80014d0:	2302      	movs	r3, #2
 80014d2:	e014      	b.n	80014fe <HAL_PCD_Start+0x42>
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	23a5      	movs	r3, #165	@ 0xa5
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	2101      	movs	r1, #1
 80014dc:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	0018      	movs	r0, r3
 80014e4:	f001 f9a6 	bl	8002834 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	0018      	movs	r0, r3
 80014ee:	f002 ff0b 	bl	8004308 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	23a5      	movs	r3, #165	@ 0xa5
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	2100      	movs	r1, #0
 80014fa:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	0018      	movs	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	b002      	add	sp, #8
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001506:	b590      	push	{r4, r7, lr}
 8001508:	b085      	sub	sp, #20
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	000c      	movs	r4, r1
 8001510:	0010      	movs	r0, r2
 8001512:	0019      	movs	r1, r3
 8001514:	1cfb      	adds	r3, r7, #3
 8001516:	1c22      	adds	r2, r4, #0
 8001518:	701a      	strb	r2, [r3, #0]
 800151a:	003b      	movs	r3, r7
 800151c:	1c02      	adds	r2, r0, #0
 800151e:	801a      	strh	r2, [r3, #0]
 8001520:	1cbb      	adds	r3, r7, #2
 8001522:	1c0a      	adds	r2, r1, #0
 8001524:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001526:	230b      	movs	r3, #11
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800152e:	1cfb      	adds	r3, r7, #3
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b25b      	sxtb	r3, r3
 8001534:	2b00      	cmp	r3, #0
 8001536:	da10      	bge.n	800155a <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001538:	1cfb      	adds	r3, r7, #3
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2207      	movs	r2, #7
 800153e:	401a      	ands	r2, r3
 8001540:	0013      	movs	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	189b      	adds	r3, r3, r2
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	3310      	adds	r3, #16
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	18d3      	adds	r3, r2, r3
 800154e:	3304      	adds	r3, #4
 8001550:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2201      	movs	r2, #1
 8001556:	705a      	strb	r2, [r3, #1]
 8001558:	e010      	b.n	800157c <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800155a:	1cfb      	adds	r3, r7, #3
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2207      	movs	r2, #7
 8001560:	401a      	ands	r2, r3
 8001562:	0013      	movs	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	189b      	adds	r3, r3, r2
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	3351      	adds	r3, #81	@ 0x51
 800156c:	33ff      	adds	r3, #255	@ 0xff
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	18d3      	adds	r3, r2, r3
 8001572:	3304      	adds	r3, #4
 8001574:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2200      	movs	r2, #0
 800157a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800157c:	1cfb      	adds	r3, r7, #3
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2207      	movs	r2, #7
 8001582:	4013      	ands	r3, r2
 8001584:	b2da      	uxtb	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800158a:	003b      	movs	r3, r7
 800158c:	881a      	ldrh	r2, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	1cba      	adds	r2, r7, #2
 8001596:	7812      	ldrb	r2, [r2, #0]
 8001598:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800159a:	1cbb      	adds	r3, r7, #2
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d102      	bne.n	80015a8 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	23a5      	movs	r3, #165	@ 0xa5
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	5cd3      	ldrb	r3, [r2, r3]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d101      	bne.n	80015b8 <HAL_PCD_EP_Open+0xb2>
 80015b4:	2302      	movs	r3, #2
 80015b6:	e013      	b.n	80015e0 <HAL_PCD_EP_Open+0xda>
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	23a5      	movs	r3, #165	@ 0xa5
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	2101      	movs	r1, #1
 80015c0:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	0011      	movs	r1, r2
 80015ca:	0018      	movs	r0, r3
 80015cc:	f001 f9aa 	bl	8002924 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	23a5      	movs	r3, #165	@ 0xa5
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	2100      	movs	r1, #0
 80015d8:	54d1      	strb	r1, [r2, r3]

  return ret;
 80015da:	230b      	movs	r3, #11
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	781b      	ldrb	r3, [r3, #0]
}
 80015e0:	0018      	movs	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b005      	add	sp, #20
 80015e6:	bd90      	pop	{r4, r7, pc}

080015e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	000a      	movs	r2, r1
 80015f2:	1cfb      	adds	r3, r7, #3
 80015f4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80015f6:	1cfb      	adds	r3, r7, #3
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	da10      	bge.n	8001622 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001600:	1cfb      	adds	r3, r7, #3
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	2207      	movs	r2, #7
 8001606:	401a      	ands	r2, r3
 8001608:	0013      	movs	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	189b      	adds	r3, r3, r2
 800160e:	00db      	lsls	r3, r3, #3
 8001610:	3310      	adds	r3, #16
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	18d3      	adds	r3, r2, r3
 8001616:	3304      	adds	r3, #4
 8001618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2201      	movs	r2, #1
 800161e:	705a      	strb	r2, [r3, #1]
 8001620:	e010      	b.n	8001644 <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001622:	1cfb      	adds	r3, r7, #3
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2207      	movs	r2, #7
 8001628:	401a      	ands	r2, r3
 800162a:	0013      	movs	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	189b      	adds	r3, r3, r2
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	3351      	adds	r3, #81	@ 0x51
 8001634:	33ff      	adds	r3, #255	@ 0xff
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	18d3      	adds	r3, r2, r3
 800163a:	3304      	adds	r3, #4
 800163c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2200      	movs	r2, #0
 8001642:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001644:	1cfb      	adds	r3, r7, #3
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2207      	movs	r2, #7
 800164a:	4013      	ands	r3, r2
 800164c:	b2da      	uxtb	r2, r3
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	23a5      	movs	r3, #165	@ 0xa5
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	5cd3      	ldrb	r3, [r2, r3]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d101      	bne.n	8001662 <HAL_PCD_EP_Close+0x7a>
 800165e:	2302      	movs	r3, #2
 8001660:	e011      	b.n	8001686 <HAL_PCD_EP_Close+0x9e>
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	23a5      	movs	r3, #165	@ 0xa5
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	2101      	movs	r1, #1
 800166a:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	0011      	movs	r1, r2
 8001674:	0018      	movs	r0, r3
 8001676:	f001 fc89 	bl	8002f8c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	23a5      	movs	r3, #165	@ 0xa5
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	2100      	movs	r1, #0
 8001682:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b004      	add	sp, #16
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b086      	sub	sp, #24
 8001692:	af00      	add	r7, sp, #0
 8001694:	60f8      	str	r0, [r7, #12]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	603b      	str	r3, [r7, #0]
 800169a:	200b      	movs	r0, #11
 800169c:	183b      	adds	r3, r7, r0
 800169e:	1c0a      	adds	r2, r1, #0
 80016a0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80016a2:	0001      	movs	r1, r0
 80016a4:	187b      	adds	r3, r7, r1
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2207      	movs	r2, #7
 80016aa:	401a      	ands	r2, r3
 80016ac:	0013      	movs	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	189b      	adds	r3, r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	3351      	adds	r3, #81	@ 0x51
 80016b6:	33ff      	adds	r3, #255	@ 0xff
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	18d3      	adds	r3, r2, r3
 80016bc:	3304      	adds	r3, #4
 80016be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	683a      	ldr	r2, [r7, #0]
 80016ca:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	2200      	movs	r2, #0
 80016d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80016d8:	187b      	adds	r3, r7, r1
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2207      	movs	r2, #7
 80016de:	4013      	ands	r3, r2
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	0011      	movs	r1, r2
 80016ee:	0018      	movs	r0, r3
 80016f0:	f001 fdb2 	bl	8003258 <USB_EPStartXfer>

  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b006      	add	sp, #24
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	000a      	movs	r2, r1
 8001708:	1cfb      	adds	r3, r7, #3
 800170a:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800170c:	1cfb      	adds	r3, r7, #3
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2207      	movs	r2, #7
 8001712:	401a      	ands	r2, r3
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	23b8      	movs	r3, #184	@ 0xb8
 8001718:	0059      	lsls	r1, r3, #1
 800171a:	0013      	movs	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	189b      	adds	r3, r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	18c3      	adds	r3, r0, r3
 8001724:	185b      	adds	r3, r3, r1
 8001726:	681b      	ldr	r3, [r3, #0]
}
 8001728:	0018      	movs	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	b002      	add	sp, #8
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	200b      	movs	r0, #11
 800173e:	183b      	adds	r3, r7, r0
 8001740:	1c0a      	adds	r2, r1, #0
 8001742:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001744:	183b      	adds	r3, r7, r0
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2207      	movs	r2, #7
 800174a:	401a      	ands	r2, r3
 800174c:	0013      	movs	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	189b      	adds	r3, r3, r2
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	3310      	adds	r3, #16
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	18d3      	adds	r3, r2, r3
 800175a:	3304      	adds	r3, #4
 800175c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	2224      	movs	r2, #36	@ 0x24
 800176e:	2101      	movs	r1, #1
 8001770:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	2201      	movs	r2, #1
 8001782:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001784:	183b      	adds	r3, r7, r0
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2207      	movs	r2, #7
 800178a:	4013      	ands	r3, r2
 800178c:	b2da      	uxtb	r2, r3
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	0011      	movs	r1, r2
 800179a:	0018      	movs	r0, r3
 800179c:	f001 fd5c 	bl	8003258 <USB_EPStartXfer>

  return HAL_OK;
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	0018      	movs	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b006      	add	sp, #24
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b084      	sub	sp, #16
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
 80017b2:	000a      	movs	r2, r1
 80017b4:	1cfb      	adds	r3, r7, #3
 80017b6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80017b8:	1cfb      	adds	r3, r7, #3
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2207      	movs	r2, #7
 80017be:	4013      	ands	r3, r2
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	7912      	ldrb	r2, [r2, #4]
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e048      	b.n	800185e <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80017cc:	1cfb      	adds	r3, r7, #3
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	b25b      	sxtb	r3, r3
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	da10      	bge.n	80017f8 <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80017d6:	1cfb      	adds	r3, r7, #3
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2207      	movs	r2, #7
 80017dc:	401a      	ands	r2, r3
 80017de:	0013      	movs	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	189b      	adds	r3, r3, r2
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	3310      	adds	r3, #16
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	18d3      	adds	r3, r2, r3
 80017ec:	3304      	adds	r3, #4
 80017ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2201      	movs	r2, #1
 80017f4:	705a      	strb	r2, [r3, #1]
 80017f6:	e00e      	b.n	8001816 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80017f8:	1cfb      	adds	r3, r7, #3
 80017fa:	781a      	ldrb	r2, [r3, #0]
 80017fc:	0013      	movs	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	189b      	adds	r3, r3, r2
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	3351      	adds	r3, #81	@ 0x51
 8001806:	33ff      	adds	r3, #255	@ 0xff
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	18d3      	adds	r3, r2, r3
 800180c:	3304      	adds	r3, #4
 800180e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2200      	movs	r2, #0
 8001814:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2201      	movs	r2, #1
 800181a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800181c:	1cfb      	adds	r3, r7, #3
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2207      	movs	r2, #7
 8001822:	4013      	ands	r3, r2
 8001824:	b2da      	uxtb	r2, r3
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	23a5      	movs	r3, #165	@ 0xa5
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	5cd3      	ldrb	r3, [r2, r3]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d101      	bne.n	800183a <HAL_PCD_EP_SetStall+0x90>
 8001836:	2302      	movs	r3, #2
 8001838:	e011      	b.n	800185e <HAL_PCD_EP_SetStall+0xb4>
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	23a5      	movs	r3, #165	@ 0xa5
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	2101      	movs	r1, #1
 8001842:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68fa      	ldr	r2, [r7, #12]
 800184a:	0011      	movs	r1, r2
 800184c:	0018      	movs	r0, r3
 800184e:	f002 fd19 	bl	8004284 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	23a5      	movs	r3, #165	@ 0xa5
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	2100      	movs	r1, #0
 800185a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	0018      	movs	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	b004      	add	sp, #16
 8001864:	bd80      	pop	{r7, pc}

08001866 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8001866:	b590      	push	{r4, r7, lr}
 8001868:	b087      	sub	sp, #28
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	0008      	movs	r0, r1
 8001870:	0011      	movs	r1, r2
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	240a      	movs	r4, #10
 8001876:	193b      	adds	r3, r7, r4
 8001878:	1c02      	adds	r2, r0, #0
 800187a:	801a      	strh	r2, [r3, #0]
 800187c:	2308      	movs	r3, #8
 800187e:	18fb      	adds	r3, r7, r3
 8001880:	1c0a      	adds	r2, r1, #0
 8001882:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8001884:	0021      	movs	r1, r4
 8001886:	187b      	adds	r3, r7, r1
 8001888:	881b      	ldrh	r3, [r3, #0]
 800188a:	2280      	movs	r2, #128	@ 0x80
 800188c:	4013      	ands	r3, r2
 800188e:	b29b      	uxth	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	d00d      	beq.n	80018b0 <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001894:	187b      	adds	r3, r7, r1
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	2207      	movs	r2, #7
 800189a:	401a      	ands	r2, r3
 800189c:	0013      	movs	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	189b      	adds	r3, r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	3310      	adds	r3, #16
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	18d3      	adds	r3, r2, r3
 80018aa:	3304      	adds	r3, #4
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e00c      	b.n	80018ca <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80018b0:	230a      	movs	r3, #10
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	881a      	ldrh	r2, [r3, #0]
 80018b6:	0013      	movs	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	189b      	adds	r3, r3, r2
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	3351      	adds	r3, #81	@ 0x51
 80018c0:	33ff      	adds	r3, #255	@ 0xff
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	18d3      	adds	r3, r2, r3
 80018c6:	3304      	adds	r3, #4
 80018c8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80018ca:	2308      	movs	r3, #8
 80018cc:	18fb      	adds	r3, r7, r3
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d107      	bne.n	80018e4 <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	2200      	movs	r2, #0
 80018d8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	b29a      	uxth	r2, r3
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	80da      	strh	r2, [r3, #6]
 80018e2:	e00b      	b.n	80018fc <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	2201      	movs	r2, #1
 80018e8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0c1b      	lsrs	r3, r3, #16
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	0018      	movs	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	b007      	add	sp, #28
 8001904:	bd90      	pop	{r4, r7, pc}

08001906 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b084      	sub	sp, #16
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	23b5      	movs	r3, #181	@ 0xb5
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	2101      	movs	r1, #1
 800191c:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	23b3      	movs	r3, #179	@ 0xb3
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	2100      	movs	r1, #0
 8001926:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800192c:	2201      	movs	r2, #1
 800192e:	431a      	orrs	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001938:	2202      	movs	r2, #2
 800193a:	431a      	orrs	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	0018      	movs	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	b004      	add	sp, #16
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001950:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <HAL_PWREx_EnableVddUSB+0x18>)
 8001952:	685a      	ldr	r2, [r3, #4]
 8001954:	4b03      	ldr	r3, [pc, #12]	@ (8001964 <HAL_PWREx_EnableVddUSB+0x18>)
 8001956:	2180      	movs	r1, #128	@ 0x80
 8001958:	00c9      	lsls	r1, r1, #3
 800195a:	430a      	orrs	r2, r1
 800195c:	605a      	str	r2, [r3, #4]
}
 800195e:	46c0      	nop			@ (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40007000 	.word	0x40007000

08001968 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001970:	4b19      	ldr	r3, [pc, #100]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a19      	ldr	r2, [pc, #100]	@ (80019dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001976:	4013      	ands	r3, r2
 8001978:	0019      	movs	r1, r3
 800197a:	4b17      	ldr	r3, [pc, #92]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	430a      	orrs	r2, r1
 8001980:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	429a      	cmp	r2, r3
 800198a:	d11f      	bne.n	80019cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	0013      	movs	r3, r2
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	189b      	adds	r3, r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	4912      	ldr	r1, [pc, #72]	@ (80019e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800199a:	0018      	movs	r0, r3
 800199c:	f7fe fbb2 	bl	8000104 <__udivsi3>
 80019a0:	0003      	movs	r3, r0
 80019a2:	3301      	adds	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019a6:	e008      	b.n	80019ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	3b01      	subs	r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	e001      	b.n	80019ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e009      	b.n	80019ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80019bc:	695a      	ldr	r2, [r3, #20]
 80019be:	2380      	movs	r3, #128	@ 0x80
 80019c0:	00db      	lsls	r3, r3, #3
 80019c2:	401a      	ands	r2, r3
 80019c4:	2380      	movs	r3, #128	@ 0x80
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d0ed      	beq.n	80019a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	0018      	movs	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	b004      	add	sp, #16
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	40007000 	.word	0x40007000
 80019dc:	fffff9ff 	.word	0xfffff9ff
 80019e0:	20000068 	.word	0x20000068
 80019e4:	000f4240 	.word	0x000f4240

080019e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d102      	bne.n	80019fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	f000 fb50 	bl	800209c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2201      	movs	r2, #1
 8001a02:	4013      	ands	r3, r2
 8001a04:	d100      	bne.n	8001a08 <HAL_RCC_OscConfig+0x20>
 8001a06:	e07c      	b.n	8001b02 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a08:	4bc3      	ldr	r3, [pc, #780]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	2238      	movs	r2, #56	@ 0x38
 8001a0e:	4013      	ands	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a12:	4bc1      	ldr	r3, [pc, #772]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	2203      	movs	r2, #3
 8001a18:	4013      	ands	r3, r2
 8001a1a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	2b10      	cmp	r3, #16
 8001a20:	d102      	bne.n	8001a28 <HAL_RCC_OscConfig+0x40>
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d002      	beq.n	8001a2e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d10b      	bne.n	8001a46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2e:	4bba      	ldr	r3, [pc, #744]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	2380      	movs	r3, #128	@ 0x80
 8001a34:	029b      	lsls	r3, r3, #10
 8001a36:	4013      	ands	r3, r2
 8001a38:	d062      	beq.n	8001b00 <HAL_RCC_OscConfig+0x118>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d15e      	bne.n	8001b00 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e32a      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	2380      	movs	r3, #128	@ 0x80
 8001a4c:	025b      	lsls	r3, r3, #9
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d107      	bne.n	8001a62 <HAL_RCC_OscConfig+0x7a>
 8001a52:	4bb1      	ldr	r3, [pc, #708]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	4bb0      	ldr	r3, [pc, #704]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a58:	2180      	movs	r1, #128	@ 0x80
 8001a5a:	0249      	lsls	r1, r1, #9
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	e020      	b.n	8001aa4 <HAL_RCC_OscConfig+0xbc>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	23a0      	movs	r3, #160	@ 0xa0
 8001a68:	02db      	lsls	r3, r3, #11
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d10e      	bne.n	8001a8c <HAL_RCC_OscConfig+0xa4>
 8001a6e:	4baa      	ldr	r3, [pc, #680]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	4ba9      	ldr	r3, [pc, #676]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a74:	2180      	movs	r1, #128	@ 0x80
 8001a76:	02c9      	lsls	r1, r1, #11
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	4ba6      	ldr	r3, [pc, #664]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	4ba5      	ldr	r3, [pc, #660]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a82:	2180      	movs	r1, #128	@ 0x80
 8001a84:	0249      	lsls	r1, r1, #9
 8001a86:	430a      	orrs	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	e00b      	b.n	8001aa4 <HAL_RCC_OscConfig+0xbc>
 8001a8c:	4ba2      	ldr	r3, [pc, #648]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4ba1      	ldr	r3, [pc, #644]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a92:	49a2      	ldr	r1, [pc, #648]	@ (8001d1c <HAL_RCC_OscConfig+0x334>)
 8001a94:	400a      	ands	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	4b9f      	ldr	r3, [pc, #636]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b9e      	ldr	r3, [pc, #632]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001a9e:	49a0      	ldr	r1, [pc, #640]	@ (8001d20 <HAL_RCC_OscConfig+0x338>)
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d014      	beq.n	8001ad6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7ff f970 	bl	8000d90 <HAL_GetTick>
 8001ab0:	0003      	movs	r3, r0
 8001ab2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab6:	f7ff f96b 	bl	8000d90 <HAL_GetTick>
 8001aba:	0002      	movs	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b64      	cmp	r3, #100	@ 0x64
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e2e9      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ac8:	4b93      	ldr	r3, [pc, #588]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	2380      	movs	r3, #128	@ 0x80
 8001ace:	029b      	lsls	r3, r3, #10
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d0f0      	beq.n	8001ab6 <HAL_RCC_OscConfig+0xce>
 8001ad4:	e015      	b.n	8001b02 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad6:	f7ff f95b 	bl	8000d90 <HAL_GetTick>
 8001ada:	0003      	movs	r3, r0
 8001adc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7ff f956 	bl	8000d90 <HAL_GetTick>
 8001ae4:	0002      	movs	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	@ 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e2d4      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001af2:	4b89      	ldr	r3, [pc, #548]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	2380      	movs	r3, #128	@ 0x80
 8001af8:	029b      	lsls	r3, r3, #10
 8001afa:	4013      	ands	r3, r2
 8001afc:	d1f0      	bne.n	8001ae0 <HAL_RCC_OscConfig+0xf8>
 8001afe:	e000      	b.n	8001b02 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b00:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2202      	movs	r2, #2
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d100      	bne.n	8001b0e <HAL_RCC_OscConfig+0x126>
 8001b0c:	e099      	b.n	8001c42 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b0e:	4b82      	ldr	r3, [pc, #520]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	2238      	movs	r2, #56	@ 0x38
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b18:	4b7f      	ldr	r3, [pc, #508]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	4013      	ands	r3, r2
 8001b20:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	2b10      	cmp	r3, #16
 8001b26:	d102      	bne.n	8001b2e <HAL_RCC_OscConfig+0x146>
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d002      	beq.n	8001b34 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d135      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b34:	4b78      	ldr	r3, [pc, #480]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d005      	beq.n	8001b4c <HAL_RCC_OscConfig+0x164>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d101      	bne.n	8001b4c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e2a7      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b4c:	4b72      	ldr	r3, [pc, #456]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	4a74      	ldr	r2, [pc, #464]	@ (8001d24 <HAL_RCC_OscConfig+0x33c>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	0019      	movs	r1, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	021a      	lsls	r2, r3, #8
 8001b5c:	4b6e      	ldr	r3, [pc, #440]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d112      	bne.n	8001b8e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b68:	4b6b      	ldr	r3, [pc, #428]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a6e      	ldr	r2, [pc, #440]	@ (8001d28 <HAL_RCC_OscConfig+0x340>)
 8001b6e:	4013      	ands	r3, r2
 8001b70:	0019      	movs	r1, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691a      	ldr	r2, [r3, #16]
 8001b76:	4b68      	ldr	r3, [pc, #416]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001b7c:	4b66      	ldr	r3, [pc, #408]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	0adb      	lsrs	r3, r3, #11
 8001b82:	2207      	movs	r2, #7
 8001b84:	4013      	ands	r3, r2
 8001b86:	4a69      	ldr	r2, [pc, #420]	@ (8001d2c <HAL_RCC_OscConfig+0x344>)
 8001b88:	40da      	lsrs	r2, r3
 8001b8a:	4b69      	ldr	r3, [pc, #420]	@ (8001d30 <HAL_RCC_OscConfig+0x348>)
 8001b8c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b8e:	4b69      	ldr	r3, [pc, #420]	@ (8001d34 <HAL_RCC_OscConfig+0x34c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	0018      	movs	r0, r3
 8001b94:	f7ff f8a0 	bl	8000cd8 <HAL_InitTick>
 8001b98:	1e03      	subs	r3, r0, #0
 8001b9a:	d051      	beq.n	8001c40 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e27d      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d030      	beq.n	8001c0a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ba8:	4b5b      	ldr	r3, [pc, #364]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a5e      	ldr	r2, [pc, #376]	@ (8001d28 <HAL_RCC_OscConfig+0x340>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	0019      	movs	r1, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691a      	ldr	r2, [r3, #16]
 8001bb6:	4b58      	ldr	r3, [pc, #352]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001bbc:	4b56      	ldr	r3, [pc, #344]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b55      	ldr	r3, [pc, #340]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001bc2:	2180      	movs	r1, #128	@ 0x80
 8001bc4:	0049      	lsls	r1, r1, #1
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bca:	f7ff f8e1 	bl	8000d90 <HAL_GetTick>
 8001bce:	0003      	movs	r3, r0
 8001bd0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd4:	f7ff f8dc 	bl	8000d90 <HAL_GetTick>
 8001bd8:	0002      	movs	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e25a      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	2380      	movs	r3, #128	@ 0x80
 8001bec:	00db      	lsls	r3, r3, #3
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf2:	4b49      	ldr	r3, [pc, #292]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	4a4b      	ldr	r2, [pc, #300]	@ (8001d24 <HAL_RCC_OscConfig+0x33c>)
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	0019      	movs	r1, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	021a      	lsls	r2, r3, #8
 8001c02:	4b45      	ldr	r3, [pc, #276]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c04:	430a      	orrs	r2, r1
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	e01b      	b.n	8001c42 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001c0a:	4b43      	ldr	r3, [pc, #268]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	4b42      	ldr	r3, [pc, #264]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c10:	4949      	ldr	r1, [pc, #292]	@ (8001d38 <HAL_RCC_OscConfig+0x350>)
 8001c12:	400a      	ands	r2, r1
 8001c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c16:	f7ff f8bb 	bl	8000d90 <HAL_GetTick>
 8001c1a:	0003      	movs	r3, r0
 8001c1c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c20:	f7ff f8b6 	bl	8000d90 <HAL_GetTick>
 8001c24:	0002      	movs	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e234      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c32:	4b39      	ldr	r3, [pc, #228]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	2380      	movs	r3, #128	@ 0x80
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d1f0      	bne.n	8001c20 <HAL_RCC_OscConfig+0x238>
 8001c3e:	e000      	b.n	8001c42 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c40:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2208      	movs	r2, #8
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d047      	beq.n	8001cdc <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c4c:	4b32      	ldr	r3, [pc, #200]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2238      	movs	r2, #56	@ 0x38
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b18      	cmp	r3, #24
 8001c56:	d10a      	bne.n	8001c6e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001c58:	4b2f      	ldr	r3, [pc, #188]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d03c      	beq.n	8001cdc <HAL_RCC_OscConfig+0x2f4>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d138      	bne.n	8001cdc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e216      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d019      	beq.n	8001caa <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001c76:	4b28      	ldr	r3, [pc, #160]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c78:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c7a:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c82:	f7ff f885 	bl	8000d90 <HAL_GetTick>
 8001c86:	0003      	movs	r3, r0
 8001c88:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c8c:	f7ff f880 	bl	8000d90 <HAL_GetTick>
 8001c90:	0002      	movs	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e1fe      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d0f1      	beq.n	8001c8c <HAL_RCC_OscConfig+0x2a4>
 8001ca8:	e018      	b.n	8001cdc <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001caa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001cac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001cae:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	438a      	bics	r2, r1
 8001cb4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb6:	f7ff f86b 	bl	8000d90 <HAL_GetTick>
 8001cba:	0003      	movs	r3, r0
 8001cbc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc0:	f7ff f866 	bl	8000d90 <HAL_GetTick>
 8001cc4:	0002      	movs	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e1e4      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cd2:	4b11      	ldr	r3, [pc, #68]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d1f1      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d100      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x300>
 8001ce6:	e0c7      	b.n	8001e78 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ce8:	231f      	movs	r3, #31
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	2200      	movs	r2, #0
 8001cee:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001cf0:	4b09      	ldr	r3, [pc, #36]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	2238      	movs	r2, #56	@ 0x38
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b20      	cmp	r3, #32
 8001cfa:	d11f      	bne.n	8001d3c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001cfc:	4b06      	ldr	r3, [pc, #24]	@ (8001d18 <HAL_RCC_OscConfig+0x330>)
 8001cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d00:	2202      	movs	r2, #2
 8001d02:	4013      	ands	r3, r2
 8001d04:	d100      	bne.n	8001d08 <HAL_RCC_OscConfig+0x320>
 8001d06:	e0b7      	b.n	8001e78 <HAL_RCC_OscConfig+0x490>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d000      	beq.n	8001d12 <HAL_RCC_OscConfig+0x32a>
 8001d10:	e0b2      	b.n	8001e78 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e1c2      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
 8001d16:	46c0      	nop			@ (mov r8, r8)
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	fffeffff 	.word	0xfffeffff
 8001d20:	fffbffff 	.word	0xfffbffff
 8001d24:	ffff80ff 	.word	0xffff80ff
 8001d28:	ffffc7ff 	.word	0xffffc7ff
 8001d2c:	00f42400 	.word	0x00f42400
 8001d30:	20000068 	.word	0x20000068
 8001d34:	2000006c 	.word	0x2000006c
 8001d38:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d3c:	4bb5      	ldr	r3, [pc, #724]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001d3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d40:	2380      	movs	r3, #128	@ 0x80
 8001d42:	055b      	lsls	r3, r3, #21
 8001d44:	4013      	ands	r3, r2
 8001d46:	d101      	bne.n	8001d4c <HAL_RCC_OscConfig+0x364>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <HAL_RCC_OscConfig+0x366>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d011      	beq.n	8001d76 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	4bb0      	ldr	r3, [pc, #704]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001d54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d56:	4baf      	ldr	r3, [pc, #700]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001d58:	2180      	movs	r1, #128	@ 0x80
 8001d5a:	0549      	lsls	r1, r1, #21
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d60:	4bac      	ldr	r3, [pc, #688]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001d62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d64:	2380      	movs	r3, #128	@ 0x80
 8001d66:	055b      	lsls	r3, r3, #21
 8001d68:	4013      	ands	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001d6e:	231f      	movs	r3, #31
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	2201      	movs	r2, #1
 8001d74:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d76:	4ba8      	ldr	r3, [pc, #672]	@ (8002018 <HAL_RCC_OscConfig+0x630>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d11a      	bne.n	8001db8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d82:	4ba5      	ldr	r3, [pc, #660]	@ (8002018 <HAL_RCC_OscConfig+0x630>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4ba4      	ldr	r3, [pc, #656]	@ (8002018 <HAL_RCC_OscConfig+0x630>)
 8001d88:	2180      	movs	r1, #128	@ 0x80
 8001d8a:	0049      	lsls	r1, r1, #1
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001d90:	f7fe fffe 	bl	8000d90 <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d9a:	f7fe fff9 	bl	8000d90 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e177      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dac:	4b9a      	ldr	r3, [pc, #616]	@ (8002018 <HAL_RCC_OscConfig+0x630>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2380      	movs	r3, #128	@ 0x80
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	4013      	ands	r3, r2
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x3e6>
 8001dc0:	4b94      	ldr	r3, [pc, #592]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001dc2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dc4:	4b93      	ldr	r3, [pc, #588]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001dcc:	e01c      	b.n	8001e08 <HAL_RCC_OscConfig+0x420>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	d10c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x408>
 8001dd6:	4b8f      	ldr	r3, [pc, #572]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001dd8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dda:	4b8e      	ldr	r3, [pc, #568]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001ddc:	2104      	movs	r1, #4
 8001dde:	430a      	orrs	r2, r1
 8001de0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001de2:	4b8c      	ldr	r3, [pc, #560]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001de4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001de6:	4b8b      	ldr	r3, [pc, #556]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001de8:	2101      	movs	r1, #1
 8001dea:	430a      	orrs	r2, r1
 8001dec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001dee:	e00b      	b.n	8001e08 <HAL_RCC_OscConfig+0x420>
 8001df0:	4b88      	ldr	r3, [pc, #544]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001df2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001df4:	4b87      	ldr	r3, [pc, #540]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001df6:	2101      	movs	r1, #1
 8001df8:	438a      	bics	r2, r1
 8001dfa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001dfc:	4b85      	ldr	r3, [pc, #532]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001dfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e00:	4b84      	ldr	r3, [pc, #528]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e02:	2104      	movs	r1, #4
 8001e04:	438a      	bics	r2, r1
 8001e06:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d014      	beq.n	8001e3a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e10:	f7fe ffbe 	bl	8000d90 <HAL_GetTick>
 8001e14:	0003      	movs	r3, r0
 8001e16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e18:	e009      	b.n	8001e2e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e1a:	f7fe ffb9 	bl	8000d90 <HAL_GetTick>
 8001e1e:	0002      	movs	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	4a7d      	ldr	r2, [pc, #500]	@ (800201c <HAL_RCC_OscConfig+0x634>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e136      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e2e:	4b79      	ldr	r3, [pc, #484]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e32:	2202      	movs	r2, #2
 8001e34:	4013      	ands	r3, r2
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x432>
 8001e38:	e013      	b.n	8001e62 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7fe ffa9 	bl	8000d90 <HAL_GetTick>
 8001e3e:	0003      	movs	r3, r0
 8001e40:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e42:	e009      	b.n	8001e58 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e44:	f7fe ffa4 	bl	8000d90 <HAL_GetTick>
 8001e48:	0002      	movs	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	4a73      	ldr	r2, [pc, #460]	@ (800201c <HAL_RCC_OscConfig+0x634>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e121      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e58:	4b6e      	ldr	r3, [pc, #440]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d1f0      	bne.n	8001e44 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001e62:	231f      	movs	r3, #31
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d105      	bne.n	8001e78 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e6c:	4b69      	ldr	r3, [pc, #420]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e70:	4b68      	ldr	r3, [pc, #416]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e72:	496b      	ldr	r1, [pc, #428]	@ (8002020 <HAL_RCC_OscConfig+0x638>)
 8001e74:	400a      	ands	r2, r1
 8001e76:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d039      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d01b      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e8a:	4b62      	ldr	r3, [pc, #392]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	4b61      	ldr	r3, [pc, #388]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001e90:	2180      	movs	r1, #128	@ 0x80
 8001e92:	03c9      	lsls	r1, r1, #15
 8001e94:	430a      	orrs	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e98:	f7fe ff7a 	bl	8000d90 <HAL_GetTick>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ea2:	f7fe ff75 	bl	8000d90 <HAL_GetTick>
 8001ea6:	0002      	movs	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e0f3      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001eb4:	4b57      	ldr	r3, [pc, #348]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	2380      	movs	r3, #128	@ 0x80
 8001eba:	041b      	lsls	r3, r3, #16
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x4ba>
 8001ec0:	e019      	b.n	8001ef6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ec2:	4b54      	ldr	r3, [pc, #336]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	4b53      	ldr	r3, [pc, #332]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001ec8:	4956      	ldr	r1, [pc, #344]	@ (8002024 <HAL_RCC_OscConfig+0x63c>)
 8001eca:	400a      	ands	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ece:	f7fe ff5f 	bl	8000d90 <HAL_GetTick>
 8001ed2:	0003      	movs	r3, r0
 8001ed4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ed8:	f7fe ff5a 	bl	8000d90 <HAL_GetTick>
 8001edc:	0002      	movs	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e0d8      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001eea:	4b4a      	ldr	r3, [pc, #296]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	2380      	movs	r3, #128	@ 0x80
 8001ef0:	041b      	lsls	r3, r3, #16
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d100      	bne.n	8001f00 <HAL_RCC_OscConfig+0x518>
 8001efe:	e0cc      	b.n	800209a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f00:	4b44      	ldr	r3, [pc, #272]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	2238      	movs	r2, #56	@ 0x38
 8001f06:	4013      	ands	r3, r2
 8001f08:	2b10      	cmp	r3, #16
 8001f0a:	d100      	bne.n	8001f0e <HAL_RCC_OscConfig+0x526>
 8001f0c:	e07b      	b.n	8002006 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d156      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f16:	4b3f      	ldr	r3, [pc, #252]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	4b3e      	ldr	r3, [pc, #248]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f1c:	4942      	ldr	r1, [pc, #264]	@ (8002028 <HAL_RCC_OscConfig+0x640>)
 8001f1e:	400a      	ands	r2, r1
 8001f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f22:	f7fe ff35 	bl	8000d90 <HAL_GetTick>
 8001f26:	0003      	movs	r3, r0
 8001f28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2c:	f7fe ff30 	bl	8000d90 <HAL_GetTick>
 8001f30:	0002      	movs	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e0ae      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f3e:	4b35      	ldr	r3, [pc, #212]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	049b      	lsls	r3, r3, #18
 8001f46:	4013      	ands	r3, r2
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f4a:	4b32      	ldr	r3, [pc, #200]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	4a37      	ldr	r2, [pc, #220]	@ (800202c <HAL_RCC_OscConfig+0x644>)
 8001f50:	4013      	ands	r3, r2
 8001f52:	0019      	movs	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	431a      	orrs	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f70:	431a      	orrs	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f76:	431a      	orrs	r2, r3
 8001f78:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f7e:	4b25      	ldr	r3, [pc, #148]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	4b24      	ldr	r3, [pc, #144]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f84:	2180      	movs	r1, #128	@ 0x80
 8001f86:	0449      	lsls	r1, r1, #17
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001f8c:	4b21      	ldr	r3, [pc, #132]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	4b20      	ldr	r3, [pc, #128]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001f92:	2180      	movs	r1, #128	@ 0x80
 8001f94:	0549      	lsls	r1, r1, #21
 8001f96:	430a      	orrs	r2, r1
 8001f98:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9a:	f7fe fef9 	bl	8000d90 <HAL_GetTick>
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa4:	f7fe fef4 	bl	8000d90 <HAL_GetTick>
 8001fa8:	0002      	movs	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e072      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fb6:	4b17      	ldr	r3, [pc, #92]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	2380      	movs	r3, #128	@ 0x80
 8001fbc:	049b      	lsls	r3, r3, #18
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d0f0      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x5bc>
 8001fc2:	e06a      	b.n	800209a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc4:	4b13      	ldr	r3, [pc, #76]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001fca:	4917      	ldr	r1, [pc, #92]	@ (8002028 <HAL_RCC_OscConfig+0x640>)
 8001fcc:	400a      	ands	r2, r1
 8001fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd0:	f7fe fede 	bl	8000d90 <HAL_GetTick>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fda:	f7fe fed9 	bl	8000d90 <HAL_GetTick>
 8001fde:	0002      	movs	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e057      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fec:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	049b      	lsls	r3, r3, #18
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d1f0      	bne.n	8001fda <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001ff8:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001ffa:	68da      	ldr	r2, [r3, #12]
 8001ffc:	4b05      	ldr	r3, [pc, #20]	@ (8002014 <HAL_RCC_OscConfig+0x62c>)
 8001ffe:	490c      	ldr	r1, [pc, #48]	@ (8002030 <HAL_RCC_OscConfig+0x648>)
 8002000:	400a      	ands	r2, r1
 8002002:	60da      	str	r2, [r3, #12]
 8002004:	e049      	b.n	800209a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a1b      	ldr	r3, [r3, #32]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d112      	bne.n	8002034 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e044      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
 8002012:	46c0      	nop			@ (mov r8, r8)
 8002014:	40021000 	.word	0x40021000
 8002018:	40007000 	.word	0x40007000
 800201c:	00001388 	.word	0x00001388
 8002020:	efffffff 	.word	0xefffffff
 8002024:	ffbfffff 	.word	0xffbfffff
 8002028:	feffffff 	.word	0xfeffffff
 800202c:	11c1808c 	.word	0x11c1808c
 8002030:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002034:	4b1b      	ldr	r3, [pc, #108]	@ (80020a4 <HAL_RCC_OscConfig+0x6bc>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	2203      	movs	r2, #3
 800203e:	401a      	ands	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002044:	429a      	cmp	r2, r3
 8002046:	d126      	bne.n	8002096 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	2270      	movs	r2, #112	@ 0x70
 800204c:	401a      	ands	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002052:	429a      	cmp	r2, r3
 8002054:	d11f      	bne.n	8002096 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	23fe      	movs	r3, #254	@ 0xfe
 800205a:	01db      	lsls	r3, r3, #7
 800205c:	401a      	ands	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002062:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002064:	429a      	cmp	r2, r3
 8002066:	d116      	bne.n	8002096 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	23f8      	movs	r3, #248	@ 0xf8
 800206c:	039b      	lsls	r3, r3, #14
 800206e:	401a      	ands	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002074:	429a      	cmp	r2, r3
 8002076:	d10e      	bne.n	8002096 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	23e0      	movs	r3, #224	@ 0xe0
 800207c:	051b      	lsls	r3, r3, #20
 800207e:	401a      	ands	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002084:	429a      	cmp	r2, r3
 8002086:	d106      	bne.n	8002096 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	0f5b      	lsrs	r3, r3, #29
 800208c:	075a      	lsls	r2, r3, #29
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002092:	429a      	cmp	r2, r3
 8002094:	d001      	beq.n	800209a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e000      	b.n	800209c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
}
 800209c:	0018      	movs	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	b008      	add	sp, #32
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40021000 	.word	0x40021000

080020a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d101      	bne.n	80020bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e0e9      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020bc:	4b76      	ldr	r3, [pc, #472]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2207      	movs	r2, #7
 80020c2:	4013      	ands	r3, r2
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d91e      	bls.n	8002108 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ca:	4b73      	ldr	r3, [pc, #460]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2207      	movs	r2, #7
 80020d0:	4393      	bics	r3, r2
 80020d2:	0019      	movs	r1, r3
 80020d4:	4b70      	ldr	r3, [pc, #448]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020dc:	f7fe fe58 	bl	8000d90 <HAL_GetTick>
 80020e0:	0003      	movs	r3, r0
 80020e2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020e4:	e009      	b.n	80020fa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e6:	f7fe fe53 	bl	8000d90 <HAL_GetTick>
 80020ea:	0002      	movs	r2, r0
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	4a6a      	ldr	r2, [pc, #424]	@ (800229c <HAL_RCC_ClockConfig+0x1f4>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e0ca      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020fa:	4b67      	ldr	r3, [pc, #412]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2207      	movs	r2, #7
 8002100:	4013      	ands	r3, r2
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d1ee      	bne.n	80020e6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2202      	movs	r2, #2
 800210e:	4013      	ands	r3, r2
 8002110:	d015      	beq.n	800213e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2204      	movs	r2, #4
 8002118:	4013      	ands	r3, r2
 800211a:	d006      	beq.n	800212a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800211c:	4b60      	ldr	r3, [pc, #384]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	4b5f      	ldr	r3, [pc, #380]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 8002122:	21e0      	movs	r1, #224	@ 0xe0
 8002124:	01c9      	lsls	r1, r1, #7
 8002126:	430a      	orrs	r2, r1
 8002128:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800212a:	4b5d      	ldr	r3, [pc, #372]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	4a5d      	ldr	r2, [pc, #372]	@ (80022a4 <HAL_RCC_ClockConfig+0x1fc>)
 8002130:	4013      	ands	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	4b59      	ldr	r3, [pc, #356]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800213a:	430a      	orrs	r2, r1
 800213c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2201      	movs	r2, #1
 8002144:	4013      	ands	r3, r2
 8002146:	d057      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d107      	bne.n	8002160 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002150:	4b53      	ldr	r3, [pc, #332]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	2380      	movs	r3, #128	@ 0x80
 8002156:	029b      	lsls	r3, r3, #10
 8002158:	4013      	ands	r3, r2
 800215a:	d12b      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e097      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d107      	bne.n	8002178 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002168:	4b4d      	ldr	r3, [pc, #308]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	2380      	movs	r3, #128	@ 0x80
 800216e:	049b      	lsls	r3, r3, #18
 8002170:	4013      	ands	r3, r2
 8002172:	d11f      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e08b      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d107      	bne.n	8002190 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002180:	4b47      	ldr	r3, [pc, #284]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	2380      	movs	r3, #128	@ 0x80
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	4013      	ands	r3, r2
 800218a:	d113      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e07f      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b03      	cmp	r3, #3
 8002196:	d106      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002198:	4b41      	ldr	r3, [pc, #260]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800219a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219c:	2202      	movs	r2, #2
 800219e:	4013      	ands	r3, r2
 80021a0:	d108      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e074      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021a6:	4b3e      	ldr	r3, [pc, #248]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 80021a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	d101      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e06d      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021b4:	4b3a      	ldr	r3, [pc, #232]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2207      	movs	r2, #7
 80021ba:	4393      	bics	r3, r2
 80021bc:	0019      	movs	r1, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	4b37      	ldr	r3, [pc, #220]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 80021c4:	430a      	orrs	r2, r1
 80021c6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021c8:	f7fe fde2 	bl	8000d90 <HAL_GetTick>
 80021cc:	0003      	movs	r3, r0
 80021ce:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d0:	e009      	b.n	80021e6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d2:	f7fe fddd 	bl	8000d90 <HAL_GetTick>
 80021d6:	0002      	movs	r2, r0
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	4a2f      	ldr	r2, [pc, #188]	@ (800229c <HAL_RCC_ClockConfig+0x1f4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e054      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e6:	4b2e      	ldr	r3, [pc, #184]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2238      	movs	r2, #56	@ 0x38
 80021ec:	401a      	ands	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d1ec      	bne.n	80021d2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021f8:	4b27      	ldr	r3, [pc, #156]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2207      	movs	r2, #7
 80021fe:	4013      	ands	r3, r2
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d21e      	bcs.n	8002244 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002206:	4b24      	ldr	r3, [pc, #144]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2207      	movs	r2, #7
 800220c:	4393      	bics	r3, r2
 800220e:	0019      	movs	r1, r3
 8002210:	4b21      	ldr	r3, [pc, #132]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002218:	f7fe fdba 	bl	8000d90 <HAL_GetTick>
 800221c:	0003      	movs	r3, r0
 800221e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002220:	e009      	b.n	8002236 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002222:	f7fe fdb5 	bl	8000d90 <HAL_GetTick>
 8002226:	0002      	movs	r2, r0
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_RCC_ClockConfig+0x1f4>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e02c      	b.n	8002290 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002236:	4b18      	ldr	r3, [pc, #96]	@ (8002298 <HAL_RCC_ClockConfig+0x1f0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2207      	movs	r2, #7
 800223c:	4013      	ands	r3, r2
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	429a      	cmp	r2, r3
 8002242:	d1ee      	bne.n	8002222 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2204      	movs	r2, #4
 800224a:	4013      	ands	r3, r2
 800224c:	d009      	beq.n	8002262 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800224e:	4b14      	ldr	r3, [pc, #80]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	4a15      	ldr	r2, [pc, #84]	@ (80022a8 <HAL_RCC_ClockConfig+0x200>)
 8002254:	4013      	ands	r3, r2
 8002256:	0019      	movs	r1, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	4b10      	ldr	r3, [pc, #64]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800225e:	430a      	orrs	r2, r1
 8002260:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002262:	f000 f829 	bl	80022b8 <HAL_RCC_GetSysClockFreq>
 8002266:	0001      	movs	r1, r0
 8002268:	4b0d      	ldr	r3, [pc, #52]	@ (80022a0 <HAL_RCC_ClockConfig+0x1f8>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	220f      	movs	r2, #15
 8002270:	401a      	ands	r2, r3
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <HAL_RCC_ClockConfig+0x204>)
 8002274:	0092      	lsls	r2, r2, #2
 8002276:	58d3      	ldr	r3, [r2, r3]
 8002278:	221f      	movs	r2, #31
 800227a:	4013      	ands	r3, r2
 800227c:	000a      	movs	r2, r1
 800227e:	40da      	lsrs	r2, r3
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_RCC_ClockConfig+0x208>)
 8002282:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002284:	4b0b      	ldr	r3, [pc, #44]	@ (80022b4 <HAL_RCC_ClockConfig+0x20c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	0018      	movs	r0, r3
 800228a:	f7fe fd25 	bl	8000cd8 <HAL_InitTick>
 800228e:	0003      	movs	r3, r0
}
 8002290:	0018      	movs	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	b004      	add	sp, #16
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40022000 	.word	0x40022000
 800229c:	00001388 	.word	0x00001388
 80022a0:	40021000 	.word	0x40021000
 80022a4:	fffff0ff 	.word	0xfffff0ff
 80022a8:	ffff8fff 	.word	0xffff8fff
 80022ac:	08005300 	.word	0x08005300
 80022b0:	20000068 	.word	0x20000068
 80022b4:	2000006c 	.word	0x2000006c

080022b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022be:	4b3c      	ldr	r3, [pc, #240]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	2238      	movs	r2, #56	@ 0x38
 80022c4:	4013      	ands	r3, r2
 80022c6:	d10f      	bne.n	80022e8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80022c8:	4b39      	ldr	r3, [pc, #228]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0adb      	lsrs	r3, r3, #11
 80022ce:	2207      	movs	r2, #7
 80022d0:	4013      	ands	r3, r2
 80022d2:	2201      	movs	r2, #1
 80022d4:	409a      	lsls	r2, r3
 80022d6:	0013      	movs	r3, r2
 80022d8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80022da:	6839      	ldr	r1, [r7, #0]
 80022dc:	4835      	ldr	r0, [pc, #212]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80022de:	f7fd ff11 	bl	8000104 <__udivsi3>
 80022e2:	0003      	movs	r3, r0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	e05d      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022e8:	4b31      	ldr	r3, [pc, #196]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2238      	movs	r2, #56	@ 0x38
 80022ee:	4013      	ands	r3, r2
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	d102      	bne.n	80022fa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022f4:	4b30      	ldr	r3, [pc, #192]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x100>)
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	e054      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022fa:	4b2d      	ldr	r3, [pc, #180]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2238      	movs	r2, #56	@ 0x38
 8002300:	4013      	ands	r3, r2
 8002302:	2b10      	cmp	r3, #16
 8002304:	d138      	bne.n	8002378 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002306:	4b2a      	ldr	r3, [pc, #168]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	2203      	movs	r2, #3
 800230c:	4013      	ands	r3, r2
 800230e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002310:	4b27      	ldr	r3, [pc, #156]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	091b      	lsrs	r3, r3, #4
 8002316:	2207      	movs	r2, #7
 8002318:	4013      	ands	r3, r2
 800231a:	3301      	adds	r3, #1
 800231c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b03      	cmp	r3, #3
 8002322:	d10d      	bne.n	8002340 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002324:	68b9      	ldr	r1, [r7, #8]
 8002326:	4824      	ldr	r0, [pc, #144]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002328:	f7fd feec 	bl	8000104 <__udivsi3>
 800232c:	0003      	movs	r3, r0
 800232e:	0019      	movs	r1, r3
 8002330:	4b1f      	ldr	r3, [pc, #124]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	0a1b      	lsrs	r3, r3, #8
 8002336:	227f      	movs	r2, #127	@ 0x7f
 8002338:	4013      	ands	r3, r2
 800233a:	434b      	muls	r3, r1
 800233c:	617b      	str	r3, [r7, #20]
        break;
 800233e:	e00d      	b.n	800235c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002340:	68b9      	ldr	r1, [r7, #8]
 8002342:	481c      	ldr	r0, [pc, #112]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002344:	f7fd fede 	bl	8000104 <__udivsi3>
 8002348:	0003      	movs	r3, r0
 800234a:	0019      	movs	r1, r3
 800234c:	4b18      	ldr	r3, [pc, #96]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	0a1b      	lsrs	r3, r3, #8
 8002352:	227f      	movs	r2, #127	@ 0x7f
 8002354:	4013      	ands	r3, r2
 8002356:	434b      	muls	r3, r1
 8002358:	617b      	str	r3, [r7, #20]
        break;
 800235a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800235c:	4b14      	ldr	r3, [pc, #80]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	0f5b      	lsrs	r3, r3, #29
 8002362:	2207      	movs	r2, #7
 8002364:	4013      	ands	r3, r2
 8002366:	3301      	adds	r3, #1
 8002368:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	6978      	ldr	r0, [r7, #20]
 800236e:	f7fd fec9 	bl	8000104 <__udivsi3>
 8002372:	0003      	movs	r3, r0
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	e015      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002378:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2238      	movs	r2, #56	@ 0x38
 800237e:	4013      	ands	r3, r2
 8002380:	2b20      	cmp	r3, #32
 8002382:	d103      	bne.n	800238c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002384:	2380      	movs	r3, #128	@ 0x80
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	e00b      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800238c:	4b08      	ldr	r3, [pc, #32]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2238      	movs	r2, #56	@ 0x38
 8002392:	4013      	ands	r3, r2
 8002394:	2b18      	cmp	r3, #24
 8002396:	d103      	bne.n	80023a0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002398:	23fa      	movs	r3, #250	@ 0xfa
 800239a:	01db      	lsls	r3, r3, #7
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	e001      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80023a4:	693b      	ldr	r3, [r7, #16]
}
 80023a6:	0018      	movs	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b006      	add	sp, #24
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	40021000 	.word	0x40021000
 80023b4:	00f42400 	.word	0x00f42400
 80023b8:	007a1200 	.word	0x007a1200

080023bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80023c4:	2313      	movs	r3, #19
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023cc:	2312      	movs	r3, #18
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	2200      	movs	r2, #0
 80023d2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	029b      	lsls	r3, r3, #10
 80023dc:	4013      	ands	r3, r2
 80023de:	d100      	bne.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80023e0:	e0ad      	b.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e2:	2011      	movs	r0, #17
 80023e4:	183b      	adds	r3, r7, r0
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b47      	ldr	r3, [pc, #284]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023ee:	2380      	movs	r3, #128	@ 0x80
 80023f0:	055b      	lsls	r3, r3, #21
 80023f2:	4013      	ands	r3, r2
 80023f4:	d110      	bne.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	4b44      	ldr	r3, [pc, #272]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023fa:	4b43      	ldr	r3, [pc, #268]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023fc:	2180      	movs	r1, #128	@ 0x80
 80023fe:	0549      	lsls	r1, r1, #21
 8002400:	430a      	orrs	r2, r1
 8002402:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002404:	4b40      	ldr	r3, [pc, #256]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002406:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002408:	2380      	movs	r3, #128	@ 0x80
 800240a:	055b      	lsls	r3, r3, #21
 800240c:	4013      	ands	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002412:	183b      	adds	r3, r7, r0
 8002414:	2201      	movs	r2, #1
 8002416:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002418:	4b3c      	ldr	r3, [pc, #240]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b3b      	ldr	r3, [pc, #236]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800241e:	2180      	movs	r1, #128	@ 0x80
 8002420:	0049      	lsls	r1, r1, #1
 8002422:	430a      	orrs	r2, r1
 8002424:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002426:	f7fe fcb3 	bl	8000d90 <HAL_GetTick>
 800242a:	0003      	movs	r3, r0
 800242c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800242e:	e00b      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002430:	f7fe fcae 	bl	8000d90 <HAL_GetTick>
 8002434:	0002      	movs	r2, r0
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d904      	bls.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800243e:	2313      	movs	r3, #19
 8002440:	18fb      	adds	r3, r7, r3
 8002442:	2203      	movs	r2, #3
 8002444:	701a      	strb	r2, [r3, #0]
        break;
 8002446:	e005      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002448:	4b30      	ldr	r3, [pc, #192]	@ (800250c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	4013      	ands	r3, r2
 8002452:	d0ed      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002454:	2313      	movs	r3, #19
 8002456:	18fb      	adds	r3, r7, r3
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d15e      	bne.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800245e:	4b2a      	ldr	r3, [pc, #168]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002460:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002462:	23c0      	movs	r3, #192	@ 0xc0
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4013      	ands	r3, r2
 8002468:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d019      	beq.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	697a      	ldr	r2, [r7, #20]
 8002476:	429a      	cmp	r2, r3
 8002478:	d014      	beq.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800247a:	4b23      	ldr	r3, [pc, #140]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800247c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800247e:	4a24      	ldr	r2, [pc, #144]	@ (8002510 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002480:	4013      	ands	r3, r2
 8002482:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002484:	4b20      	ldr	r3, [pc, #128]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002486:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002488:	4b1f      	ldr	r3, [pc, #124]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800248a:	2180      	movs	r1, #128	@ 0x80
 800248c:	0249      	lsls	r1, r1, #9
 800248e:	430a      	orrs	r2, r1
 8002490:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002492:	4b1d      	ldr	r3, [pc, #116]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002494:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002496:	4b1c      	ldr	r3, [pc, #112]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002498:	491e      	ldr	r1, [pc, #120]	@ (8002514 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800249a:	400a      	ands	r2, r1
 800249c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800249e:	4b1a      	ldr	r3, [pc, #104]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2201      	movs	r2, #1
 80024a8:	4013      	ands	r3, r2
 80024aa:	d016      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ac:	f7fe fc70 	bl	8000d90 <HAL_GetTick>
 80024b0:	0003      	movs	r3, r0
 80024b2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024b4:	e00c      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024b6:	f7fe fc6b 	bl	8000d90 <HAL_GetTick>
 80024ba:	0002      	movs	r2, r0
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	4a15      	ldr	r2, [pc, #84]	@ (8002518 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d904      	bls.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80024c6:	2313      	movs	r3, #19
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	2203      	movs	r2, #3
 80024cc:	701a      	strb	r2, [r3, #0]
            break;
 80024ce:	e004      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	2202      	movs	r2, #2
 80024d6:	4013      	ands	r3, r2
 80024d8:	d0ed      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80024da:	2313      	movs	r3, #19
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10a      	bne.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024e4:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e8:	4a09      	ldr	r2, [pc, #36]	@ (8002510 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	0019      	movs	r1, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024f2:	4b05      	ldr	r3, [pc, #20]	@ (8002508 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024f4:	430a      	orrs	r2, r1
 80024f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024f8:	e016      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80024fa:	2312      	movs	r3, #18
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	2213      	movs	r2, #19
 8002500:	18ba      	adds	r2, r7, r2
 8002502:	7812      	ldrb	r2, [r2, #0]
 8002504:	701a      	strb	r2, [r3, #0]
 8002506:	e00f      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002508:	40021000 	.word	0x40021000
 800250c:	40007000 	.word	0x40007000
 8002510:	fffffcff 	.word	0xfffffcff
 8002514:	fffeffff 	.word	0xfffeffff
 8002518:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800251c:	2312      	movs	r3, #18
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	2213      	movs	r2, #19
 8002522:	18ba      	adds	r2, r7, r2
 8002524:	7812      	ldrb	r2, [r2, #0]
 8002526:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002528:	2311      	movs	r3, #17
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d105      	bne.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002532:	4bb6      	ldr	r3, [pc, #728]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002534:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002536:	4bb5      	ldr	r3, [pc, #724]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002538:	49b5      	ldr	r1, [pc, #724]	@ (8002810 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800253a:	400a      	ands	r2, r1
 800253c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2201      	movs	r2, #1
 8002544:	4013      	ands	r3, r2
 8002546:	d009      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002548:	4bb0      	ldr	r3, [pc, #704]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800254a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800254c:	2203      	movs	r2, #3
 800254e:	4393      	bics	r3, r2
 8002550:	0019      	movs	r1, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	4bad      	ldr	r3, [pc, #692]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002558:	430a      	orrs	r2, r1
 800255a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2202      	movs	r2, #2
 8002562:	4013      	ands	r3, r2
 8002564:	d009      	beq.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002566:	4ba9      	ldr	r3, [pc, #676]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800256a:	220c      	movs	r2, #12
 800256c:	4393      	bics	r3, r2
 800256e:	0019      	movs	r1, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	4ba5      	ldr	r3, [pc, #660]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002576:	430a      	orrs	r2, r1
 8002578:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2204      	movs	r2, #4
 8002580:	4013      	ands	r3, r2
 8002582:	d009      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002584:	4ba1      	ldr	r3, [pc, #644]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002588:	2230      	movs	r2, #48	@ 0x30
 800258a:	4393      	bics	r3, r2
 800258c:	0019      	movs	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	4b9e      	ldr	r3, [pc, #632]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002594:	430a      	orrs	r2, r1
 8002596:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2210      	movs	r2, #16
 800259e:	4013      	ands	r3, r2
 80025a0:	d009      	beq.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025a2:	4b9a      	ldr	r3, [pc, #616]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a6:	4a9b      	ldr	r2, [pc, #620]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80025a8:	4013      	ands	r3, r2
 80025aa:	0019      	movs	r1, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	4b96      	ldr	r3, [pc, #600]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025b2:	430a      	orrs	r2, r1
 80025b4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	015b      	lsls	r3, r3, #5
 80025be:	4013      	ands	r3, r2
 80025c0:	d009      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80025c2:	4b92      	ldr	r3, [pc, #584]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c6:	4a94      	ldr	r2, [pc, #592]	@ (8002818 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	0019      	movs	r1, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	695a      	ldr	r2, [r3, #20]
 80025d0:	4b8e      	ldr	r3, [pc, #568]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025d2:	430a      	orrs	r2, r1
 80025d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	2380      	movs	r3, #128	@ 0x80
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4013      	ands	r3, r2
 80025e0:	d009      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80025e2:	4b8a      	ldr	r3, [pc, #552]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e6:	4a8d      	ldr	r2, [pc, #564]	@ (800281c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80025e8:	4013      	ands	r3, r2
 80025ea:	0019      	movs	r1, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025f0:	4b86      	ldr	r3, [pc, #536]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025f2:	430a      	orrs	r2, r1
 80025f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	2380      	movs	r3, #128	@ 0x80
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4013      	ands	r3, r2
 8002600:	d009      	beq.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002602:	4b82      	ldr	r3, [pc, #520]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002606:	4a86      	ldr	r2, [pc, #536]	@ (8002820 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8002608:	4013      	ands	r3, r2
 800260a:	0019      	movs	r1, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002610:	4b7e      	ldr	r3, [pc, #504]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002612:	430a      	orrs	r2, r1
 8002614:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2220      	movs	r2, #32
 800261c:	4013      	ands	r3, r2
 800261e:	d009      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002620:	4b7a      	ldr	r3, [pc, #488]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002624:	4a7f      	ldr	r2, [pc, #508]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002626:	4013      	ands	r3, r2
 8002628:	0019      	movs	r1, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	699a      	ldr	r2, [r3, #24]
 800262e:	4b77      	ldr	r3, [pc, #476]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002630:	430a      	orrs	r2, r1
 8002632:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2240      	movs	r2, #64	@ 0x40
 800263a:	4013      	ands	r3, r2
 800263c:	d009      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800263e:	4b73      	ldr	r3, [pc, #460]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002642:	4a79      	ldr	r2, [pc, #484]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002644:	4013      	ands	r3, r2
 8002646:	0019      	movs	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69da      	ldr	r2, [r3, #28]
 800264c:	4b6f      	ldr	r3, [pc, #444]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800264e:	430a      	orrs	r2, r1
 8002650:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	01db      	lsls	r3, r3, #7
 800265a:	4013      	ands	r3, r2
 800265c:	d015      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800265e:	4b6b      	ldr	r3, [pc, #428]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	0899      	lsrs	r1, r3, #2
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800266a:	4b68      	ldr	r3, [pc, #416]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800266c:	430a      	orrs	r2, r1
 800266e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002674:	2380      	movs	r3, #128	@ 0x80
 8002676:	05db      	lsls	r3, r3, #23
 8002678:	429a      	cmp	r2, r3
 800267a:	d106      	bne.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800267c:	4b63      	ldr	r3, [pc, #396]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800267e:	68da      	ldr	r2, [r3, #12]
 8002680:	4b62      	ldr	r3, [pc, #392]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002682:	2180      	movs	r1, #128	@ 0x80
 8002684:	0249      	lsls	r1, r1, #9
 8002686:	430a      	orrs	r2, r1
 8002688:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	2380      	movs	r3, #128	@ 0x80
 8002690:	031b      	lsls	r3, r3, #12
 8002692:	4013      	ands	r3, r2
 8002694:	d009      	beq.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002696:	4b5d      	ldr	r3, [pc, #372]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800269a:	2240      	movs	r2, #64	@ 0x40
 800269c:	4393      	bics	r3, r2
 800269e:	0019      	movs	r1, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026a4:	4b59      	ldr	r3, [pc, #356]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026a6:	430a      	orrs	r2, r1
 80026a8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	2380      	movs	r3, #128	@ 0x80
 80026b0:	039b      	lsls	r3, r3, #14
 80026b2:	4013      	ands	r3, r2
 80026b4:	d016      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80026b6:	4b55      	ldr	r3, [pc, #340]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ba:	4a5c      	ldr	r2, [pc, #368]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80026bc:	4013      	ands	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026c4:	4b51      	ldr	r3, [pc, #324]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026c6:	430a      	orrs	r2, r1
 80026c8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026ce:	2380      	movs	r3, #128	@ 0x80
 80026d0:	03db      	lsls	r3, r3, #15
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d106      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80026d6:	4b4d      	ldr	r3, [pc, #308]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	4b4c      	ldr	r3, [pc, #304]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026dc:	2180      	movs	r1, #128	@ 0x80
 80026de:	0449      	lsls	r1, r1, #17
 80026e0:	430a      	orrs	r2, r1
 80026e2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	03db      	lsls	r3, r3, #15
 80026ec:	4013      	ands	r3, r2
 80026ee:	d016      	beq.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80026f0:	4b46      	ldr	r3, [pc, #280]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f4:	4a4e      	ldr	r2, [pc, #312]	@ (8002830 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	0019      	movs	r1, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026fe:	4b43      	ldr	r3, [pc, #268]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002700:	430a      	orrs	r2, r1
 8002702:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002708:	2380      	movs	r3, #128	@ 0x80
 800270a:	045b      	lsls	r3, r3, #17
 800270c:	429a      	cmp	r2, r3
 800270e:	d106      	bne.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002710:	4b3e      	ldr	r3, [pc, #248]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002712:	68da      	ldr	r2, [r3, #12]
 8002714:	4b3d      	ldr	r3, [pc, #244]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002716:	2180      	movs	r1, #128	@ 0x80
 8002718:	0449      	lsls	r1, r1, #17
 800271a:	430a      	orrs	r2, r1
 800271c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	2380      	movs	r3, #128	@ 0x80
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	4013      	ands	r3, r2
 8002728:	d014      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800272a:	4b38      	ldr	r3, [pc, #224]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800272c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272e:	2203      	movs	r2, #3
 8002730:	4393      	bics	r3, r2
 8002732:	0019      	movs	r1, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a1a      	ldr	r2, [r3, #32]
 8002738:	4b34      	ldr	r3, [pc, #208]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800273a:	430a      	orrs	r2, r1
 800273c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d106      	bne.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002746:	4b31      	ldr	r3, [pc, #196]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	4b30      	ldr	r3, [pc, #192]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800274c:	2180      	movs	r1, #128	@ 0x80
 800274e:	0249      	lsls	r1, r1, #9
 8002750:	430a      	orrs	r2, r1
 8002752:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	@ 0x80
 800275a:	019b      	lsls	r3, r3, #6
 800275c:	4013      	ands	r3, r2
 800275e:	d014      	beq.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002760:	4b2a      	ldr	r3, [pc, #168]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002764:	220c      	movs	r2, #12
 8002766:	4393      	bics	r3, r2
 8002768:	0019      	movs	r1, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800276e:	4b27      	ldr	r3, [pc, #156]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002770:	430a      	orrs	r2, r1
 8002772:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	2b04      	cmp	r3, #4
 800277a:	d106      	bne.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800277c:	4b23      	ldr	r3, [pc, #140]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	4b22      	ldr	r3, [pc, #136]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002782:	2180      	movs	r1, #128	@ 0x80
 8002784:	0249      	lsls	r1, r1, #9
 8002786:	430a      	orrs	r2, r1
 8002788:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	045b      	lsls	r3, r3, #17
 8002792:	4013      	ands	r3, r2
 8002794:	d016      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002796:	4b1d      	ldr	r3, [pc, #116]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279a:	4a22      	ldr	r2, [pc, #136]	@ (8002824 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800279c:	4013      	ands	r3, r2
 800279e:	0019      	movs	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027a4:	4b19      	ldr	r3, [pc, #100]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027a6:	430a      	orrs	r2, r1
 80027a8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027ae:	2380      	movs	r3, #128	@ 0x80
 80027b0:	019b      	lsls	r3, r3, #6
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d106      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80027b6:	4b15      	ldr	r3, [pc, #84]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	4b14      	ldr	r3, [pc, #80]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027bc:	2180      	movs	r1, #128	@ 0x80
 80027be:	0449      	lsls	r1, r1, #17
 80027c0:	430a      	orrs	r2, r1
 80027c2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	2380      	movs	r3, #128	@ 0x80
 80027ca:	049b      	lsls	r3, r3, #18
 80027cc:	4013      	ands	r3, r2
 80027ce:	d016      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80027d0:	4b0e      	ldr	r3, [pc, #56]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d4:	4a10      	ldr	r2, [pc, #64]	@ (8002818 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80027d6:	4013      	ands	r3, r2
 80027d8:	0019      	movs	r1, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027de:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027e0:	430a      	orrs	r2, r1
 80027e2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027e8:	2380      	movs	r3, #128	@ 0x80
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d106      	bne.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80027f0:	4b06      	ldr	r3, [pc, #24]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	4b05      	ldr	r3, [pc, #20]	@ (800280c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027f6:	2180      	movs	r1, #128	@ 0x80
 80027f8:	0449      	lsls	r1, r1, #17
 80027fa:	430a      	orrs	r2, r1
 80027fc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80027fe:	2312      	movs	r3, #18
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	781b      	ldrb	r3, [r3, #0]
}
 8002804:	0018      	movs	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	b006      	add	sp, #24
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40021000 	.word	0x40021000
 8002810:	efffffff 	.word	0xefffffff
 8002814:	fffff3ff 	.word	0xfffff3ff
 8002818:	fffffcff 	.word	0xfffffcff
 800281c:	fff3ffff 	.word	0xfff3ffff
 8002820:	ffcfffff 	.word	0xffcfffff
 8002824:	ffffcfff 	.word	0xffffcfff
 8002828:	ffff3fff 	.word	0xffff3fff
 800282c:	ffbfffff 	.word	0xffbfffff
 8002830:	feffffff 	.word	0xfeffffff

08002834 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002842:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <USB_EnableGlobalInt+0x24>)
 8002844:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	0018      	movs	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	b004      	add	sp, #16
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	0000bf80 	.word	0x0000bf80

0800285c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002864:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <USB_DisableGlobalInt+0x24>)
 8002866:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	43d2      	mvns	r2, r2
 8002870:	401a      	ands	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	0018      	movs	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	b004      	add	sp, #16
 800287e:	bd80      	pop	{r7, pc}
 8002880:	0000bf80 	.word	0x0000bf80

08002884 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	000a      	movs	r2, r1
 800288e:	1cfb      	adds	r3, r7, #3
 8002890:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8002892:	1cfb      	adds	r3, r7, #3
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d106      	bne.n	80028a8 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	085a      	lsrs	r2, r3, #1
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80028a6:	e00d      	b.n	80028c4 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 80028a8:	1cfb      	adds	r3, r7, #3
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d107      	bne.n	80028c0 <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	2280      	movs	r2, #128	@ 0x80
 80028b6:	0612      	lsls	r2, r2, #24
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80028be:	e001      	b.n	80028c4 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	0018      	movs	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b002      	add	sp, #8
 80028cc:	bd80      	pop	{r7, pc}

080028ce <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 80028ce:	b084      	sub	sp, #16
 80028d0:	b5b0      	push	{r4, r5, r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	2004      	movs	r0, #4
 80028da:	2420      	movs	r4, #32
 80028dc:	1900      	adds	r0, r0, r4
 80028de:	19c0      	adds	r0, r0, r7
 80028e0:	6001      	str	r1, [r0, #0]
 80028e2:	6042      	str	r2, [r0, #4]
 80028e4:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f0:	2201      	movs	r2, #1
 80028f2:	4393      	bics	r3, r2
 80028f4:	001a      	movs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 80028fa:	250f      	movs	r5, #15
 80028fc:	197c      	adds	r4, r7, r5
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2100      	movs	r1, #0
 8002902:	0018      	movs	r0, r3
 8002904:	f7ff ffbe 	bl	8002884 <USB_SetCurrentMode>
 8002908:	0003      	movs	r3, r0
 800290a:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8002912:	197b      	adds	r3, r7, r5
 8002914:	781b      	ldrb	r3, [r3, #0]
}
 8002916:	0018      	movs	r0, r3
 8002918:	46bd      	mov	sp, r7
 800291a:	b004      	add	sp, #16
 800291c:	bcb0      	pop	{r4, r5, r7}
 800291e:	bc08      	pop	{r3}
 8002920:	b004      	add	sp, #16
 8002922:	4718      	bx	r3

08002924 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b09e      	sub	sp, #120	@ 0x78
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800292e:	2377      	movs	r3, #119	@ 0x77
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	18d3      	adds	r3, r2, r3
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4adc      	ldr	r2, [pc, #880]	@ (8002cb4 <USB_ActivateEndpoint+0x390>)
 8002944:	4013      	ands	r3, r2
 8002946:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	78db      	ldrb	r3, [r3, #3]
 800294c:	2b03      	cmp	r3, #3
 800294e:	d00e      	beq.n	800296e <USB_ActivateEndpoint+0x4a>
 8002950:	dc19      	bgt.n	8002986 <USB_ActivateEndpoint+0x62>
 8002952:	2b02      	cmp	r3, #2
 8002954:	d01c      	beq.n	8002990 <USB_ActivateEndpoint+0x6c>
 8002956:	dc16      	bgt.n	8002986 <USB_ActivateEndpoint+0x62>
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <USB_ActivateEndpoint+0x3e>
 800295c:	2b01      	cmp	r3, #1
 800295e:	d00c      	beq.n	800297a <USB_ActivateEndpoint+0x56>
 8002960:	e011      	b.n	8002986 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8002962:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002964:	2280      	movs	r2, #128	@ 0x80
 8002966:	0092      	lsls	r2, r2, #2
 8002968:	4313      	orrs	r3, r2
 800296a:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800296c:	e011      	b.n	8002992 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800296e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002970:	22c0      	movs	r2, #192	@ 0xc0
 8002972:	00d2      	lsls	r2, r2, #3
 8002974:	4313      	orrs	r3, r2
 8002976:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8002978:	e00b      	b.n	8002992 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800297a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800297c:	2280      	movs	r2, #128	@ 0x80
 800297e:	00d2      	lsls	r2, r2, #3
 8002980:	4313      	orrs	r3, r2
 8002982:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8002984:	e005      	b.n	8002992 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8002986:	2377      	movs	r3, #119	@ 0x77
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	2201      	movs	r2, #1
 800298c:	701a      	strb	r2, [r3, #0]
      break;
 800298e:	e000      	b.n	8002992 <USB_ActivateEndpoint+0x6e>
      break;
 8002990:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	18d3      	adds	r3, r2, r3
 800299c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800299e:	49c6      	ldr	r1, [pc, #792]	@ (8002cb8 <USB_ActivateEndpoint+0x394>)
 80029a0:	430a      	orrs	r2, r1
 80029a2:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	18d3      	adds	r3, r2, r3
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4ac2      	ldr	r2, [pc, #776]	@ (8002cbc <USB_ActivateEndpoint+0x398>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	7812      	ldrb	r2, [r2, #0]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	18d3      	adds	r3, r2, r3
 80029c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80029c8:	49bb      	ldr	r1, [pc, #748]	@ (8002cb8 <USB_ActivateEndpoint+0x394>)
 80029ca:	430a      	orrs	r2, r1
 80029cc:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	7b1b      	ldrb	r3, [r3, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d000      	beq.n	80029d8 <USB_ActivateEndpoint+0xb4>
 80029d6:	e155      	b.n	8002c84 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	785b      	ldrb	r3, [r3, #1]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d06e      	beq.n	8002abe <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	4ab6      	ldr	r2, [pc, #728]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 80029e8:	4694      	mov	ip, r2
 80029ea:	4463      	add	r3, ip
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	49b2      	ldr	r1, [pc, #712]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 80029f6:	468c      	mov	ip, r1
 80029f8:	4463      	add	r3, ip
 80029fa:	0c12      	lsrs	r2, r2, #16
 80029fc:	0412      	lsls	r2, r2, #16
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	4aae      	ldr	r2, [pc, #696]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002a08:	4694      	mov	ip, r2
 8002a0a:	4463      	add	r3, ip
 8002a0c:	6819      	ldr	r1, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	88db      	ldrh	r3, [r3, #6]
 8002a12:	089b      	lsrs	r3, r3, #2
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	009a      	lsls	r2, r3, #2
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	48a8      	ldr	r0, [pc, #672]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002a20:	4684      	mov	ip, r0
 8002a22:	4463      	add	r3, ip
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	18d3      	adds	r3, r2, r3
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	2240      	movs	r2, #64	@ 0x40
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d011      	beq.n	8002a62 <USB_ActivateEndpoint+0x13e>
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	18d3      	adds	r3, r2, r3
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a9c      	ldr	r2, [pc, #624]	@ (8002cbc <USB_ActivateEndpoint+0x398>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	18d3      	adds	r3, r2, r3
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	4999      	ldr	r1, [pc, #612]	@ (8002cc4 <USB_ActivateEndpoint+0x3a0>)
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	78db      	ldrb	r3, [r3, #3]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d016      	beq.n	8002a98 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	18d3      	adds	r3, r2, r3
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a94      	ldr	r2, [pc, #592]	@ (8002cc8 <USB_ActivateEndpoint+0x3a4>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	4053      	eors	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	18d3      	adds	r3, r2, r3
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	4989      	ldr	r1, [pc, #548]	@ (8002cb8 <USB_ActivateEndpoint+0x394>)
 8002a92:	430a      	orrs	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e261      	b.n	8002f5c <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	18d3      	adds	r3, r2, r3
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a88      	ldr	r2, [pc, #544]	@ (8002cc8 <USB_ActivateEndpoint+0x3a4>)
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	18d3      	adds	r3, r2, r3
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	4980      	ldr	r1, [pc, #512]	@ (8002cb8 <USB_ActivateEndpoint+0x394>)
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	e24e      	b.n	8002f5c <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4a7e      	ldr	r2, [pc, #504]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002ac6:	4694      	mov	ip, r2
 8002ac8:	4463      	add	r3, ip
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	497b      	ldr	r1, [pc, #492]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002ad4:	468c      	mov	ip, r1
 8002ad6:	4463      	add	r3, ip
 8002ad8:	0c12      	lsrs	r2, r2, #16
 8002ada:	0412      	lsls	r2, r2, #16
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4a76      	ldr	r2, [pc, #472]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002ae6:	4694      	mov	ip, r2
 8002ae8:	4463      	add	r3, ip
 8002aea:	6859      	ldr	r1, [r3, #4]
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	88db      	ldrh	r3, [r3, #6]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	009a      	lsls	r2, r3, #2
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	00db      	lsls	r3, r3, #3
 8002afc:	4870      	ldr	r0, [pc, #448]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002afe:	4684      	mov	ip, r0
 8002b00:	4463      	add	r3, ip
 8002b02:	430a      	orrs	r2, r1
 8002b04:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	4a6c      	ldr	r2, [pc, #432]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002b0e:	4694      	mov	ip, r2
 8002b10:	4463      	add	r3, ip
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	4969      	ldr	r1, [pc, #420]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002b1c:	468c      	mov	ip, r1
 8002b1e:	4463      	add	r3, ip
 8002b20:	0192      	lsls	r2, r2, #6
 8002b22:	0992      	lsrs	r2, r2, #6
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b2c:	d920      	bls.n	8002b70 <USB_ActivateEndpoint+0x24c>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	221f      	movs	r2, #31
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d102      	bne.n	8002b46 <USB_ActivateEndpoint+0x222>
 8002b40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b42:	3b01      	subs	r3, #1
 8002b44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	4a5c      	ldr	r2, [pc, #368]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002b4e:	4694      	mov	ip, r2
 8002b50:	4463      	add	r3, ip
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b56:	069b      	lsls	r3, r3, #26
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4957      	ldr	r1, [pc, #348]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002b62:	468c      	mov	ip, r1
 8002b64:	4463      	add	r3, ip
 8002b66:	2180      	movs	r1, #128	@ 0x80
 8002b68:	0609      	lsls	r1, r1, #24
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	e032      	b.n	8002bd6 <USB_ActivateEndpoint+0x2b2>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d111      	bne.n	8002b9c <USB_ActivateEndpoint+0x278>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	4a50      	ldr	r2, [pc, #320]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002b80:	4694      	mov	ip, r2
 8002b82:	4463      	add	r3, ip
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	494c      	ldr	r1, [pc, #304]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002b8e:	468c      	mov	ip, r1
 8002b90:	4463      	add	r3, ip
 8002b92:	2180      	movs	r1, #128	@ 0x80
 8002b94:	0609      	lsls	r1, r1, #24
 8002b96:	430a      	orrs	r2, r1
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	e01c      	b.n	8002bd6 <USB_ActivateEndpoint+0x2b2>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	085b      	lsrs	r3, r3, #1
 8002ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	4013      	ands	r3, r2
 8002bac:	d002      	beq.n	8002bb4 <USB_ActivateEndpoint+0x290>
 8002bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4a41      	ldr	r2, [pc, #260]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002bbc:	4694      	mov	ip, r2
 8002bbe:	4463      	add	r3, ip
 8002bc0:	6859      	ldr	r1, [r3, #4]
 8002bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bc4:	069a      	lsls	r2, r3, #26
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	483c      	ldr	r0, [pc, #240]	@ (8002cc0 <USB_ActivateEndpoint+0x39c>)
 8002bce:	4684      	mov	ip, r0
 8002bd0:	4463      	add	r3, ip
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	18d3      	adds	r3, r2, r3
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002be4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002be6:	2380      	movs	r3, #128	@ 0x80
 8002be8:	01db      	lsls	r3, r3, #7
 8002bea:	4013      	ands	r3, r2
 8002bec:	d011      	beq.n	8002c12 <USB_ActivateEndpoint+0x2ee>
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	18d3      	adds	r3, r2, r3
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a30      	ldr	r2, [pc, #192]	@ (8002cbc <USB_ActivateEndpoint+0x398>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	18d3      	adds	r3, r2, r3
 8002c0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c0c:	492f      	ldr	r1, [pc, #188]	@ (8002ccc <USB_ActivateEndpoint+0x3a8>)
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d11c      	bne.n	8002c54 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	18d3      	adds	r3, r2, r3
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a2a      	ldr	r2, [pc, #168]	@ (8002cd0 <USB_ActivateEndpoint+0x3ac>)
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61fb      	str	r3, [r7, #28]
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	2280      	movs	r2, #128	@ 0x80
 8002c30:	0152      	lsls	r2, r2, #5
 8002c32:	4053      	eors	r3, r2
 8002c34:	61fb      	str	r3, [r7, #28]
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	2280      	movs	r2, #128	@ 0x80
 8002c3a:	0192      	lsls	r2, r2, #6
 8002c3c:	4053      	eors	r3, r2
 8002c3e:	61fb      	str	r3, [r7, #28]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	18d3      	adds	r3, r2, r3
 8002c4a:	69fa      	ldr	r2, [r7, #28]
 8002c4c:	491a      	ldr	r1, [pc, #104]	@ (8002cb8 <USB_ActivateEndpoint+0x394>)
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	e183      	b.n	8002f5c <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	18d3      	adds	r3, r2, r3
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a1b      	ldr	r2, [pc, #108]	@ (8002cd0 <USB_ActivateEndpoint+0x3ac>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	623b      	str	r3, [r7, #32]
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	2280      	movs	r2, #128	@ 0x80
 8002c6a:	0192      	lsls	r2, r2, #6
 8002c6c:	4053      	eors	r3, r2
 8002c6e:	623b      	str	r3, [r7, #32]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	18d3      	adds	r3, r2, r3
 8002c7a:	6a3a      	ldr	r2, [r7, #32]
 8002c7c:	490e      	ldr	r1, [pc, #56]	@ (8002cb8 <USB_ActivateEndpoint+0x394>)
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	e16b      	b.n	8002f5c <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	78db      	ldrb	r3, [r3, #3]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d125      	bne.n	8002cd8 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	18d3      	adds	r3, r2, r3
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a08      	ldr	r2, [pc, #32]	@ (8002cbc <USB_ActivateEndpoint+0x398>)
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	18d3      	adds	r3, r2, r3
 8002ca8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002caa:	490a      	ldr	r1, [pc, #40]	@ (8002cd4 <USB_ActivateEndpoint+0x3b0>)
 8002cac:	430a      	orrs	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	e024      	b.n	8002cfc <USB_ActivateEndpoint+0x3d8>
 8002cb2:	46c0      	nop			@ (mov r8, r8)
 8002cb4:	07ff898f 	.word	0x07ff898f
 8002cb8:	00008080 	.word	0x00008080
 8002cbc:	07ff8f8f 	.word	0x07ff8f8f
 8002cc0:	40009800 	.word	0x40009800
 8002cc4:	000080c0 	.word	0x000080c0
 8002cc8:	07ff8fbf 	.word	0x07ff8fbf
 8002ccc:	0000c080 	.word	0x0000c080
 8002cd0:	07ffbf8f 	.word	0x07ffbf8f
 8002cd4:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	18d3      	adds	r3, r2, r3
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4aa1      	ldr	r2, [pc, #644]	@ (8002f6c <USB_ActivateEndpoint+0x648>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	18d3      	adds	r3, r2, r3
 8002cf4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002cf6:	499e      	ldr	r1, [pc, #632]	@ (8002f70 <USB_ActivateEndpoint+0x64c>)
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	4a9c      	ldr	r2, [pc, #624]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d04:	4694      	mov	ip, r2
 8002d06:	4463      	add	r3, ip
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4998      	ldr	r1, [pc, #608]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d12:	468c      	mov	ip, r1
 8002d14:	4463      	add	r3, ip
 8002d16:	0c12      	lsrs	r2, r2, #16
 8002d18:	0412      	lsls	r2, r2, #16
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4a94      	ldr	r2, [pc, #592]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d24:	4694      	mov	ip, r2
 8002d26:	4463      	add	r3, ip
 8002d28:	6819      	ldr	r1, [r3, #0]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	891b      	ldrh	r3, [r3, #8]
 8002d2e:	089b      	lsrs	r3, r3, #2
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	009a      	lsls	r2, r3, #2
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	488e      	ldr	r0, [pc, #568]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d3c:	4684      	mov	ip, r0
 8002d3e:	4463      	add	r3, ip
 8002d40:	430a      	orrs	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	4a8a      	ldr	r2, [pc, #552]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d4c:	4694      	mov	ip, r2
 8002d4e:	4463      	add	r3, ip
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	4986      	ldr	r1, [pc, #536]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d5a:	468c      	mov	ip, r1
 8002d5c:	4463      	add	r3, ip
 8002d5e:	0c12      	lsrs	r2, r2, #16
 8002d60:	0412      	lsls	r2, r2, #16
 8002d62:	605a      	str	r2, [r3, #4]
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	4a82      	ldr	r2, [pc, #520]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d6c:	4694      	mov	ip, r2
 8002d6e:	4463      	add	r3, ip
 8002d70:	6859      	ldr	r1, [r3, #4]
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	895b      	ldrh	r3, [r3, #10]
 8002d76:	089b      	lsrs	r3, r3, #2
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	009a      	lsls	r2, r3, #2
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	487c      	ldr	r0, [pc, #496]	@ (8002f74 <USB_ActivateEndpoint+0x650>)
 8002d84:	4684      	mov	ip, r0
 8002d86:	4463      	add	r3, ip
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	785b      	ldrb	r3, [r3, #1]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d169      	bne.n	8002e68 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	18d3      	adds	r3, r2, r3
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002da2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002da4:	2380      	movs	r3, #128	@ 0x80
 8002da6:	01db      	lsls	r3, r3, #7
 8002da8:	4013      	ands	r3, r2
 8002daa:	d011      	beq.n	8002dd0 <USB_ActivateEndpoint+0x4ac>
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	18d3      	adds	r3, r2, r3
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a6f      	ldr	r2, [pc, #444]	@ (8002f78 <USB_ActivateEndpoint+0x654>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	18d3      	adds	r3, r2, r3
 8002dc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002dca:	496c      	ldr	r1, [pc, #432]	@ (8002f7c <USB_ActivateEndpoint+0x658>)
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	18d3      	adds	r3, r2, r3
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002de0:	2240      	movs	r2, #64	@ 0x40
 8002de2:	4013      	ands	r3, r2
 8002de4:	d011      	beq.n	8002e0a <USB_ActivateEndpoint+0x4e6>
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	18d3      	adds	r3, r2, r3
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a61      	ldr	r2, [pc, #388]	@ (8002f78 <USB_ActivateEndpoint+0x654>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	18d3      	adds	r3, r2, r3
 8002e02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e04:	495e      	ldr	r1, [pc, #376]	@ (8002f80 <USB_ActivateEndpoint+0x65c>)
 8002e06:	430a      	orrs	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	18d3      	adds	r3, r2, r3
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a5b      	ldr	r2, [pc, #364]	@ (8002f84 <USB_ActivateEndpoint+0x660>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1e:	2280      	movs	r2, #128	@ 0x80
 8002e20:	0152      	lsls	r2, r2, #5
 8002e22:	4053      	eors	r3, r2
 8002e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e28:	2280      	movs	r2, #128	@ 0x80
 8002e2a:	0192      	lsls	r2, r2, #6
 8002e2c:	4053      	eors	r3, r2
 8002e2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	18d3      	adds	r3, r2, r3
 8002e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e3c:	494c      	ldr	r1, [pc, #304]	@ (8002f70 <USB_ActivateEndpoint+0x64c>)
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	18d3      	adds	r3, r2, r3
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a4e      	ldr	r2, [pc, #312]	@ (8002f88 <USB_ActivateEndpoint+0x664>)
 8002e50:	4013      	ands	r3, r2
 8002e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	18d3      	adds	r3, r2, r3
 8002e5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e60:	4943      	ldr	r1, [pc, #268]	@ (8002f70 <USB_ActivateEndpoint+0x64c>)
 8002e62:	430a      	orrs	r2, r1
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	e079      	b.n	8002f5c <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	18d3      	adds	r3, r2, r3
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e76:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002e78:	2380      	movs	r3, #128	@ 0x80
 8002e7a:	01db      	lsls	r3, r3, #7
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d011      	beq.n	8002ea4 <USB_ActivateEndpoint+0x580>
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	18d3      	adds	r3, r2, r3
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002f78 <USB_ActivateEndpoint+0x654>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	18d3      	adds	r3, r2, r3
 8002e9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e9e:	4937      	ldr	r1, [pc, #220]	@ (8002f7c <USB_ActivateEndpoint+0x658>)
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	18d3      	adds	r3, r2, r3
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	657b      	str	r3, [r7, #84]	@ 0x54
 8002eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb4:	2240      	movs	r2, #64	@ 0x40
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d011      	beq.n	8002ede <USB_ActivateEndpoint+0x5ba>
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	18d3      	adds	r3, r2, r3
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a2c      	ldr	r2, [pc, #176]	@ (8002f78 <USB_ActivateEndpoint+0x654>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	18d3      	adds	r3, r2, r3
 8002ed6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002ed8:	4929      	ldr	r1, [pc, #164]	@ (8002f80 <USB_ActivateEndpoint+0x65c>)
 8002eda:	430a      	orrs	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	78db      	ldrb	r3, [r3, #3]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d016      	beq.n	8002f14 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	18d3      	adds	r3, r2, r3
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a25      	ldr	r2, [pc, #148]	@ (8002f88 <USB_ActivateEndpoint+0x664>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002efa:	2220      	movs	r2, #32
 8002efc:	4053      	eors	r3, r2
 8002efe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	18d3      	adds	r3, r2, r3
 8002f0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f0c:	4918      	ldr	r1, [pc, #96]	@ (8002f70 <USB_ActivateEndpoint+0x64c>)
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	e011      	b.n	8002f38 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	18d3      	adds	r3, r2, r3
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a19      	ldr	r2, [pc, #100]	@ (8002f88 <USB_ActivateEndpoint+0x664>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	18d3      	adds	r3, r2, r3
 8002f30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f32:	490f      	ldr	r1, [pc, #60]	@ (8002f70 <USB_ActivateEndpoint+0x64c>)
 8002f34:	430a      	orrs	r2, r1
 8002f36:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	18d3      	adds	r3, r2, r3
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0f      	ldr	r2, [pc, #60]	@ (8002f84 <USB_ActivateEndpoint+0x660>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	18d3      	adds	r3, r2, r3
 8002f54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f56:	4906      	ldr	r1, [pc, #24]	@ (8002f70 <USB_ActivateEndpoint+0x64c>)
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8002f5c:	2377      	movs	r3, #119	@ 0x77
 8002f5e:	18fb      	adds	r3, r7, r3
 8002f60:	781b      	ldrb	r3, [r3, #0]
}
 8002f62:	0018      	movs	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b01e      	add	sp, #120	@ 0x78
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	46c0      	nop			@ (mov r8, r8)
 8002f6c:	07ff8e8f 	.word	0x07ff8e8f
 8002f70:	00008080 	.word	0x00008080
 8002f74:	40009800 	.word	0x40009800
 8002f78:	07ff8f8f 	.word	0x07ff8f8f
 8002f7c:	0000c080 	.word	0x0000c080
 8002f80:	000080c0 	.word	0x000080c0
 8002f84:	07ffbf8f 	.word	0x07ffbf8f
 8002f88:	07ff8fbf 	.word	0x07ff8fbf

08002f8c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b096      	sub	sp, #88	@ 0x58
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	7b1b      	ldrb	r3, [r3, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d164      	bne.n	8003068 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	785b      	ldrb	r3, [r3, #1]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d02f      	beq.n	8003006 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	18d3      	adds	r3, r2, r3
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	613b      	str	r3, [r7, #16]
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	2240      	movs	r2, #64	@ 0x40
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d011      	beq.n	8002fe0 <USB_DeactivateEndpoint+0x54>
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	18d3      	adds	r3, r2, r3
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a9d      	ldr	r2, [pc, #628]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	18d3      	adds	r3, r2, r3
 8002fd8:	68fa      	ldr	r2, [r7, #12]
 8002fda:	499a      	ldr	r1, [pc, #616]	@ (8003244 <USB_DeactivateEndpoint+0x2b8>)
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	18d3      	adds	r3, r2, r3
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a96      	ldr	r2, [pc, #600]	@ (8003248 <USB_DeactivateEndpoint+0x2bc>)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	18d3      	adds	r3, r2, r3
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	4993      	ldr	r1, [pc, #588]	@ (800324c <USB_DeactivateEndpoint+0x2c0>)
 8003000:	430a      	orrs	r2, r1
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	e117      	b.n	8003236 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	18d3      	adds	r3, r2, r3
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	61fb      	str	r3, [r7, #28]
 8003014:	69fa      	ldr	r2, [r7, #28]
 8003016:	2380      	movs	r3, #128	@ 0x80
 8003018:	01db      	lsls	r3, r3, #7
 800301a:	4013      	ands	r3, r2
 800301c:	d011      	beq.n	8003042 <USB_DeactivateEndpoint+0xb6>
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	18d3      	adds	r3, r2, r3
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a85      	ldr	r2, [pc, #532]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 800302c:	4013      	ands	r3, r2
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	18d3      	adds	r3, r2, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4984      	ldr	r1, [pc, #528]	@ (8003250 <USB_DeactivateEndpoint+0x2c4>)
 800303e:	430a      	orrs	r2, r1
 8003040:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	18d3      	adds	r3, r2, r3
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a81      	ldr	r2, [pc, #516]	@ (8003254 <USB_DeactivateEndpoint+0x2c8>)
 8003050:	4013      	ands	r3, r2
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	18d3      	adds	r3, r2, r3
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	497a      	ldr	r1, [pc, #488]	@ (800324c <USB_DeactivateEndpoint+0x2c0>)
 8003062:	430a      	orrs	r2, r1
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	e0e6      	b.n	8003236 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	785b      	ldrb	r3, [r3, #1]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d171      	bne.n	8003154 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	18d3      	adds	r3, r2, r3
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800307e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003080:	2380      	movs	r3, #128	@ 0x80
 8003082:	01db      	lsls	r3, r3, #7
 8003084:	4013      	ands	r3, r2
 8003086:	d011      	beq.n	80030ac <USB_DeactivateEndpoint+0x120>
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	18d3      	adds	r3, r2, r3
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a6a      	ldr	r2, [pc, #424]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 8003096:	4013      	ands	r3, r2
 8003098:	637b      	str	r3, [r7, #52]	@ 0x34
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	18d3      	adds	r3, r2, r3
 80030a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030a6:	496a      	ldr	r1, [pc, #424]	@ (8003250 <USB_DeactivateEndpoint+0x2c4>)
 80030a8:	430a      	orrs	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	18d3      	adds	r3, r2, r3
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80030ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030bc:	2240      	movs	r2, #64	@ 0x40
 80030be:	4013      	ands	r3, r2
 80030c0:	d011      	beq.n	80030e6 <USB_DeactivateEndpoint+0x15a>
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	18d3      	adds	r3, r2, r3
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a5c      	ldr	r2, [pc, #368]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	18d3      	adds	r3, r2, r3
 80030de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030e0:	4958      	ldr	r1, [pc, #352]	@ (8003244 <USB_DeactivateEndpoint+0x2b8>)
 80030e2:	430a      	orrs	r2, r1
 80030e4:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	18d3      	adds	r3, r2, r3
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a53      	ldr	r2, [pc, #332]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	18d3      	adds	r3, r2, r3
 8003102:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003104:	494f      	ldr	r1, [pc, #316]	@ (8003244 <USB_DeactivateEndpoint+0x2b8>)
 8003106:	430a      	orrs	r2, r1
 8003108:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	18d3      	adds	r3, r2, r3
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a4f      	ldr	r2, [pc, #316]	@ (8003254 <USB_DeactivateEndpoint+0x2c8>)
 8003118:	4013      	ands	r3, r2
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	18d3      	adds	r3, r2, r3
 8003126:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003128:	4948      	ldr	r1, [pc, #288]	@ (800324c <USB_DeactivateEndpoint+0x2c0>)
 800312a:	430a      	orrs	r2, r1
 800312c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	18d3      	adds	r3, r2, r3
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a43      	ldr	r2, [pc, #268]	@ (8003248 <USB_DeactivateEndpoint+0x2bc>)
 800313c:	4013      	ands	r3, r2
 800313e:	623b      	str	r3, [r7, #32]
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	18d3      	adds	r3, r2, r3
 800314a:	6a3a      	ldr	r2, [r7, #32]
 800314c:	493f      	ldr	r1, [pc, #252]	@ (800324c <USB_DeactivateEndpoint+0x2c0>)
 800314e:	430a      	orrs	r2, r1
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	e070      	b.n	8003236 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	18d3      	adds	r3, r2, r3
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	657b      	str	r3, [r7, #84]	@ 0x54
 8003162:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003164:	2380      	movs	r3, #128	@ 0x80
 8003166:	01db      	lsls	r3, r3, #7
 8003168:	4013      	ands	r3, r2
 800316a:	d011      	beq.n	8003190 <USB_DeactivateEndpoint+0x204>
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	18d3      	adds	r3, r2, r3
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a31      	ldr	r2, [pc, #196]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 800317a:	4013      	ands	r3, r2
 800317c:	653b      	str	r3, [r7, #80]	@ 0x50
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	18d3      	adds	r3, r2, r3
 8003188:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800318a:	4931      	ldr	r1, [pc, #196]	@ (8003250 <USB_DeactivateEndpoint+0x2c4>)
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	18d3      	adds	r3, r2, r3
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800319e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031a0:	2240      	movs	r2, #64	@ 0x40
 80031a2:	4013      	ands	r3, r2
 80031a4:	d011      	beq.n	80031ca <USB_DeactivateEndpoint+0x23e>
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	18d3      	adds	r3, r2, r3
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a23      	ldr	r2, [pc, #140]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 80031b4:	4013      	ands	r3, r2
 80031b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	18d3      	adds	r3, r2, r3
 80031c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031c4:	491f      	ldr	r1, [pc, #124]	@ (8003244 <USB_DeactivateEndpoint+0x2b8>)
 80031c6:	430a      	orrs	r2, r1
 80031c8:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	18d3      	adds	r3, r2, r3
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003240 <USB_DeactivateEndpoint+0x2b4>)
 80031d8:	4013      	ands	r3, r2
 80031da:	647b      	str	r3, [r7, #68]	@ 0x44
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	18d3      	adds	r3, r2, r3
 80031e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80031e8:	4919      	ldr	r1, [pc, #100]	@ (8003250 <USB_DeactivateEndpoint+0x2c4>)
 80031ea:	430a      	orrs	r2, r1
 80031ec:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	18d3      	adds	r3, r2, r3
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a13      	ldr	r2, [pc, #76]	@ (8003248 <USB_DeactivateEndpoint+0x2bc>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	18d3      	adds	r3, r2, r3
 800320a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800320c:	490f      	ldr	r1, [pc, #60]	@ (800324c <USB_DeactivateEndpoint+0x2c0>)
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	18d3      	adds	r3, r2, r3
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a0d      	ldr	r2, [pc, #52]	@ (8003254 <USB_DeactivateEndpoint+0x2c8>)
 8003220:	4013      	ands	r3, r2
 8003222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	18d3      	adds	r3, r2, r3
 800322e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003230:	4906      	ldr	r1, [pc, #24]	@ (800324c <USB_DeactivateEndpoint+0x2c0>)
 8003232:	430a      	orrs	r2, r1
 8003234:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	0018      	movs	r0, r3
 800323a:	46bd      	mov	sp, r7
 800323c:	b016      	add	sp, #88	@ 0x58
 800323e:	bd80      	pop	{r7, pc}
 8003240:	07ff8f8f 	.word	0x07ff8f8f
 8003244:	000080c0 	.word	0x000080c0
 8003248:	07ff8fbf 	.word	0x07ff8fbf
 800324c:	00008080 	.word	0x00008080
 8003250:	0000c080 	.word	0x0000c080
 8003254:	07ffbf8f 	.word	0x07ffbf8f

08003258 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b097      	sub	sp, #92	@ 0x5c
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	785b      	ldrb	r3, [r3, #1]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d001      	beq.n	800326e <USB_EPStartXfer+0x16>
 800326a:	f000 fcbf 	bl	8003bec <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	429a      	cmp	r2, r3
 8003278:	d903      	bls.n	8003282 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003280:	e002      	b.n	8003288 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	7b1b      	ldrb	r3, [r3, #12]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d12b      	bne.n	80032e8 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	6959      	ldr	r1, [r3, #20]
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	88da      	ldrh	r2, [r3, #6]
 8003298:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800329a:	b29b      	uxth	r3, r3
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f001 f843 	bl	8004328 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	4ace      	ldr	r2, [pc, #824]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80032aa:	4694      	mov	ip, r2
 80032ac:	4463      	add	r3, ip
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	49cb      	ldr	r1, [pc, #812]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80032b8:	468c      	mov	ip, r1
 80032ba:	4463      	add	r3, ip
 80032bc:	0412      	lsls	r2, r2, #16
 80032be:	0c12      	lsrs	r2, r2, #16
 80032c0:	601a      	str	r2, [r3, #0]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4ac6      	ldr	r2, [pc, #792]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80032ca:	4694      	mov	ip, r2
 80032cc:	4463      	add	r3, ip
 80032ce:	6819      	ldr	r1, [r3, #0]
 80032d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032d2:	041a      	lsls	r2, r3, #16
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	48c2      	ldr	r0, [pc, #776]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80032dc:	4684      	mov	ip, r0
 80032de:	4463      	add	r3, ip
 80032e0:	430a      	orrs	r2, r1
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	f000 fc67 	bl	8003bb6 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	78db      	ldrb	r3, [r3, #3]
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d000      	beq.n	80032f2 <USB_EPStartXfer+0x9a>
 80032f0:	e31a      	b.n	8003928 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	6a1a      	ldr	r2, [r3, #32]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d800      	bhi.n	8003300 <USB_EPStartXfer+0xa8>
 80032fe:	e2c7      	b.n	8003890 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	18d3      	adds	r3, r2, r3
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4ab6      	ldr	r2, [pc, #728]	@ (80035e8 <USB_EPStartXfer+0x390>)
 800330e:	4013      	ands	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	18d3      	adds	r3, r2, r3
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	49b3      	ldr	r1, [pc, #716]	@ (80035ec <USB_EPStartXfer+0x394>)
 8003320:	430a      	orrs	r2, r1
 8003322:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	6a1a      	ldr	r2, [r3, #32]
 8003328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800332a:	1ad2      	subs	r2, r2, r3
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	18d3      	adds	r3, r2, r3
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2240      	movs	r2, #64	@ 0x40
 800333e:	4013      	ands	r3, r2
 8003340:	d100      	bne.n	8003344 <USB_EPStartXfer+0xec>
 8003342:	e155      	b.n	80035f0 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	785b      	ldrb	r3, [r3, #1]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d162      	bne.n	8003412 <USB_EPStartXfer+0x1ba>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	4aa4      	ldr	r2, [pc, #656]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003354:	4694      	mov	ip, r2
 8003356:	4463      	add	r3, ip
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	49a0      	ldr	r1, [pc, #640]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003362:	468c      	mov	ip, r1
 8003364:	4463      	add	r3, ip
 8003366:	0192      	lsls	r2, r2, #6
 8003368:	0992      	lsrs	r2, r2, #6
 800336a:	605a      	str	r2, [r3, #4]
 800336c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800336e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003370:	d91e      	bls.n	80033b0 <USB_EPStartXfer+0x158>
 8003372:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003374:	095b      	lsrs	r3, r3, #5
 8003376:	653b      	str	r3, [r7, #80]	@ 0x50
 8003378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800337a:	221f      	movs	r2, #31
 800337c:	4013      	ands	r3, r2
 800337e:	d102      	bne.n	8003386 <USB_EPStartXfer+0x12e>
 8003380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003382:	3b01      	subs	r3, #1
 8003384:	653b      	str	r3, [r7, #80]	@ 0x50
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	00db      	lsls	r3, r3, #3
 800338c:	4a95      	ldr	r2, [pc, #596]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 800338e:	4694      	mov	ip, r2
 8003390:	4463      	add	r3, ip
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003396:	069b      	lsls	r3, r3, #26
 8003398:	431a      	orrs	r2, r3
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	4990      	ldr	r1, [pc, #576]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80033a2:	468c      	mov	ip, r1
 80033a4:	4463      	add	r3, ip
 80033a6:	2180      	movs	r1, #128	@ 0x80
 80033a8:	0609      	lsls	r1, r1, #24
 80033aa:	430a      	orrs	r2, r1
 80033ac:	605a      	str	r2, [r3, #4]
 80033ae:	e055      	b.n	800345c <USB_EPStartXfer+0x204>
 80033b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d111      	bne.n	80033da <USB_EPStartXfer+0x182>
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4a89      	ldr	r2, [pc, #548]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80033be:	4694      	mov	ip, r2
 80033c0:	4463      	add	r3, ip
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	00db      	lsls	r3, r3, #3
 80033ca:	4986      	ldr	r1, [pc, #536]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80033cc:	468c      	mov	ip, r1
 80033ce:	4463      	add	r3, ip
 80033d0:	2180      	movs	r1, #128	@ 0x80
 80033d2:	0609      	lsls	r1, r1, #24
 80033d4:	430a      	orrs	r2, r1
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	e040      	b.n	800345c <USB_EPStartXfer+0x204>
 80033da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033dc:	085b      	lsrs	r3, r3, #1
 80033de:	653b      	str	r3, [r7, #80]	@ 0x50
 80033e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033e2:	2201      	movs	r2, #1
 80033e4:	4013      	ands	r3, r2
 80033e6:	d002      	beq.n	80033ee <USB_EPStartXfer+0x196>
 80033e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033ea:	3301      	adds	r3, #1
 80033ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	4a7b      	ldr	r2, [pc, #492]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80033f6:	4694      	mov	ip, r2
 80033f8:	4463      	add	r3, ip
 80033fa:	6859      	ldr	r1, [r3, #4]
 80033fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033fe:	069a      	lsls	r2, r3, #26
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	4877      	ldr	r0, [pc, #476]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003408:	4684      	mov	ip, r0
 800340a:	4463      	add	r3, ip
 800340c:	430a      	orrs	r2, r1
 800340e:	605a      	str	r2, [r3, #4]
 8003410:	e024      	b.n	800345c <USB_EPStartXfer+0x204>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	785b      	ldrb	r3, [r3, #1]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d120      	bne.n	800345c <USB_EPStartXfer+0x204>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	4a70      	ldr	r2, [pc, #448]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003422:	4694      	mov	ip, r2
 8003424:	4463      	add	r3, ip
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	496d      	ldr	r1, [pc, #436]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003430:	468c      	mov	ip, r1
 8003432:	4463      	add	r3, ip
 8003434:	0412      	lsls	r2, r2, #16
 8003436:	0c12      	lsrs	r2, r2, #16
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	4a68      	ldr	r2, [pc, #416]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003442:	4694      	mov	ip, r2
 8003444:	4463      	add	r3, ip
 8003446:	6859      	ldr	r1, [r3, #4]
 8003448:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800344a:	041a      	lsls	r2, r3, #16
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	4864      	ldr	r0, [pc, #400]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003454:	4684      	mov	ip, r0
 8003456:	4463      	add	r3, ip
 8003458:	430a      	orrs	r2, r1
 800345a:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800345c:	201a      	movs	r0, #26
 800345e:	183b      	adds	r3, r7, r0
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	8952      	ldrh	r2, [r2, #10]
 8003464:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	6959      	ldr	r1, [r3, #20]
 800346a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800346c:	b29c      	uxth	r4, r3
 800346e:	183b      	adds	r3, r7, r0
 8003470:	881a      	ldrh	r2, [r3, #0]
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	0023      	movs	r3, r4
 8003476:	f000 ff57 	bl	8004328 <USB_WritePMA>
            ep->xfer_buff += len;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	695a      	ldr	r2, [r3, #20]
 800347e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003480:	18d2      	adds	r2, r2, r3
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	6a1a      	ldr	r2, [r3, #32]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	429a      	cmp	r2, r3
 8003490:	d906      	bls.n	80034a0 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6a1a      	ldr	r2, [r3, #32]
 8003496:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003498:	1ad2      	subs	r2, r2, r3
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	621a      	str	r2, [r3, #32]
 800349e:	e005      	b.n	80034ac <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2200      	movs	r2, #0
 80034aa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	785b      	ldrb	r3, [r3, #1]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d162      	bne.n	800357a <USB_EPStartXfer+0x322>
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	4a4a      	ldr	r2, [pc, #296]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80034bc:	4694      	mov	ip, r2
 80034be:	4463      	add	r3, ip
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	4946      	ldr	r1, [pc, #280]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80034ca:	468c      	mov	ip, r1
 80034cc:	4463      	add	r3, ip
 80034ce:	0192      	lsls	r2, r2, #6
 80034d0:	0992      	lsrs	r2, r2, #6
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80034d8:	d91e      	bls.n	8003518 <USB_EPStartXfer+0x2c0>
 80034da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034dc:	095b      	lsrs	r3, r3, #5
 80034de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034e2:	221f      	movs	r2, #31
 80034e4:	4013      	ands	r3, r2
 80034e6:	d102      	bne.n	80034ee <USB_EPStartXfer+0x296>
 80034e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034ea:	3b01      	subs	r3, #1
 80034ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	4a3b      	ldr	r2, [pc, #236]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80034f6:	4694      	mov	ip, r2
 80034f8:	4463      	add	r3, ip
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034fe:	069b      	lsls	r3, r3, #26
 8003500:	431a      	orrs	r2, r3
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	4936      	ldr	r1, [pc, #216]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 800350a:	468c      	mov	ip, r1
 800350c:	4463      	add	r3, ip
 800350e:	2180      	movs	r1, #128	@ 0x80
 8003510:	0609      	lsls	r1, r1, #24
 8003512:	430a      	orrs	r2, r1
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	e055      	b.n	80035c4 <USB_EPStartXfer+0x36c>
 8003518:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800351a:	2b00      	cmp	r3, #0
 800351c:	d111      	bne.n	8003542 <USB_EPStartXfer+0x2ea>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	4a2f      	ldr	r2, [pc, #188]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003526:	4694      	mov	ip, r2
 8003528:	4463      	add	r3, ip
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	492c      	ldr	r1, [pc, #176]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003534:	468c      	mov	ip, r1
 8003536:	4463      	add	r3, ip
 8003538:	2180      	movs	r1, #128	@ 0x80
 800353a:	0609      	lsls	r1, r1, #24
 800353c:	430a      	orrs	r2, r1
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	e040      	b.n	80035c4 <USB_EPStartXfer+0x36c>
 8003542:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003544:	085b      	lsrs	r3, r3, #1
 8003546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003548:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800354a:	2201      	movs	r2, #1
 800354c:	4013      	ands	r3, r2
 800354e:	d002      	beq.n	8003556 <USB_EPStartXfer+0x2fe>
 8003550:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003552:	3301      	adds	r3, #1
 8003554:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	4a21      	ldr	r2, [pc, #132]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 800355e:	4694      	mov	ip, r2
 8003560:	4463      	add	r3, ip
 8003562:	6819      	ldr	r1, [r3, #0]
 8003564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003566:	069a      	lsls	r2, r3, #26
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	481d      	ldr	r0, [pc, #116]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003570:	4684      	mov	ip, r0
 8003572:	4463      	add	r3, ip
 8003574:	430a      	orrs	r2, r1
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	e024      	b.n	80035c4 <USB_EPStartXfer+0x36c>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	785b      	ldrb	r3, [r3, #1]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d120      	bne.n	80035c4 <USB_EPStartXfer+0x36c>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	4a16      	ldr	r2, [pc, #88]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 800358a:	4694      	mov	ip, r2
 800358c:	4463      	add	r3, ip
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4913      	ldr	r1, [pc, #76]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 8003598:	468c      	mov	ip, r1
 800359a:	4463      	add	r3, ip
 800359c:	0412      	lsls	r2, r2, #16
 800359e:	0c12      	lsrs	r2, r2, #16
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4a0e      	ldr	r2, [pc, #56]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80035aa:	4694      	mov	ip, r2
 80035ac:	4463      	add	r3, ip
 80035ae:	6819      	ldr	r1, [r3, #0]
 80035b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035b2:	041a      	lsls	r2, r3, #16
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	480a      	ldr	r0, [pc, #40]	@ (80035e4 <USB_EPStartXfer+0x38c>)
 80035bc:	4684      	mov	ip, r0
 80035be:	4463      	add	r3, ip
 80035c0:	430a      	orrs	r2, r1
 80035c2:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80035c4:	201a      	movs	r0, #26
 80035c6:	183b      	adds	r3, r7, r0
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	8912      	ldrh	r2, [r2, #8]
 80035cc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	6959      	ldr	r1, [r3, #20]
 80035d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035d4:	b29c      	uxth	r4, r3
 80035d6:	183b      	adds	r3, r7, r0
 80035d8:	881a      	ldrh	r2, [r3, #0]
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	0023      	movs	r3, r4
 80035de:	f000 fea3 	bl	8004328 <USB_WritePMA>
 80035e2:	e2e8      	b.n	8003bb6 <USB_EPStartXfer+0x95e>
 80035e4:	40009800 	.word	0x40009800
 80035e8:	07ff8f8f 	.word	0x07ff8f8f
 80035ec:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	785b      	ldrb	r3, [r3, #1]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d162      	bne.n	80036be <USB_EPStartXfer+0x466>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4ac7      	ldr	r2, [pc, #796]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003600:	4694      	mov	ip, r2
 8003602:	4463      	add	r3, ip
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	49c3      	ldr	r1, [pc, #780]	@ (800391c <USB_EPStartXfer+0x6c4>)
 800360e:	468c      	mov	ip, r1
 8003610:	4463      	add	r3, ip
 8003612:	0192      	lsls	r2, r2, #6
 8003614:	0992      	lsrs	r2, r2, #6
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800361a:	2b3e      	cmp	r3, #62	@ 0x3e
 800361c:	d91e      	bls.n	800365c <USB_EPStartXfer+0x404>
 800361e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003620:	095b      	lsrs	r3, r3, #5
 8003622:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003624:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003626:	221f      	movs	r2, #31
 8003628:	4013      	ands	r3, r2
 800362a:	d102      	bne.n	8003632 <USB_EPStartXfer+0x3da>
 800362c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800362e:	3b01      	subs	r3, #1
 8003630:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4ab8      	ldr	r2, [pc, #736]	@ (800391c <USB_EPStartXfer+0x6c4>)
 800363a:	4694      	mov	ip, r2
 800363c:	4463      	add	r3, ip
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003642:	069b      	lsls	r3, r3, #26
 8003644:	431a      	orrs	r2, r3
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	49b3      	ldr	r1, [pc, #716]	@ (800391c <USB_EPStartXfer+0x6c4>)
 800364e:	468c      	mov	ip, r1
 8003650:	4463      	add	r3, ip
 8003652:	2180      	movs	r1, #128	@ 0x80
 8003654:	0609      	lsls	r1, r1, #24
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	e055      	b.n	8003708 <USB_EPStartXfer+0x4b0>
 800365c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800365e:	2b00      	cmp	r3, #0
 8003660:	d111      	bne.n	8003686 <USB_EPStartXfer+0x42e>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	4aac      	ldr	r2, [pc, #688]	@ (800391c <USB_EPStartXfer+0x6c4>)
 800366a:	4694      	mov	ip, r2
 800366c:	4463      	add	r3, ip
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	49a9      	ldr	r1, [pc, #676]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003678:	468c      	mov	ip, r1
 800367a:	4463      	add	r3, ip
 800367c:	2180      	movs	r1, #128	@ 0x80
 800367e:	0609      	lsls	r1, r1, #24
 8003680:	430a      	orrs	r2, r1
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	e040      	b.n	8003708 <USB_EPStartXfer+0x4b0>
 8003686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003688:	085b      	lsrs	r3, r3, #1
 800368a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800368c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800368e:	2201      	movs	r2, #1
 8003690:	4013      	ands	r3, r2
 8003692:	d002      	beq.n	800369a <USB_EPStartXfer+0x442>
 8003694:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003696:	3301      	adds	r3, #1
 8003698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	4a9e      	ldr	r2, [pc, #632]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80036a2:	4694      	mov	ip, r2
 80036a4:	4463      	add	r3, ip
 80036a6:	6819      	ldr	r1, [r3, #0]
 80036a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036aa:	069a      	lsls	r2, r3, #26
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	489a      	ldr	r0, [pc, #616]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80036b4:	4684      	mov	ip, r0
 80036b6:	4463      	add	r3, ip
 80036b8:	430a      	orrs	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	e024      	b.n	8003708 <USB_EPStartXfer+0x4b0>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	785b      	ldrb	r3, [r3, #1]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d120      	bne.n	8003708 <USB_EPStartXfer+0x4b0>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	4a93      	ldr	r2, [pc, #588]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80036ce:	4694      	mov	ip, r2
 80036d0:	4463      	add	r3, ip
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	4990      	ldr	r1, [pc, #576]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80036dc:	468c      	mov	ip, r1
 80036de:	4463      	add	r3, ip
 80036e0:	0412      	lsls	r2, r2, #16
 80036e2:	0c12      	lsrs	r2, r2, #16
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	4a8b      	ldr	r2, [pc, #556]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80036ee:	4694      	mov	ip, r2
 80036f0:	4463      	add	r3, ip
 80036f2:	6819      	ldr	r1, [r3, #0]
 80036f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036f6:	041a      	lsls	r2, r3, #16
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	4887      	ldr	r0, [pc, #540]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003700:	4684      	mov	ip, r0
 8003702:	4463      	add	r3, ip
 8003704:	430a      	orrs	r2, r1
 8003706:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8003708:	201a      	movs	r0, #26
 800370a:	183b      	adds	r3, r7, r0
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	8912      	ldrh	r2, [r2, #8]
 8003710:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	6959      	ldr	r1, [r3, #20]
 8003716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003718:	b29c      	uxth	r4, r3
 800371a:	183b      	adds	r3, r7, r0
 800371c:	881a      	ldrh	r2, [r3, #0]
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	0023      	movs	r3, r4
 8003722:	f000 fe01 	bl	8004328 <USB_WritePMA>
            ep->xfer_buff += len;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	695a      	ldr	r2, [r3, #20]
 800372a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800372c:	18d2      	adds	r2, r2, r3
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	6a1a      	ldr	r2, [r3, #32]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	429a      	cmp	r2, r3
 800373c:	d906      	bls.n	800374c <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6a1a      	ldr	r2, [r3, #32]
 8003742:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003744:	1ad2      	subs	r2, r2, r3
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	621a      	str	r2, [r3, #32]
 800374a:	e005      	b.n	8003758 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2200      	movs	r2, #0
 8003756:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	785b      	ldrb	r3, [r3, #1]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d162      	bne.n	8003826 <USB_EPStartXfer+0x5ce>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	4a6d      	ldr	r2, [pc, #436]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003768:	4694      	mov	ip, r2
 800376a:	4463      	add	r3, ip
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4969      	ldr	r1, [pc, #420]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003776:	468c      	mov	ip, r1
 8003778:	4463      	add	r3, ip
 800377a:	0192      	lsls	r2, r2, #6
 800377c:	0992      	lsrs	r2, r2, #6
 800377e:	605a      	str	r2, [r3, #4]
 8003780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003782:	2b3e      	cmp	r3, #62	@ 0x3e
 8003784:	d91e      	bls.n	80037c4 <USB_EPStartXfer+0x56c>
 8003786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003788:	095b      	lsrs	r3, r3, #5
 800378a:	647b      	str	r3, [r7, #68]	@ 0x44
 800378c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800378e:	221f      	movs	r2, #31
 8003790:	4013      	ands	r3, r2
 8003792:	d102      	bne.n	800379a <USB_EPStartXfer+0x542>
 8003794:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003796:	3b01      	subs	r3, #1
 8003798:	647b      	str	r3, [r7, #68]	@ 0x44
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4a5e      	ldr	r2, [pc, #376]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80037a2:	4694      	mov	ip, r2
 80037a4:	4463      	add	r3, ip
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037aa:	069b      	lsls	r3, r3, #26
 80037ac:	431a      	orrs	r2, r3
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	4959      	ldr	r1, [pc, #356]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80037b6:	468c      	mov	ip, r1
 80037b8:	4463      	add	r3, ip
 80037ba:	2180      	movs	r1, #128	@ 0x80
 80037bc:	0609      	lsls	r1, r1, #24
 80037be:	430a      	orrs	r2, r1
 80037c0:	605a      	str	r2, [r3, #4]
 80037c2:	e055      	b.n	8003870 <USB_EPStartXfer+0x618>
 80037c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d111      	bne.n	80037ee <USB_EPStartXfer+0x596>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	4a52      	ldr	r2, [pc, #328]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80037d2:	4694      	mov	ip, r2
 80037d4:	4463      	add	r3, ip
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	00db      	lsls	r3, r3, #3
 80037de:	494f      	ldr	r1, [pc, #316]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80037e0:	468c      	mov	ip, r1
 80037e2:	4463      	add	r3, ip
 80037e4:	2180      	movs	r1, #128	@ 0x80
 80037e6:	0609      	lsls	r1, r1, #24
 80037e8:	430a      	orrs	r2, r1
 80037ea:	605a      	str	r2, [r3, #4]
 80037ec:	e040      	b.n	8003870 <USB_EPStartXfer+0x618>
 80037ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f0:	085b      	lsrs	r3, r3, #1
 80037f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80037f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f6:	2201      	movs	r2, #1
 80037f8:	4013      	ands	r3, r2
 80037fa:	d002      	beq.n	8003802 <USB_EPStartXfer+0x5aa>
 80037fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037fe:	3301      	adds	r3, #1
 8003800:	647b      	str	r3, [r7, #68]	@ 0x44
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	4a44      	ldr	r2, [pc, #272]	@ (800391c <USB_EPStartXfer+0x6c4>)
 800380a:	4694      	mov	ip, r2
 800380c:	4463      	add	r3, ip
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003812:	069a      	lsls	r2, r3, #26
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	4840      	ldr	r0, [pc, #256]	@ (800391c <USB_EPStartXfer+0x6c4>)
 800381c:	4684      	mov	ip, r0
 800381e:	4463      	add	r3, ip
 8003820:	430a      	orrs	r2, r1
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	e024      	b.n	8003870 <USB_EPStartXfer+0x618>
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	785b      	ldrb	r3, [r3, #1]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d120      	bne.n	8003870 <USB_EPStartXfer+0x618>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	4a39      	ldr	r2, [pc, #228]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003836:	4694      	mov	ip, r2
 8003838:	4463      	add	r3, ip
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4936      	ldr	r1, [pc, #216]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003844:	468c      	mov	ip, r1
 8003846:	4463      	add	r3, ip
 8003848:	0412      	lsls	r2, r2, #16
 800384a:	0c12      	lsrs	r2, r2, #16
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4a31      	ldr	r2, [pc, #196]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003856:	4694      	mov	ip, r2
 8003858:	4463      	add	r3, ip
 800385a:	6859      	ldr	r1, [r3, #4]
 800385c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800385e:	041a      	lsls	r2, r3, #16
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	482d      	ldr	r0, [pc, #180]	@ (800391c <USB_EPStartXfer+0x6c4>)
 8003868:	4684      	mov	ip, r0
 800386a:	4463      	add	r3, ip
 800386c:	430a      	orrs	r2, r1
 800386e:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8003870:	201a      	movs	r0, #26
 8003872:	183b      	adds	r3, r7, r0
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	8952      	ldrh	r2, [r2, #10]
 8003878:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	6959      	ldr	r1, [r3, #20]
 800387e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003880:	b29c      	uxth	r4, r3
 8003882:	183b      	adds	r3, r7, r0
 8003884:	881a      	ldrh	r2, [r3, #0]
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	0023      	movs	r3, r4
 800388a:	f000 fd4d 	bl	8004328 <USB_WritePMA>
 800388e:	e192      	b.n	8003bb6 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	18d3      	adds	r3, r2, r3
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1f      	ldr	r2, [pc, #124]	@ (8003920 <USB_EPStartXfer+0x6c8>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	18d3      	adds	r3, r2, r3
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	491b      	ldr	r1, [pc, #108]	@ (8003924 <USB_EPStartXfer+0x6cc>)
 80038b6:	430a      	orrs	r2, r1
 80038b8:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	4a16      	ldr	r2, [pc, #88]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80038c2:	4694      	mov	ip, r2
 80038c4:	4463      	add	r3, ip
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	4913      	ldr	r1, [pc, #76]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80038d0:	468c      	mov	ip, r1
 80038d2:	4463      	add	r3, ip
 80038d4:	0412      	lsls	r2, r2, #16
 80038d6:	0c12      	lsrs	r2, r2, #16
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4a0e      	ldr	r2, [pc, #56]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80038e2:	4694      	mov	ip, r2
 80038e4:	4463      	add	r3, ip
 80038e6:	6819      	ldr	r1, [r3, #0]
 80038e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ea:	041a      	lsls	r2, r3, #16
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	00db      	lsls	r3, r3, #3
 80038f2:	480a      	ldr	r0, [pc, #40]	@ (800391c <USB_EPStartXfer+0x6c4>)
 80038f4:	4684      	mov	ip, r0
 80038f6:	4463      	add	r3, ip
 80038f8:	430a      	orrs	r2, r1
 80038fa:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80038fc:	201a      	movs	r0, #26
 80038fe:	183b      	adds	r3, r7, r0
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	8912      	ldrh	r2, [r2, #8]
 8003904:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	6959      	ldr	r1, [r3, #20]
 800390a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800390c:	b29c      	uxth	r4, r3
 800390e:	183b      	adds	r3, r7, r0
 8003910:	881a      	ldrh	r2, [r3, #0]
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	0023      	movs	r3, r4
 8003916:	f000 fd07 	bl	8004328 <USB_WritePMA>
 800391a:	e14c      	b.n	8003bb6 <USB_EPStartXfer+0x95e>
 800391c:	40009800 	.word	0x40009800
 8003920:	07ff8e8f 	.word	0x07ff8e8f
 8003924:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	6a1a      	ldr	r2, [r3, #32]
 800392c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800392e:	1ad2      	subs	r2, r2, r3
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	18d3      	adds	r3, r2, r3
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2240      	movs	r2, #64	@ 0x40
 8003942:	4013      	ands	r3, r2
 8003944:	d100      	bne.n	8003948 <USB_EPStartXfer+0x6f0>
 8003946:	e09b      	b.n	8003a80 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	785b      	ldrb	r3, [r3, #1]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d162      	bne.n	8003a16 <USB_EPStartXfer+0x7be>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	00db      	lsls	r3, r3, #3
 8003956:	4ad6      	ldr	r2, [pc, #856]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003958:	4694      	mov	ip, r2
 800395a:	4463      	add	r3, ip
 800395c:	685a      	ldr	r2, [r3, #4]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	49d2      	ldr	r1, [pc, #840]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003966:	468c      	mov	ip, r1
 8003968:	4463      	add	r3, ip
 800396a:	0192      	lsls	r2, r2, #6
 800396c:	0992      	lsrs	r2, r2, #6
 800396e:	605a      	str	r2, [r3, #4]
 8003970:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003972:	2b3e      	cmp	r3, #62	@ 0x3e
 8003974:	d91e      	bls.n	80039b4 <USB_EPStartXfer+0x75c>
 8003976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	643b      	str	r3, [r7, #64]	@ 0x40
 800397c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800397e:	221f      	movs	r2, #31
 8003980:	4013      	ands	r3, r2
 8003982:	d102      	bne.n	800398a <USB_EPStartXfer+0x732>
 8003984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003986:	3b01      	subs	r3, #1
 8003988:	643b      	str	r3, [r7, #64]	@ 0x40
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	4ac7      	ldr	r2, [pc, #796]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003992:	4694      	mov	ip, r2
 8003994:	4463      	add	r3, ip
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800399a:	069b      	lsls	r3, r3, #26
 800399c:	431a      	orrs	r2, r3
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	49c2      	ldr	r1, [pc, #776]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 80039a6:	468c      	mov	ip, r1
 80039a8:	4463      	add	r3, ip
 80039aa:	2180      	movs	r1, #128	@ 0x80
 80039ac:	0609      	lsls	r1, r1, #24
 80039ae:	430a      	orrs	r2, r1
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	e055      	b.n	8003a60 <USB_EPStartXfer+0x808>
 80039b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d111      	bne.n	80039de <USB_EPStartXfer+0x786>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	4abb      	ldr	r2, [pc, #748]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 80039c2:	4694      	mov	ip, r2
 80039c4:	4463      	add	r3, ip
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	00db      	lsls	r3, r3, #3
 80039ce:	49b8      	ldr	r1, [pc, #736]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 80039d0:	468c      	mov	ip, r1
 80039d2:	4463      	add	r3, ip
 80039d4:	2180      	movs	r1, #128	@ 0x80
 80039d6:	0609      	lsls	r1, r1, #24
 80039d8:	430a      	orrs	r2, r1
 80039da:	605a      	str	r2, [r3, #4]
 80039dc:	e040      	b.n	8003a60 <USB_EPStartXfer+0x808>
 80039de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039e0:	085b      	lsrs	r3, r3, #1
 80039e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80039e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039e6:	2201      	movs	r2, #1
 80039e8:	4013      	ands	r3, r2
 80039ea:	d002      	beq.n	80039f2 <USB_EPStartXfer+0x79a>
 80039ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ee:	3301      	adds	r3, #1
 80039f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	4aad      	ldr	r2, [pc, #692]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 80039fa:	4694      	mov	ip, r2
 80039fc:	4463      	add	r3, ip
 80039fe:	6859      	ldr	r1, [r3, #4]
 8003a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a02:	069a      	lsls	r2, r3, #26
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	48a9      	ldr	r0, [pc, #676]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a0c:	4684      	mov	ip, r0
 8003a0e:	4463      	add	r3, ip
 8003a10:	430a      	orrs	r2, r1
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	e024      	b.n	8003a60 <USB_EPStartXfer+0x808>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	785b      	ldrb	r3, [r3, #1]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d120      	bne.n	8003a60 <USB_EPStartXfer+0x808>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4aa2      	ldr	r2, [pc, #648]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a26:	4694      	mov	ip, r2
 8003a28:	4463      	add	r3, ip
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	00db      	lsls	r3, r3, #3
 8003a32:	499f      	ldr	r1, [pc, #636]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a34:	468c      	mov	ip, r1
 8003a36:	4463      	add	r3, ip
 8003a38:	0412      	lsls	r2, r2, #16
 8003a3a:	0c12      	lsrs	r2, r2, #16
 8003a3c:	605a      	str	r2, [r3, #4]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4a9a      	ldr	r2, [pc, #616]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a46:	4694      	mov	ip, r2
 8003a48:	4463      	add	r3, ip
 8003a4a:	6859      	ldr	r1, [r3, #4]
 8003a4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a4e:	041a      	lsls	r2, r3, #16
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4896      	ldr	r0, [pc, #600]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a58:	4684      	mov	ip, r0
 8003a5a:	4463      	add	r3, ip
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8003a60:	201a      	movs	r0, #26
 8003a62:	183b      	adds	r3, r7, r0
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	8952      	ldrh	r2, [r2, #10]
 8003a68:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	6959      	ldr	r1, [r3, #20]
 8003a6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a70:	b29c      	uxth	r4, r3
 8003a72:	183b      	adds	r3, r7, r0
 8003a74:	881a      	ldrh	r2, [r3, #0]
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	0023      	movs	r3, r4
 8003a7a:	f000 fc55 	bl	8004328 <USB_WritePMA>
 8003a7e:	e09a      	b.n	8003bb6 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	785b      	ldrb	r3, [r3, #1]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d162      	bne.n	8003b4e <USB_EPStartXfer+0x8f6>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	4a88      	ldr	r2, [pc, #544]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a90:	4694      	mov	ip, r2
 8003a92:	4463      	add	r3, ip
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4984      	ldr	r1, [pc, #528]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003a9e:	468c      	mov	ip, r1
 8003aa0:	4463      	add	r3, ip
 8003aa2:	0192      	lsls	r2, r2, #6
 8003aa4:	0992      	lsrs	r2, r2, #6
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aaa:	2b3e      	cmp	r3, #62	@ 0x3e
 8003aac:	d91e      	bls.n	8003aec <USB_EPStartXfer+0x894>
 8003aae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ab0:	095b      	lsrs	r3, r3, #5
 8003ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ab4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ab6:	221f      	movs	r2, #31
 8003ab8:	4013      	ands	r3, r2
 8003aba:	d102      	bne.n	8003ac2 <USB_EPStartXfer+0x86a>
 8003abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4a79      	ldr	r2, [pc, #484]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003aca:	4694      	mov	ip, r2
 8003acc:	4463      	add	r3, ip
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad2:	069b      	lsls	r3, r3, #26
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	4974      	ldr	r1, [pc, #464]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003ade:	468c      	mov	ip, r1
 8003ae0:	4463      	add	r3, ip
 8003ae2:	2180      	movs	r1, #128	@ 0x80
 8003ae4:	0609      	lsls	r1, r1, #24
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	e055      	b.n	8003b98 <USB_EPStartXfer+0x940>
 8003aec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d111      	bne.n	8003b16 <USB_EPStartXfer+0x8be>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	4a6d      	ldr	r2, [pc, #436]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003afa:	4694      	mov	ip, r2
 8003afc:	4463      	add	r3, ip
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	496a      	ldr	r1, [pc, #424]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b08:	468c      	mov	ip, r1
 8003b0a:	4463      	add	r3, ip
 8003b0c:	2180      	movs	r1, #128	@ 0x80
 8003b0e:	0609      	lsls	r1, r1, #24
 8003b10:	430a      	orrs	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e040      	b.n	8003b98 <USB_EPStartXfer+0x940>
 8003b16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b1e:	2201      	movs	r2, #1
 8003b20:	4013      	ands	r3, r2
 8003b22:	d002      	beq.n	8003b2a <USB_EPStartXfer+0x8d2>
 8003b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b26:	3301      	adds	r3, #1
 8003b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	4a5f      	ldr	r2, [pc, #380]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b32:	4694      	mov	ip, r2
 8003b34:	4463      	add	r3, ip
 8003b36:	6819      	ldr	r1, [r3, #0]
 8003b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b3a:	069a      	lsls	r2, r3, #26
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	485b      	ldr	r0, [pc, #364]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b44:	4684      	mov	ip, r0
 8003b46:	4463      	add	r3, ip
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	e024      	b.n	8003b98 <USB_EPStartXfer+0x940>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	785b      	ldrb	r3, [r3, #1]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d120      	bne.n	8003b98 <USB_EPStartXfer+0x940>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	00db      	lsls	r3, r3, #3
 8003b5c:	4a54      	ldr	r2, [pc, #336]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b5e:	4694      	mov	ip, r2
 8003b60:	4463      	add	r3, ip
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	4951      	ldr	r1, [pc, #324]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b6c:	468c      	mov	ip, r1
 8003b6e:	4463      	add	r3, ip
 8003b70:	0412      	lsls	r2, r2, #16
 8003b72:	0c12      	lsrs	r2, r2, #16
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	4a4c      	ldr	r2, [pc, #304]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b7e:	4694      	mov	ip, r2
 8003b80:	4463      	add	r3, ip
 8003b82:	6819      	ldr	r1, [r3, #0]
 8003b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b86:	041a      	lsls	r2, r3, #16
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	4848      	ldr	r0, [pc, #288]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003b90:	4684      	mov	ip, r0
 8003b92:	4463      	add	r3, ip
 8003b94:	430a      	orrs	r2, r1
 8003b96:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8003b98:	201a      	movs	r0, #26
 8003b9a:	183b      	adds	r3, r7, r0
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	8912      	ldrh	r2, [r2, #8]
 8003ba0:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	6959      	ldr	r1, [r3, #20]
 8003ba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ba8:	b29c      	uxth	r4, r3
 8003baa:	183b      	adds	r3, r7, r0
 8003bac:	881a      	ldrh	r2, [r3, #0]
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	0023      	movs	r3, r4
 8003bb2:	f000 fbb9 	bl	8004328 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	18d3      	adds	r3, r2, r3
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a3c      	ldr	r2, [pc, #240]	@ (8003cb4 <USB_EPStartXfer+0xa5c>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2210      	movs	r2, #16
 8003bcc:	4053      	eors	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	4053      	eors	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	18d3      	adds	r3, r2, r3
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4934      	ldr	r1, [pc, #208]	@ (8003cb8 <USB_EPStartXfer+0xa60>)
 8003be6:	430a      	orrs	r2, r1
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	e340      	b.n	800426e <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	7b1b      	ldrb	r3, [r3, #12]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d000      	beq.n	8003bf6 <USB_EPStartXfer+0x99e>
 8003bf4:	e07e      	b.n	8003cf4 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d909      	bls.n	8003c16 <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	699a      	ldr	r2, [r3, #24]
 8003c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c0e:	1ad2      	subs	r2, r2, r3
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	619a      	str	r2, [r3, #24]
 8003c14:	e005      	b.n	8003c22 <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4a21      	ldr	r2, [pc, #132]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003c2a:	4694      	mov	ip, r2
 8003c2c:	4463      	add	r3, ip
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	00db      	lsls	r3, r3, #3
 8003c36:	491e      	ldr	r1, [pc, #120]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003c38:	468c      	mov	ip, r1
 8003c3a:	4463      	add	r3, ip
 8003c3c:	0192      	lsls	r2, r2, #6
 8003c3e:	0992      	lsrs	r2, r2, #6
 8003c40:	605a      	str	r2, [r3, #4]
 8003c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c44:	2b3e      	cmp	r3, #62	@ 0x3e
 8003c46:	d91e      	bls.n	8003c86 <USB_EPStartXfer+0xa2e>
 8003c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c50:	221f      	movs	r2, #31
 8003c52:	4013      	ands	r3, r2
 8003c54:	d102      	bne.n	8003c5c <USB_EPStartXfer+0xa04>
 8003c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	4a13      	ldr	r2, [pc, #76]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003c64:	4694      	mov	ip, r2
 8003c66:	4463      	add	r3, ip
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6c:	069b      	lsls	r3, r3, #26
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	490e      	ldr	r1, [pc, #56]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003c78:	468c      	mov	ip, r1
 8003c7a:	4463      	add	r3, ip
 8003c7c:	2180      	movs	r1, #128	@ 0x80
 8003c7e:	0609      	lsls	r1, r1, #24
 8003c80:	430a      	orrs	r2, r1
 8003c82:	605a      	str	r2, [r3, #4]
 8003c84:	e2d7      	b.n	8004236 <USB_EPStartXfer+0xfde>
 8003c86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d117      	bne.n	8003cbc <USB_EPStartXfer+0xa64>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	4a07      	ldr	r2, [pc, #28]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003c94:	4694      	mov	ip, r2
 8003c96:	4463      	add	r3, ip
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4903      	ldr	r1, [pc, #12]	@ (8003cb0 <USB_EPStartXfer+0xa58>)
 8003ca2:	468c      	mov	ip, r1
 8003ca4:	4463      	add	r3, ip
 8003ca6:	2180      	movs	r1, #128	@ 0x80
 8003ca8:	0609      	lsls	r1, r1, #24
 8003caa:	430a      	orrs	r2, r1
 8003cac:	605a      	str	r2, [r3, #4]
 8003cae:	e2c2      	b.n	8004236 <USB_EPStartXfer+0xfde>
 8003cb0:	40009800 	.word	0x40009800
 8003cb4:	07ff8fbf 	.word	0x07ff8fbf
 8003cb8:	00008080 	.word	0x00008080
 8003cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cbe:	085b      	lsrs	r3, r3, #1
 8003cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	d002      	beq.n	8003cd0 <USB_EPStartXfer+0xa78>
 8003cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ccc:	3301      	adds	r3, #1
 8003cce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	4ac4      	ldr	r2, [pc, #784]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003cd8:	4694      	mov	ip, r2
 8003cda:	4463      	add	r3, ip
 8003cdc:	6859      	ldr	r1, [r3, #4]
 8003cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce0:	069a      	lsls	r2, r3, #26
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	00db      	lsls	r3, r3, #3
 8003ce8:	48bf      	ldr	r0, [pc, #764]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003cea:	4684      	mov	ip, r0
 8003cec:	4463      	add	r3, ip
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	605a      	str	r2, [r3, #4]
 8003cf2:	e2a0      	b.n	8004236 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	78db      	ldrb	r3, [r3, #3]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d000      	beq.n	8003cfe <USB_EPStartXfer+0xaa6>
 8003cfc:	e15f      	b.n	8003fbe <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	785b      	ldrb	r3, [r3, #1]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d168      	bne.n	8003dd8 <USB_EPStartXfer+0xb80>
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	4ab6      	ldr	r2, [pc, #728]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003d0e:	4694      	mov	ip, r2
 8003d10:	4463      	add	r3, ip
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	49b3      	ldr	r1, [pc, #716]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003d1c:	468c      	mov	ip, r1
 8003d1e:	4463      	add	r3, ip
 8003d20:	0192      	lsls	r2, r2, #6
 8003d22:	0992      	lsrs	r2, r2, #6
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d2c:	d920      	bls.n	8003d70 <USB_EPStartXfer+0xb18>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	221f      	movs	r2, #31
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	d102      	bne.n	8003d46 <USB_EPStartXfer+0xaee>
 8003d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d42:	3b01      	subs	r3, #1
 8003d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	4aa6      	ldr	r2, [pc, #664]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003d4e:	4694      	mov	ip, r2
 8003d50:	4463      	add	r3, ip
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d56:	069b      	lsls	r3, r3, #26
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	49a1      	ldr	r1, [pc, #644]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003d62:	468c      	mov	ip, r1
 8003d64:	4463      	add	r3, ip
 8003d66:	2180      	movs	r1, #128	@ 0x80
 8003d68:	0609      	lsls	r1, r1, #24
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	e059      	b.n	8003e24 <USB_EPStartXfer+0xbcc>
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d111      	bne.n	8003d9c <USB_EPStartXfer+0xb44>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	00db      	lsls	r3, r3, #3
 8003d7e:	4a9a      	ldr	r2, [pc, #616]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003d80:	4694      	mov	ip, r2
 8003d82:	4463      	add	r3, ip
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	4996      	ldr	r1, [pc, #600]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003d8e:	468c      	mov	ip, r1
 8003d90:	4463      	add	r3, ip
 8003d92:	2180      	movs	r1, #128	@ 0x80
 8003d94:	0609      	lsls	r1, r1, #24
 8003d96:	430a      	orrs	r2, r1
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	e043      	b.n	8003e24 <USB_EPStartXfer+0xbcc>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	085b      	lsrs	r3, r3, #1
 8003da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	2201      	movs	r2, #1
 8003daa:	4013      	ands	r3, r2
 8003dac:	d002      	beq.n	8003db4 <USB_EPStartXfer+0xb5c>
 8003dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003db0:	3301      	adds	r3, #1
 8003db2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	4a8b      	ldr	r2, [pc, #556]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003dbc:	4694      	mov	ip, r2
 8003dbe:	4463      	add	r3, ip
 8003dc0:	6819      	ldr	r1, [r3, #0]
 8003dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc4:	069a      	lsls	r2, r3, #26
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4886      	ldr	r0, [pc, #536]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003dce:	4684      	mov	ip, r0
 8003dd0:	4463      	add	r3, ip
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	601a      	str	r2, [r3, #0]
 8003dd6:	e025      	b.n	8003e24 <USB_EPStartXfer+0xbcc>
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	785b      	ldrb	r3, [r3, #1]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d121      	bne.n	8003e24 <USB_EPStartXfer+0xbcc>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	00db      	lsls	r3, r3, #3
 8003de6:	4a80      	ldr	r2, [pc, #512]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003de8:	4694      	mov	ip, r2
 8003dea:	4463      	add	r3, ip
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	497c      	ldr	r1, [pc, #496]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003df6:	468c      	mov	ip, r1
 8003df8:	4463      	add	r3, ip
 8003dfa:	0412      	lsls	r2, r2, #16
 8003dfc:	0c12      	lsrs	r2, r2, #16
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	00db      	lsls	r3, r3, #3
 8003e06:	4a78      	ldr	r2, [pc, #480]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003e08:	4694      	mov	ip, r2
 8003e0a:	4463      	add	r3, ip
 8003e0c:	6819      	ldr	r1, [r3, #0]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	041a      	lsls	r2, r3, #16
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	4873      	ldr	r0, [pc, #460]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003e1c:	4684      	mov	ip, r0
 8003e1e:	4463      	add	r3, ip
 8003e20:	430a      	orrs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	785b      	ldrb	r3, [r3, #1]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d168      	bne.n	8003efe <USB_EPStartXfer+0xca6>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4a6d      	ldr	r2, [pc, #436]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003e34:	4694      	mov	ip, r2
 8003e36:	4463      	add	r3, ip
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	4969      	ldr	r1, [pc, #420]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003e42:	468c      	mov	ip, r1
 8003e44:	4463      	add	r3, ip
 8003e46:	0192      	lsls	r2, r2, #6
 8003e48:	0992      	lsrs	r2, r2, #6
 8003e4a:	605a      	str	r2, [r3, #4]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e52:	d920      	bls.n	8003e96 <USB_EPStartXfer+0xc3e>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	095b      	lsrs	r3, r3, #5
 8003e5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	221f      	movs	r2, #31
 8003e62:	4013      	ands	r3, r2
 8003e64:	d102      	bne.n	8003e6c <USB_EPStartXfer+0xc14>
 8003e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	00db      	lsls	r3, r3, #3
 8003e72:	4a5d      	ldr	r2, [pc, #372]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003e74:	4694      	mov	ip, r2
 8003e76:	4463      	add	r3, ip
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7c:	069b      	lsls	r3, r3, #26
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4958      	ldr	r1, [pc, #352]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003e88:	468c      	mov	ip, r1
 8003e8a:	4463      	add	r3, ip
 8003e8c:	2180      	movs	r1, #128	@ 0x80
 8003e8e:	0609      	lsls	r1, r1, #24
 8003e90:	430a      	orrs	r2, r1
 8003e92:	605a      	str	r2, [r3, #4]
 8003e94:	e059      	b.n	8003f4a <USB_EPStartXfer+0xcf2>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d111      	bne.n	8003ec2 <USB_EPStartXfer+0xc6a>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	4a50      	ldr	r2, [pc, #320]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003ea6:	4694      	mov	ip, r2
 8003ea8:	4463      	add	r3, ip
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	00db      	lsls	r3, r3, #3
 8003eb2:	494d      	ldr	r1, [pc, #308]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003eb4:	468c      	mov	ip, r1
 8003eb6:	4463      	add	r3, ip
 8003eb8:	2180      	movs	r1, #128	@ 0x80
 8003eba:	0609      	lsls	r1, r1, #24
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	605a      	str	r2, [r3, #4]
 8003ec0:	e043      	b.n	8003f4a <USB_EPStartXfer+0xcf2>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	085b      	lsrs	r3, r3, #1
 8003ec8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d002      	beq.n	8003eda <USB_EPStartXfer+0xc82>
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4a41      	ldr	r2, [pc, #260]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003ee2:	4694      	mov	ip, r2
 8003ee4:	4463      	add	r3, ip
 8003ee6:	6859      	ldr	r1, [r3, #4]
 8003ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eea:	069a      	lsls	r2, r3, #26
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	483d      	ldr	r0, [pc, #244]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003ef4:	4684      	mov	ip, r0
 8003ef6:	4463      	add	r3, ip
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	605a      	str	r2, [r3, #4]
 8003efc:	e025      	b.n	8003f4a <USB_EPStartXfer+0xcf2>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	785b      	ldrb	r3, [r3, #1]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d121      	bne.n	8003f4a <USB_EPStartXfer+0xcf2>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4a36      	ldr	r2, [pc, #216]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003f0e:	4694      	mov	ip, r2
 8003f10:	4463      	add	r3, ip
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	4933      	ldr	r1, [pc, #204]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003f1c:	468c      	mov	ip, r1
 8003f1e:	4463      	add	r3, ip
 8003f20:	0412      	lsls	r2, r2, #16
 8003f22:	0c12      	lsrs	r2, r2, #16
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	4a2e      	ldr	r2, [pc, #184]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003f2e:	4694      	mov	ip, r2
 8003f30:	4463      	add	r3, ip
 8003f32:	6859      	ldr	r1, [r3, #4]
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	041a      	lsls	r2, r3, #16
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	4829      	ldr	r0, [pc, #164]	@ (8003fe8 <USB_EPStartXfer+0xd90>)
 8003f42:	4684      	mov	ip, r0
 8003f44:	4463      	add	r3, ip
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d100      	bne.n	8003f54 <USB_EPStartXfer+0xcfc>
 8003f52:	e170      	b.n	8004236 <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	18d3      	adds	r3, r2, r3
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	2126      	movs	r1, #38	@ 0x26
 8003f62:	187b      	adds	r3, r7, r1
 8003f64:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8003f66:	187b      	adds	r3, r7, r1
 8003f68:	881a      	ldrh	r2, [r3, #0]
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	01db      	lsls	r3, r3, #7
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d004      	beq.n	8003f7c <USB_EPStartXfer+0xd24>
 8003f72:	187b      	adds	r3, r7, r1
 8003f74:	881b      	ldrh	r3, [r3, #0]
 8003f76:	2240      	movs	r2, #64	@ 0x40
 8003f78:	4013      	ands	r3, r2
 8003f7a:	d10d      	bne.n	8003f98 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8003f7c:	2126      	movs	r1, #38	@ 0x26
 8003f7e:	187b      	adds	r3, r7, r1
 8003f80:	881a      	ldrh	r2, [r3, #0]
 8003f82:	2380      	movs	r3, #128	@ 0x80
 8003f84:	01db      	lsls	r3, r3, #7
 8003f86:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8003f88:	d000      	beq.n	8003f8c <USB_EPStartXfer+0xd34>
 8003f8a:	e154      	b.n	8004236 <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8003f8c:	187b      	adds	r3, r7, r1
 8003f8e:	881b      	ldrh	r3, [r3, #0]
 8003f90:	2240      	movs	r2, #64	@ 0x40
 8003f92:	4013      	ands	r3, r2
 8003f94:	d000      	beq.n	8003f98 <USB_EPStartXfer+0xd40>
 8003f96:	e14e      	b.n	8004236 <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	18d3      	adds	r3, r2, r3
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a11      	ldr	r2, [pc, #68]	@ (8003fec <USB_EPStartXfer+0xd94>)
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	623b      	str	r3, [r7, #32]
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	18d3      	adds	r3, r2, r3
 8003fb4:	6a3a      	ldr	r2, [r7, #32]
 8003fb6:	490e      	ldr	r1, [pc, #56]	@ (8003ff0 <USB_EPStartXfer+0xd98>)
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	e13b      	b.n	8004236 <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	78db      	ldrb	r3, [r3, #3]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d000      	beq.n	8003fc8 <USB_EPStartXfer+0xd70>
 8003fc6:	e134      	b.n	8004232 <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	699a      	ldr	r2, [r3, #24]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d90f      	bls.n	8003ff4 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	699a      	ldr	r2, [r3, #24]
 8003fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fe0:	1ad2      	subs	r2, r2, r3
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	619a      	str	r2, [r3, #24]
 8003fe6:	e00b      	b.n	8004000 <USB_EPStartXfer+0xda8>
 8003fe8:	40009800 	.word	0x40009800
 8003fec:	07ff8f8f 	.word	0x07ff8f8f
 8003ff0:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	785b      	ldrb	r3, [r3, #1]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d162      	bne.n	80040ce <USB_EPStartXfer+0xe76>
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	4a9a      	ldr	r2, [pc, #616]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004010:	4694      	mov	ip, r2
 8004012:	4463      	add	r3, ip
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	4996      	ldr	r1, [pc, #600]	@ (8004278 <USB_EPStartXfer+0x1020>)
 800401e:	468c      	mov	ip, r1
 8004020:	4463      	add	r3, ip
 8004022:	0192      	lsls	r2, r2, #6
 8004024:	0992      	lsrs	r2, r2, #6
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402a:	2b3e      	cmp	r3, #62	@ 0x3e
 800402c:	d91e      	bls.n	800406c <USB_EPStartXfer+0xe14>
 800402e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004036:	221f      	movs	r2, #31
 8004038:	4013      	ands	r3, r2
 800403a:	d102      	bne.n	8004042 <USB_EPStartXfer+0xdea>
 800403c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800403e:	3b01      	subs	r3, #1
 8004040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	4a8b      	ldr	r2, [pc, #556]	@ (8004278 <USB_EPStartXfer+0x1020>)
 800404a:	4694      	mov	ip, r2
 800404c:	4463      	add	r3, ip
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004052:	069b      	lsls	r3, r3, #26
 8004054:	431a      	orrs	r2, r3
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	4986      	ldr	r1, [pc, #536]	@ (8004278 <USB_EPStartXfer+0x1020>)
 800405e:	468c      	mov	ip, r1
 8004060:	4463      	add	r3, ip
 8004062:	2180      	movs	r1, #128	@ 0x80
 8004064:	0609      	lsls	r1, r1, #24
 8004066:	430a      	orrs	r2, r1
 8004068:	601a      	str	r2, [r3, #0]
 800406a:	e055      	b.n	8004118 <USB_EPStartXfer+0xec0>
 800406c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406e:	2b00      	cmp	r3, #0
 8004070:	d111      	bne.n	8004096 <USB_EPStartXfer+0xe3e>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	00db      	lsls	r3, r3, #3
 8004078:	4a7f      	ldr	r2, [pc, #508]	@ (8004278 <USB_EPStartXfer+0x1020>)
 800407a:	4694      	mov	ip, r2
 800407c:	4463      	add	r3, ip
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	497c      	ldr	r1, [pc, #496]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004088:	468c      	mov	ip, r1
 800408a:	4463      	add	r3, ip
 800408c:	2180      	movs	r1, #128	@ 0x80
 800408e:	0609      	lsls	r1, r1, #24
 8004090:	430a      	orrs	r2, r1
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e040      	b.n	8004118 <USB_EPStartXfer+0xec0>
 8004096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004098:	085b      	lsrs	r3, r3, #1
 800409a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800409c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800409e:	2201      	movs	r2, #1
 80040a0:	4013      	ands	r3, r2
 80040a2:	d002      	beq.n	80040aa <USB_EPStartXfer+0xe52>
 80040a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a6:	3301      	adds	r3, #1
 80040a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	4a71      	ldr	r2, [pc, #452]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80040b2:	4694      	mov	ip, r2
 80040b4:	4463      	add	r3, ip
 80040b6:	6819      	ldr	r1, [r3, #0]
 80040b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ba:	069a      	lsls	r2, r3, #26
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	486d      	ldr	r0, [pc, #436]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80040c4:	4684      	mov	ip, r0
 80040c6:	4463      	add	r3, ip
 80040c8:	430a      	orrs	r2, r1
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	e024      	b.n	8004118 <USB_EPStartXfer+0xec0>
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	785b      	ldrb	r3, [r3, #1]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d120      	bne.n	8004118 <USB_EPStartXfer+0xec0>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	4a66      	ldr	r2, [pc, #408]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80040de:	4694      	mov	ip, r2
 80040e0:	4463      	add	r3, ip
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	4963      	ldr	r1, [pc, #396]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80040ec:	468c      	mov	ip, r1
 80040ee:	4463      	add	r3, ip
 80040f0:	0412      	lsls	r2, r2, #16
 80040f2:	0c12      	lsrs	r2, r2, #16
 80040f4:	601a      	str	r2, [r3, #0]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4a5e      	ldr	r2, [pc, #376]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80040fe:	4694      	mov	ip, r2
 8004100:	4463      	add	r3, ip
 8004102:	6819      	ldr	r1, [r3, #0]
 8004104:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004106:	041a      	lsls	r2, r3, #16
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	485a      	ldr	r0, [pc, #360]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004110:	4684      	mov	ip, r0
 8004112:	4463      	add	r3, ip
 8004114:	430a      	orrs	r2, r1
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	785b      	ldrb	r3, [r3, #1]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d162      	bne.n	80041e6 <USB_EPStartXfer+0xf8e>
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	4a54      	ldr	r2, [pc, #336]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004128:	4694      	mov	ip, r2
 800412a:	4463      	add	r3, ip
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4950      	ldr	r1, [pc, #320]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004136:	468c      	mov	ip, r1
 8004138:	4463      	add	r3, ip
 800413a:	0192      	lsls	r2, r2, #6
 800413c:	0992      	lsrs	r2, r2, #6
 800413e:	605a      	str	r2, [r3, #4]
 8004140:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004142:	2b3e      	cmp	r3, #62	@ 0x3e
 8004144:	d91e      	bls.n	8004184 <USB_EPStartXfer+0xf2c>
 8004146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004148:	095b      	lsrs	r3, r3, #5
 800414a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800414c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800414e:	221f      	movs	r2, #31
 8004150:	4013      	ands	r3, r2
 8004152:	d102      	bne.n	800415a <USB_EPStartXfer+0xf02>
 8004154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004156:	3b01      	subs	r3, #1
 8004158:	62bb      	str	r3, [r7, #40]	@ 0x28
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	4a45      	ldr	r2, [pc, #276]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004162:	4694      	mov	ip, r2
 8004164:	4463      	add	r3, ip
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416a:	069b      	lsls	r3, r3, #26
 800416c:	431a      	orrs	r2, r3
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4940      	ldr	r1, [pc, #256]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004176:	468c      	mov	ip, r1
 8004178:	4463      	add	r3, ip
 800417a:	2180      	movs	r1, #128	@ 0x80
 800417c:	0609      	lsls	r1, r1, #24
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	e058      	b.n	8004236 <USB_EPStartXfer+0xfde>
 8004184:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004186:	2b00      	cmp	r3, #0
 8004188:	d111      	bne.n	80041ae <USB_EPStartXfer+0xf56>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4a39      	ldr	r2, [pc, #228]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004192:	4694      	mov	ip, r2
 8004194:	4463      	add	r3, ip
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	4936      	ldr	r1, [pc, #216]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80041a0:	468c      	mov	ip, r1
 80041a2:	4463      	add	r3, ip
 80041a4:	2180      	movs	r1, #128	@ 0x80
 80041a6:	0609      	lsls	r1, r1, #24
 80041a8:	430a      	orrs	r2, r1
 80041aa:	605a      	str	r2, [r3, #4]
 80041ac:	e043      	b.n	8004236 <USB_EPStartXfer+0xfde>
 80041ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b0:	085b      	lsrs	r3, r3, #1
 80041b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b6:	2201      	movs	r2, #1
 80041b8:	4013      	ands	r3, r2
 80041ba:	d002      	beq.n	80041c2 <USB_EPStartXfer+0xf6a>
 80041bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041be:	3301      	adds	r3, #1
 80041c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80041ca:	4694      	mov	ip, r2
 80041cc:	4463      	add	r3, ip
 80041ce:	6859      	ldr	r1, [r3, #4]
 80041d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d2:	069a      	lsls	r2, r3, #26
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	4827      	ldr	r0, [pc, #156]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80041dc:	4684      	mov	ip, r0
 80041de:	4463      	add	r3, ip
 80041e0:	430a      	orrs	r2, r1
 80041e2:	605a      	str	r2, [r3, #4]
 80041e4:	e027      	b.n	8004236 <USB_EPStartXfer+0xfde>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	785b      	ldrb	r3, [r3, #1]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d123      	bne.n	8004236 <USB_EPStartXfer+0xfde>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	00db      	lsls	r3, r3, #3
 80041f4:	4a20      	ldr	r2, [pc, #128]	@ (8004278 <USB_EPStartXfer+0x1020>)
 80041f6:	4694      	mov	ip, r2
 80041f8:	4463      	add	r3, ip
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	00db      	lsls	r3, r3, #3
 8004202:	491d      	ldr	r1, [pc, #116]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004204:	468c      	mov	ip, r1
 8004206:	4463      	add	r3, ip
 8004208:	0412      	lsls	r2, r2, #16
 800420a:	0c12      	lsrs	r2, r2, #16
 800420c:	605a      	str	r2, [r3, #4]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4a18      	ldr	r2, [pc, #96]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004216:	4694      	mov	ip, r2
 8004218:	4463      	add	r3, ip
 800421a:	6859      	ldr	r1, [r3, #4]
 800421c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800421e:	041a      	lsls	r2, r3, #16
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	00db      	lsls	r3, r3, #3
 8004226:	4814      	ldr	r0, [pc, #80]	@ (8004278 <USB_EPStartXfer+0x1020>)
 8004228:	4684      	mov	ip, r0
 800422a:	4463      	add	r3, ip
 800422c:	430a      	orrs	r2, r1
 800422e:	605a      	str	r2, [r3, #4]
 8004230:	e001      	b.n	8004236 <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e01c      	b.n	8004270 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	18d3      	adds	r3, r2, r3
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a0e      	ldr	r2, [pc, #56]	@ (800427c <USB_EPStartXfer+0x1024>)
 8004244:	4013      	ands	r3, r2
 8004246:	61fb      	str	r3, [r7, #28]
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	2280      	movs	r2, #128	@ 0x80
 800424c:	0152      	lsls	r2, r2, #5
 800424e:	4053      	eors	r3, r2
 8004250:	61fb      	str	r3, [r7, #28]
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	2280      	movs	r2, #128	@ 0x80
 8004256:	0192      	lsls	r2, r2, #6
 8004258:	4053      	eors	r3, r2
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	18d3      	adds	r3, r2, r3
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	4905      	ldr	r1, [pc, #20]	@ (8004280 <USB_EPStartXfer+0x1028>)
 800426a:	430a      	orrs	r2, r1
 800426c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	0018      	movs	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	b017      	add	sp, #92	@ 0x5c
 8004276:	bd90      	pop	{r4, r7, pc}
 8004278:	40009800 	.word	0x40009800
 800427c:	07ffbf8f 	.word	0x07ffbf8f
 8004280:	00008080 	.word	0x00008080

08004284 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	785b      	ldrb	r3, [r3, #1]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d016      	beq.n	80042c4 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	18d3      	adds	r3, r2, r3
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a16      	ldr	r2, [pc, #88]	@ (80042fc <USB_EPSetStall+0x78>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2210      	movs	r2, #16
 80042ac:	4053      	eors	r3, r2
 80042ae:	60bb      	str	r3, [r7, #8]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	18d3      	adds	r3, r2, r3
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	4910      	ldr	r1, [pc, #64]	@ (8004300 <USB_EPSetStall+0x7c>)
 80042be:	430a      	orrs	r2, r1
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	e016      	b.n	80042f2 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	18d3      	adds	r3, r2, r3
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004304 <USB_EPSetStall+0x80>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	60fb      	str	r3, [r7, #12]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2280      	movs	r2, #128	@ 0x80
 80042da:	0152      	lsls	r2, r2, #5
 80042dc:	4053      	eors	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	18d3      	adds	r3, r2, r3
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4904      	ldr	r1, [pc, #16]	@ (8004300 <USB_EPSetStall+0x7c>)
 80042ee:	430a      	orrs	r2, r1
 80042f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	0018      	movs	r0, r3
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b004      	add	sp, #16
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	07ff8fbf 	.word	0x07ff8fbf
 8004300:	00008080 	.word	0x00008080
 8004304:	07ffbf8f 	.word	0x07ffbf8f

08004308 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004314:	2280      	movs	r2, #128	@ 0x80
 8004316:	0212      	lsls	r2, r2, #8
 8004318:	431a      	orrs	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	0018      	movs	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	b002      	add	sp, #8
 8004326:	bd80      	pop	{r7, pc}

08004328 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b08a      	sub	sp, #40	@ 0x28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	0019      	movs	r1, r3
 8004334:	1dbb      	adds	r3, r7, #6
 8004336:	801a      	strh	r2, [r3, #0]
 8004338:	1d3b      	adds	r3, r7, #4
 800433a:	1c0a      	adds	r2, r1, #0
 800433c:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800433e:	1d3b      	adds	r3, r7, #4
 8004340:	881b      	ldrh	r3, [r3, #0]
 8004342:	3303      	adds	r3, #3
 8004344:	089b      	lsrs	r3, r3, #2
 8004346:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8004348:	2016      	movs	r0, #22
 800434a:	183b      	adds	r3, r7, r0
 800434c:	1d3a      	adds	r2, r7, #4
 800434e:	8812      	ldrh	r2, [r2, #0]
 8004350:	2103      	movs	r1, #3
 8004352:	400a      	ands	r2, r1
 8004354:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800435a:	183b      	adds	r3, r7, r0
 800435c:	881b      	ldrh	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <USB_WritePMA+0x40>
  {
    NbWords--;
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	3b01      	subs	r3, #1
 8004366:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8004368:	1dbb      	adds	r3, r7, #6
 800436a:	881b      	ldrh	r3, [r3, #0]
 800436c:	4a28      	ldr	r2, [pc, #160]	@ (8004410 <USB_WritePMA+0xe8>)
 800436e:	4694      	mov	ip, r2
 8004370:	4463      	add	r3, ip
 8004372:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	623b      	str	r3, [r7, #32]
 8004378:	e01f      	b.n	80043ba <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	781a      	ldrb	r2, [r3, #0]
 800437e:	7859      	ldrb	r1, [r3, #1]
 8004380:	0209      	lsls	r1, r1, #8
 8004382:	430a      	orrs	r2, r1
 8004384:	7899      	ldrb	r1, [r3, #2]
 8004386:	0409      	lsls	r1, r1, #16
 8004388:	430a      	orrs	r2, r1
 800438a:	78db      	ldrb	r3, [r3, #3]
 800438c:	061b      	lsls	r3, r3, #24
 800438e:	4313      	orrs	r3, r2
 8004390:	001a      	movs	r2, r3
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	3304      	adds	r3, #4
 800439a:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	3301      	adds	r3, #1
 80043a0:	613b      	str	r3, [r7, #16]
    pBuf++;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	3301      	adds	r3, #1
 80043a6:	613b      	str	r3, [r7, #16]
    pBuf++;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	3301      	adds	r3, #1
 80043ac:	613b      	str	r3, [r7, #16]
    pBuf++;
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	3301      	adds	r3, #1
 80043b2:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	623b      	str	r3, [r7, #32]
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1dc      	bne.n	800437a <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 80043c0:	2316      	movs	r3, #22
 80043c2:	18fb      	adds	r3, r7, r3
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d01e      	beq.n	8004408 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 80043ca:	2300      	movs	r3, #0
 80043cc:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	001a      	movs	r2, r3
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	409a      	lsls	r2, r3
 80043da:	0013      	movs	r3, r2
 80043dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043de:	4313      	orrs	r3, r2
 80043e0:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 80043e2:	6a3b      	ldr	r3, [r7, #32]
 80043e4:	3301      	adds	r3, #1
 80043e6:	623b      	str	r3, [r7, #32]
      pBuf++;
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	3301      	adds	r3, #1
 80043ec:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 80043ee:	2116      	movs	r1, #22
 80043f0:	187b      	adds	r3, r7, r1
 80043f2:	881a      	ldrh	r2, [r3, #0]
 80043f4:	187b      	adds	r3, r7, r1
 80043f6:	3a01      	subs	r2, #1
 80043f8:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 80043fa:	187b      	adds	r3, r7, r1
 80043fc:	881b      	ldrh	r3, [r3, #0]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1e5      	bne.n	80043ce <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004406:	601a      	str	r2, [r3, #0]
  }
}
 8004408:	46c0      	nop			@ (mov r8, r8)
 800440a:	46bd      	mov	sp, r7
 800440c:	b00a      	add	sp, #40	@ 0x28
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40009800 	.word	0x40009800

08004414 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	000a      	movs	r2, r1
 800441e:	1cfb      	adds	r3, r7, #3
 8004420:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004422:	2387      	movs	r3, #135	@ 0x87
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	0018      	movs	r0, r3
 8004428:	f7fc fbde 	bl	8000be8 <USBD_static_malloc>
 800442c:	0003      	movs	r3, r0
 800442e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10a      	bne.n	800444c <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	23b5      	movs	r3, #181	@ 0xb5
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	58d2      	ldr	r2, [r2, r3]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	32b0      	adds	r2, #176	@ 0xb0
 8004442:	0092      	lsls	r2, r2, #2
 8004444:	2100      	movs	r1, #0
 8004446:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 8004448:	2302      	movs	r3, #2
 800444a:	e0e9      	b.n	8004620 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800444c:	2387      	movs	r3, #135	@ 0x87
 800444e:	009a      	lsls	r2, r3, #2
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2100      	movs	r1, #0
 8004454:	0018      	movs	r0, r3
 8004456:	f000 feaf 	bl	80051b8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	23b5      	movs	r3, #181	@ 0xb5
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	58d2      	ldr	r2, [r2, r3]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	32b0      	adds	r2, #176	@ 0xb0
 8004466:	0092      	lsls	r2, r2, #2
 8004468:	68f9      	ldr	r1, [r7, #12]
 800446a:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	23b5      	movs	r3, #181	@ 0xb5
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	58d2      	ldr	r2, [r2, r3]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	32b0      	adds	r2, #176	@ 0xb0
 8004478:	0092      	lsls	r2, r2, #2
 800447a:	58d1      	ldr	r1, [r2, r3]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	23af      	movs	r3, #175	@ 0xaf
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	7c1b      	ldrb	r3, [r3, #16]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d13c      	bne.n	8004506 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800448c:	4b66      	ldr	r3, [pc, #408]	@ (8004628 <USBD_CDC_Init+0x214>)
 800448e:	7819      	ldrb	r1, [r3, #0]
 8004490:	2380      	movs	r3, #128	@ 0x80
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f7fc faa3 	bl	80009e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800449c:	4b62      	ldr	r3, [pc, #392]	@ (8004628 <USBD_CDC_Init+0x214>)
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	001a      	movs	r2, r3
 80044a2:	230f      	movs	r3, #15
 80044a4:	401a      	ands	r2, r3
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	0013      	movs	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	189b      	adds	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	18cb      	adds	r3, r1, r3
 80044b2:	3324      	adds	r3, #36	@ 0x24
 80044b4:	2201      	movs	r2, #1
 80044b6:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80044b8:	4b5c      	ldr	r3, [pc, #368]	@ (800462c <USBD_CDC_Init+0x218>)
 80044ba:	7819      	ldrb	r1, [r3, #0]
 80044bc:	2380      	movs	r3, #128	@ 0x80
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f7fc fa8d 	bl	80009e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80044c8:	4b58      	ldr	r3, [pc, #352]	@ (800462c <USBD_CDC_Init+0x218>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	001a      	movs	r2, r3
 80044ce:	230f      	movs	r3, #15
 80044d0:	401a      	ands	r2, r3
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	23b2      	movs	r3, #178	@ 0xb2
 80044d6:	0059      	lsls	r1, r3, #1
 80044d8:	0013      	movs	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	189b      	adds	r3, r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	18c3      	adds	r3, r0, r3
 80044e2:	185b      	adds	r3, r3, r1
 80044e4:	2201      	movs	r2, #1
 80044e6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80044e8:	4b51      	ldr	r3, [pc, #324]	@ (8004630 <USBD_CDC_Init+0x21c>)
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	001a      	movs	r2, r3
 80044ee:	230f      	movs	r3, #15
 80044f0:	401a      	ands	r2, r3
 80044f2:	6879      	ldr	r1, [r7, #4]
 80044f4:	0013      	movs	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	189b      	adds	r3, r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	18cb      	adds	r3, r1, r3
 80044fe:	3326      	adds	r3, #38	@ 0x26
 8004500:	2210      	movs	r2, #16
 8004502:	801a      	strh	r2, [r3, #0]
 8004504:	e039      	b.n	800457a <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004506:	4b48      	ldr	r3, [pc, #288]	@ (8004628 <USBD_CDC_Init+0x214>)
 8004508:	7819      	ldrb	r1, [r3, #0]
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	2340      	movs	r3, #64	@ 0x40
 800450e:	2202      	movs	r2, #2
 8004510:	f7fc fa67 	bl	80009e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004514:	4b44      	ldr	r3, [pc, #272]	@ (8004628 <USBD_CDC_Init+0x214>)
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	001a      	movs	r2, r3
 800451a:	230f      	movs	r3, #15
 800451c:	401a      	ands	r2, r3
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	0013      	movs	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	189b      	adds	r3, r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	18cb      	adds	r3, r1, r3
 800452a:	3324      	adds	r3, #36	@ 0x24
 800452c:	2201      	movs	r2, #1
 800452e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004530:	4b3e      	ldr	r3, [pc, #248]	@ (800462c <USBD_CDC_Init+0x218>)
 8004532:	7819      	ldrb	r1, [r3, #0]
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	2340      	movs	r3, #64	@ 0x40
 8004538:	2202      	movs	r2, #2
 800453a:	f7fc fa52 	bl	80009e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800453e:	4b3b      	ldr	r3, [pc, #236]	@ (800462c <USBD_CDC_Init+0x218>)
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	001a      	movs	r2, r3
 8004544:	230f      	movs	r3, #15
 8004546:	401a      	ands	r2, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	23b2      	movs	r3, #178	@ 0xb2
 800454c:	0059      	lsls	r1, r3, #1
 800454e:	0013      	movs	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	189b      	adds	r3, r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	18c3      	adds	r3, r0, r3
 8004558:	185b      	adds	r3, r3, r1
 800455a:	2201      	movs	r2, #1
 800455c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800455e:	4b34      	ldr	r3, [pc, #208]	@ (8004630 <USBD_CDC_Init+0x21c>)
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	001a      	movs	r2, r3
 8004564:	230f      	movs	r3, #15
 8004566:	401a      	ands	r2, r3
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	0013      	movs	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	189b      	adds	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	18cb      	adds	r3, r1, r3
 8004574:	3326      	adds	r3, #38	@ 0x26
 8004576:	2210      	movs	r2, #16
 8004578:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800457a:	4b2d      	ldr	r3, [pc, #180]	@ (8004630 <USBD_CDC_Init+0x21c>)
 800457c:	7819      	ldrb	r1, [r3, #0]
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	2308      	movs	r3, #8
 8004582:	2203      	movs	r2, #3
 8004584:	f7fc fa2d 	bl	80009e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8004588:	4b29      	ldr	r3, [pc, #164]	@ (8004630 <USBD_CDC_Init+0x21c>)
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	001a      	movs	r2, r3
 800458e:	230f      	movs	r3, #15
 8004590:	401a      	ands	r2, r3
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	0013      	movs	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	189b      	adds	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	18cb      	adds	r3, r1, r3
 800459e:	3324      	adds	r3, #36	@ 0x24
 80045a0:	2201      	movs	r2, #1
 80045a2:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	2381      	movs	r3, #129	@ 0x81
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	2100      	movs	r1, #0
 80045ac:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	23b5      	movs	r3, #181	@ 0xb5
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	58d3      	ldr	r3, [r2, r3]
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	33b0      	adds	r3, #176	@ 0xb0
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	18d3      	adds	r3, r2, r3
 80045be:	3304      	adds	r3, #4
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	2385      	movs	r3, #133	@ 0x85
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	2100      	movs	r1, #0
 80045ce:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	2386      	movs	r3, #134	@ 0x86
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	2100      	movs	r1, #0
 80045d8:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	2381      	movs	r3, #129	@ 0x81
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	58d3      	ldr	r3, [r2, r3]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 80045e6:	2302      	movs	r3, #2
 80045e8:	e01a      	b.n	8004620 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	7c1b      	ldrb	r3, [r3, #16]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10b      	bne.n	800460a <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80045f2:	4b0e      	ldr	r3, [pc, #56]	@ (800462c <USBD_CDC_Init+0x218>)
 80045f4:	7819      	ldrb	r1, [r3, #0]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	2381      	movs	r3, #129	@ 0x81
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	58d2      	ldr	r2, [r2, r3]
 80045fe:	2380      	movs	r3, #128	@ 0x80
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7fc faaa 	bl	8000b5c <USBD_LL_PrepareReceive>
 8004608:	e009      	b.n	800461e <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800460a:	4b08      	ldr	r3, [pc, #32]	@ (800462c <USBD_CDC_Init+0x218>)
 800460c:	7819      	ldrb	r1, [r3, #0]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	2381      	movs	r3, #129	@ 0x81
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	58d2      	ldr	r2, [r2, r3]
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	2340      	movs	r3, #64	@ 0x40
 800461a:	f7fc fa9f 	bl	8000b5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	0018      	movs	r0, r3
 8004622:	46bd      	mov	sp, r7
 8004624:	b004      	add	sp, #16
 8004626:	bd80      	pop	{r7, pc}
 8004628:	200000fb 	.word	0x200000fb
 800462c:	200000fc 	.word	0x200000fc
 8004630:	200000fd 	.word	0x200000fd

08004634 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	000a      	movs	r2, r1
 800463e:	1cfb      	adds	r3, r7, #3
 8004640:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8004642:	4b41      	ldr	r3, [pc, #260]	@ (8004748 <USBD_CDC_DeInit+0x114>)
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	0011      	movs	r1, r2
 800464a:	0018      	movs	r0, r3
 800464c:	f7fc fa00 	bl	8000a50 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8004650:	4b3d      	ldr	r3, [pc, #244]	@ (8004748 <USBD_CDC_DeInit+0x114>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	001a      	movs	r2, r3
 8004656:	230f      	movs	r3, #15
 8004658:	401a      	ands	r2, r3
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	0013      	movs	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	189b      	adds	r3, r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	18cb      	adds	r3, r1, r3
 8004666:	3324      	adds	r3, #36	@ 0x24
 8004668:	2200      	movs	r2, #0
 800466a:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800466c:	4b37      	ldr	r3, [pc, #220]	@ (800474c <USBD_CDC_DeInit+0x118>)
 800466e:	781a      	ldrb	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	0011      	movs	r1, r2
 8004674:	0018      	movs	r0, r3
 8004676:	f7fc f9eb 	bl	8000a50 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800467a:	4b34      	ldr	r3, [pc, #208]	@ (800474c <USBD_CDC_DeInit+0x118>)
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	001a      	movs	r2, r3
 8004680:	230f      	movs	r3, #15
 8004682:	401a      	ands	r2, r3
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	23b2      	movs	r3, #178	@ 0xb2
 8004688:	0059      	lsls	r1, r3, #1
 800468a:	0013      	movs	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	189b      	adds	r3, r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	18c3      	adds	r3, r0, r3
 8004694:	185b      	adds	r3, r3, r1
 8004696:	2200      	movs	r2, #0
 8004698:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800469a:	4b2d      	ldr	r3, [pc, #180]	@ (8004750 <USBD_CDC_DeInit+0x11c>)
 800469c:	781a      	ldrb	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	0011      	movs	r1, r2
 80046a2:	0018      	movs	r0, r3
 80046a4:	f7fc f9d4 	bl	8000a50 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80046a8:	4b29      	ldr	r3, [pc, #164]	@ (8004750 <USBD_CDC_DeInit+0x11c>)
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	001a      	movs	r2, r3
 80046ae:	230f      	movs	r3, #15
 80046b0:	401a      	ands	r2, r3
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	0013      	movs	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	189b      	adds	r3, r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	18cb      	adds	r3, r1, r3
 80046be:	3324      	adds	r3, #36	@ 0x24
 80046c0:	2200      	movs	r2, #0
 80046c2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80046c4:	4b22      	ldr	r3, [pc, #136]	@ (8004750 <USBD_CDC_DeInit+0x11c>)
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	001a      	movs	r2, r3
 80046ca:	230f      	movs	r3, #15
 80046cc:	401a      	ands	r2, r3
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	0013      	movs	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	189b      	adds	r3, r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	18cb      	adds	r3, r1, r3
 80046da:	3326      	adds	r3, #38	@ 0x26
 80046dc:	2200      	movs	r2, #0
 80046de:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	23b5      	movs	r3, #181	@ 0xb5
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	58d2      	ldr	r2, [r2, r3]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	32b0      	adds	r2, #176	@ 0xb0
 80046ec:	0092      	lsls	r2, r2, #2
 80046ee:	58d3      	ldr	r3, [r2, r3]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d024      	beq.n	800473e <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	23b5      	movs	r3, #181	@ 0xb5
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	58d3      	ldr	r3, [r2, r3]
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	33b0      	adds	r3, #176	@ 0xb0
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	18d3      	adds	r3, r2, r3
 8004704:	3304      	adds	r3, #4
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	23b5      	movs	r3, #181	@ 0xb5
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	58d2      	ldr	r2, [r2, r3]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	32b0      	adds	r2, #176	@ 0xb0
 8004718:	0092      	lsls	r2, r2, #2
 800471a:	58d3      	ldr	r3, [r2, r3]
 800471c:	0018      	movs	r0, r3
 800471e:	f7fc fa6f 	bl	8000c00 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	23b5      	movs	r3, #181	@ 0xb5
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	58d2      	ldr	r2, [r2, r3]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	32b0      	adds	r2, #176	@ 0xb0
 800472e:	0092      	lsls	r2, r2, #2
 8004730:	2100      	movs	r1, #0
 8004732:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	23af      	movs	r3, #175	@ 0xaf
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	2100      	movs	r1, #0
 800473c:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	0018      	movs	r0, r3
 8004742:	46bd      	mov	sp, r7
 8004744:	b002      	add	sp, #8
 8004746:	bd80      	pop	{r7, pc}
 8004748:	200000fb 	.word	0x200000fb
 800474c:	200000fc 	.word	0x200000fc
 8004750:	200000fd 	.word	0x200000fd

08004754 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	23b5      	movs	r3, #181	@ 0xb5
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	58d2      	ldr	r2, [r2, r3]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	32b0      	adds	r2, #176	@ 0xb0
 800476a:	0092      	lsls	r2, r2, #2
 800476c:	58d3      	ldr	r3, [r2, r3]
 800476e:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8004770:	230d      	movs	r3, #13
 8004772:	18fb      	adds	r3, r7, r3
 8004774:	2200      	movs	r2, #0
 8004776:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8004778:	230a      	movs	r3, #10
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	2200      	movs	r2, #0
 800477e:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8004780:	2317      	movs	r3, #23
 8004782:	18fb      	adds	r3, r7, r3
 8004784:	2200      	movs	r2, #0
 8004786:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 800478e:	2303      	movs	r3, #3
 8004790:	e0d1      	b.n	8004936 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	001a      	movs	r2, r3
 8004798:	2360      	movs	r3, #96	@ 0x60
 800479a:	4013      	ands	r3, r2
 800479c:	d05b      	beq.n	8004856 <USBD_CDC_Setup+0x102>
 800479e:	2b20      	cmp	r3, #32
 80047a0:	d000      	beq.n	80047a4 <USBD_CDC_Setup+0x50>
 80047a2:	e0ba      	b.n	800491a <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	88db      	ldrh	r3, [r3, #6]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d043      	beq.n	8004834 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	b25b      	sxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	da22      	bge.n	80047fc <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	23b5      	movs	r3, #181	@ 0xb5
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	58d3      	ldr	r3, [r2, r3]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	33b0      	adds	r3, #176	@ 0xb0
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	18d3      	adds	r3, r2, r3
 80047c6:	3304      	adds	r3, #4
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80047d0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	88d2      	ldrh	r2, [r2, #6]
 80047d6:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	88db      	ldrh	r3, [r3, #6]
 80047dc:	220e      	movs	r2, #14
 80047de:	18ba      	adds	r2, r7, r2
 80047e0:	b299      	uxth	r1, r3
 80047e2:	2907      	cmp	r1, #7
 80047e4:	d900      	bls.n	80047e8 <USBD_CDC_Setup+0x94>
 80047e6:	2307      	movs	r3, #7
 80047e8:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80047ea:	6939      	ldr	r1, [r7, #16]
 80047ec:	230e      	movs	r3, #14
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	881a      	ldrh	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	0018      	movs	r0, r3
 80047f6:	f000 fca3 	bl	8005140 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80047fa:	e099      	b.n	8004930 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	7859      	ldrb	r1, [r3, #1]
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	2380      	movs	r3, #128	@ 0x80
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	88db      	ldrh	r3, [r3, #6]
 800480c:	2b3f      	cmp	r3, #63	@ 0x3f
 800480e:	d803      	bhi.n	8004818 <USBD_CDC_Setup+0xc4>
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	88db      	ldrh	r3, [r3, #6]
 8004814:	b2da      	uxtb	r2, r3
 8004816:	e000      	b.n	800481a <USBD_CDC_Setup+0xc6>
 8004818:	2240      	movs	r2, #64	@ 0x40
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4948      	ldr	r1, [pc, #288]	@ (8004940 <USBD_CDC_Setup+0x1ec>)
 800481e:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8004820:	6939      	ldr	r1, [r7, #16]
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	4a46      	ldr	r2, [pc, #280]	@ (8004940 <USBD_CDC_Setup+0x1ec>)
 8004826:	5c9b      	ldrb	r3, [r3, r2]
 8004828:	001a      	movs	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	0018      	movs	r0, r3
 800482e:	f000 fca3 	bl	8005178 <USBD_CtlPrepareRx>
      break;
 8004832:	e07d      	b.n	8004930 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	23b5      	movs	r3, #181	@ 0xb5
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	58d3      	ldr	r3, [r2, r3]
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	33b0      	adds	r3, #176	@ 0xb0
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	18d3      	adds	r3, r2, r3
 8004844:	3304      	adds	r3, #4
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	7850      	ldrb	r0, [r2, #1]
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	2200      	movs	r2, #0
 8004852:	4798      	blx	r3
      break;
 8004854:	e06c      	b.n	8004930 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	785b      	ldrb	r3, [r3, #1]
 800485a:	2b0b      	cmp	r3, #11
 800485c:	d03c      	beq.n	80048d8 <USBD_CDC_Setup+0x184>
 800485e:	dc4d      	bgt.n	80048fc <USBD_CDC_Setup+0x1a8>
 8004860:	2b0a      	cmp	r3, #10
 8004862:	d01f      	beq.n	80048a4 <USBD_CDC_Setup+0x150>
 8004864:	dc4a      	bgt.n	80048fc <USBD_CDC_Setup+0x1a8>
 8004866:	2b00      	cmp	r3, #0
 8004868:	d002      	beq.n	8004870 <USBD_CDC_Setup+0x11c>
 800486a:	2b01      	cmp	r3, #1
 800486c:	d051      	beq.n	8004912 <USBD_CDC_Setup+0x1be>
 800486e:	e045      	b.n	80048fc <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	23a7      	movs	r3, #167	@ 0xa7
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	5cd3      	ldrb	r3, [r2, r3]
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b03      	cmp	r3, #3
 800487c:	d107      	bne.n	800488e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800487e:	230a      	movs	r3, #10
 8004880:	18f9      	adds	r1, r7, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2202      	movs	r2, #2
 8004886:	0018      	movs	r0, r3
 8004888:	f000 fc5a 	bl	8005140 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800488c:	e044      	b.n	8004918 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	0011      	movs	r1, r2
 8004894:	0018      	movs	r0, r3
 8004896:	f000 fbcb 	bl	8005030 <USBD_CtlError>
            ret = USBD_FAIL;
 800489a:	2317      	movs	r3, #23
 800489c:	18fb      	adds	r3, r7, r3
 800489e:	2203      	movs	r2, #3
 80048a0:	701a      	strb	r2, [r3, #0]
          break;
 80048a2:	e039      	b.n	8004918 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	23a7      	movs	r3, #167	@ 0xa7
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	5cd3      	ldrb	r3, [r2, r3]
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b03      	cmp	r3, #3
 80048b0:	d107      	bne.n	80048c2 <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80048b2:	230d      	movs	r3, #13
 80048b4:	18f9      	adds	r1, r7, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	0018      	movs	r0, r3
 80048bc:	f000 fc40 	bl	8005140 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80048c0:	e02a      	b.n	8004918 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 80048c2:	683a      	ldr	r2, [r7, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	0011      	movs	r1, r2
 80048c8:	0018      	movs	r0, r3
 80048ca:	f000 fbb1 	bl	8005030 <USBD_CtlError>
            ret = USBD_FAIL;
 80048ce:	2317      	movs	r3, #23
 80048d0:	18fb      	adds	r3, r7, r3
 80048d2:	2203      	movs	r2, #3
 80048d4:	701a      	strb	r2, [r3, #0]
          break;
 80048d6:	e01f      	b.n	8004918 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	23a7      	movs	r3, #167	@ 0xa7
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	5cd3      	ldrb	r3, [r2, r3]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	d017      	beq.n	8004916 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	0011      	movs	r1, r2
 80048ec:	0018      	movs	r0, r3
 80048ee:	f000 fb9f 	bl	8005030 <USBD_CtlError>
            ret = USBD_FAIL;
 80048f2:	2317      	movs	r3, #23
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	2203      	movs	r2, #3
 80048f8:	701a      	strb	r2, [r3, #0]
          }
          break;
 80048fa:	e00c      	b.n	8004916 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	0011      	movs	r1, r2
 8004902:	0018      	movs	r0, r3
 8004904:	f000 fb94 	bl	8005030 <USBD_CtlError>
          ret = USBD_FAIL;
 8004908:	2317      	movs	r3, #23
 800490a:	18fb      	adds	r3, r7, r3
 800490c:	2203      	movs	r2, #3
 800490e:	701a      	strb	r2, [r3, #0]
          break;
 8004910:	e002      	b.n	8004918 <USBD_CDC_Setup+0x1c4>
          break;
 8004912:	46c0      	nop			@ (mov r8, r8)
 8004914:	e00c      	b.n	8004930 <USBD_CDC_Setup+0x1dc>
          break;
 8004916:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8004918:	e00a      	b.n	8004930 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	0011      	movs	r1, r2
 8004920:	0018      	movs	r0, r3
 8004922:	f000 fb85 	bl	8005030 <USBD_CtlError>
      ret = USBD_FAIL;
 8004926:	2317      	movs	r3, #23
 8004928:	18fb      	adds	r3, r7, r3
 800492a:	2203      	movs	r2, #3
 800492c:	701a      	strb	r2, [r3, #0]
      break;
 800492e:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 8004930:	2317      	movs	r3, #23
 8004932:	18fb      	adds	r3, r7, r3
 8004934:	781b      	ldrb	r3, [r3, #0]
}
 8004936:	0018      	movs	r0, r3
 8004938:	46bd      	mov	sp, r7
 800493a:	b006      	add	sp, #24
 800493c:	bd80      	pop	{r7, pc}
 800493e:	46c0      	nop			@ (mov r8, r8)
 8004940:	00000201 	.word	0x00000201

08004944 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004944:	b590      	push	{r4, r7, lr}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	000a      	movs	r2, r1
 800494e:	1cfb      	adds	r3, r7, #3
 8004950:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	23b2      	movs	r3, #178	@ 0xb2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	58d3      	ldr	r3, [r2, r3]
 800495a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	23b5      	movs	r3, #181	@ 0xb5
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	58d2      	ldr	r2, [r2, r3]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	32b0      	adds	r2, #176	@ 0xb0
 8004968:	0092      	lsls	r2, r2, #2
 800496a:	58d3      	ldr	r3, [r2, r3]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8004970:	2303      	movs	r3, #3
 8004972:	e072      	b.n	8004a5a <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	23b5      	movs	r3, #181	@ 0xb5
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	58d2      	ldr	r2, [r2, r3]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	32b0      	adds	r2, #176	@ 0xb0
 8004980:	0092      	lsls	r2, r2, #2
 8004982:	58d3      	ldr	r3, [r2, r3]
 8004984:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8004986:	1cfb      	adds	r3, r7, #3
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	220f      	movs	r2, #15
 800498c:	401a      	ands	r2, r3
 800498e:	6879      	ldr	r1, [r7, #4]
 8004990:	0013      	movs	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	189b      	adds	r3, r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	18cb      	adds	r3, r1, r3
 800499a:	3318      	adds	r3, #24
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d031      	beq.n	8004a06 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80049a2:	1cfb      	adds	r3, r7, #3
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	220f      	movs	r2, #15
 80049a8:	401a      	ands	r2, r3
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	0013      	movs	r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	189b      	adds	r3, r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	18cb      	adds	r3, r1, r3
 80049b6:	3318      	adds	r3, #24
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	1cfb      	adds	r3, r7, #3
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	220f      	movs	r2, #15
 80049c0:	401a      	ands	r2, r3
 80049c2:	68f9      	ldr	r1, [r7, #12]
 80049c4:	0013      	movs	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	189b      	adds	r3, r3, r2
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	18cb      	adds	r3, r1, r3
 80049ce:	3324      	adds	r3, #36	@ 0x24
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	0019      	movs	r1, r3
 80049d4:	f7fb fc1c 	bl	8000210 <__aeabi_uidivmod>
 80049d8:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80049da:	d114      	bne.n	8004a06 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80049dc:	1cfb      	adds	r3, r7, #3
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	220f      	movs	r2, #15
 80049e2:	401a      	ands	r2, r3
 80049e4:	6879      	ldr	r1, [r7, #4]
 80049e6:	0013      	movs	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	189b      	adds	r3, r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	18cb      	adds	r3, r1, r3
 80049f0:	3318      	adds	r3, #24
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80049f6:	1cfb      	adds	r3, r7, #3
 80049f8:	7819      	ldrb	r1, [r3, #0]
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	2300      	movs	r3, #0
 80049fe:	2200      	movs	r2, #0
 8004a00:	f7fc f87c 	bl	8000afc <USBD_LL_Transmit>
 8004a04:	e028      	b.n	8004a58 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	2385      	movs	r3, #133	@ 0x85
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	23b5      	movs	r3, #181	@ 0xb5
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	58d3      	ldr	r3, [r2, r3]
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	33b0      	adds	r3, #176	@ 0xb0
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	18d3      	adds	r3, r2, r3
 8004a20:	3304      	adds	r3, #4
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d016      	beq.n	8004a58 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	23b5      	movs	r3, #181	@ 0xb5
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	58d3      	ldr	r3, [r2, r3]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	33b0      	adds	r3, #176	@ 0xb0
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	18d3      	adds	r3, r2, r3
 8004a3a:	3304      	adds	r3, #4
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691c      	ldr	r4, [r3, #16]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	2382      	movs	r3, #130	@ 0x82
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	58d0      	ldr	r0, [r2, r3]
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2284      	movs	r2, #132	@ 0x84
 8004a4c:	0092      	lsls	r2, r2, #2
 8004a4e:	1899      	adds	r1, r3, r2
 8004a50:	1cfb      	adds	r3, r7, #3
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	001a      	movs	r2, r3
 8004a56:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	b005      	add	sp, #20
 8004a60:	bd90      	pop	{r4, r7, pc}

08004a62 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b084      	sub	sp, #16
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
 8004a6a:	000a      	movs	r2, r1
 8004a6c:	1cfb      	adds	r3, r7, #3
 8004a6e:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	23b5      	movs	r3, #181	@ 0xb5
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	58d2      	ldr	r2, [r2, r3]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	32b0      	adds	r2, #176	@ 0xb0
 8004a7c:	0092      	lsls	r2, r2, #2
 8004a7e:	58d3      	ldr	r3, [r2, r3]
 8004a80:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	23b5      	movs	r3, #181	@ 0xb5
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	58d2      	ldr	r2, [r2, r3]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	32b0      	adds	r2, #176	@ 0xb0
 8004a8e:	0092      	lsls	r2, r2, #2
 8004a90:	58d3      	ldr	r3, [r2, r3]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e022      	b.n	8004ae0 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004a9a:	1cfb      	adds	r3, r7, #3
 8004a9c:	781a      	ldrb	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	0011      	movs	r1, r2
 8004aa2:	0018      	movs	r0, r3
 8004aa4:	f7fc f88a 	bl	8000bbc <USBD_LL_GetRxDataSize>
 8004aa8:	0001      	movs	r1, r0
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	2383      	movs	r3, #131	@ 0x83
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	23b5      	movs	r3, #181	@ 0xb5
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	58d3      	ldr	r3, [r2, r3]
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	33b0      	adds	r3, #176	@ 0xb0
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	18d3      	adds	r3, r2, r3
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	68f9      	ldr	r1, [r7, #12]
 8004aca:	2381      	movs	r3, #129	@ 0x81
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	58c8      	ldr	r0, [r1, r3]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2183      	movs	r1, #131	@ 0x83
 8004ad4:	0089      	lsls	r1, r1, #2
 8004ad6:	468c      	mov	ip, r1
 8004ad8:	4463      	add	r3, ip
 8004ada:	0019      	movs	r1, r3
 8004adc:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	b004      	add	sp, #16
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004ae8:	b590      	push	{r4, r7, lr}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	23b5      	movs	r3, #181	@ 0xb5
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	58d2      	ldr	r2, [r2, r3]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	32b0      	adds	r2, #176	@ 0xb0
 8004afc:	0092      	lsls	r2, r2, #2
 8004afe:	58d3      	ldr	r3, [r2, r3]
 8004b00:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d101      	bne.n	8004b0c <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e02b      	b.n	8004b64 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	23b5      	movs	r3, #181	@ 0xb5
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	58d3      	ldr	r3, [r2, r3]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	33b0      	adds	r3, #176	@ 0xb0
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	18d3      	adds	r3, r2, r3
 8004b1c:	3304      	adds	r3, #4
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01e      	beq.n	8004b62 <USBD_CDC_EP0_RxReady+0x7a>
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	2380      	movs	r3, #128	@ 0x80
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	5cd3      	ldrb	r3, [r2, r3]
 8004b2c:	2bff      	cmp	r3, #255	@ 0xff
 8004b2e:	d018      	beq.n	8004b62 <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	23b5      	movs	r3, #181	@ 0xb5
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	58d3      	ldr	r3, [r2, r3]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	33b0      	adds	r3, #176	@ 0xb0
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	18d3      	adds	r3, r2, r3
 8004b40:	3304      	adds	r3, #4
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	68f9      	ldr	r1, [r7, #12]
 8004b48:	2280      	movs	r2, #128	@ 0x80
 8004b4a:	0092      	lsls	r2, r2, #2
 8004b4c:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 8004b4e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4c06      	ldr	r4, [pc, #24]	@ (8004b6c <USBD_CDC_EP0_RxReady+0x84>)
 8004b54:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8004b56:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	2380      	movs	r3, #128	@ 0x80
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	21ff      	movs	r1, #255	@ 0xff
 8004b60:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	0018      	movs	r0, r3
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b005      	add	sp, #20
 8004b6a:	bd90      	pop	{r4, r7, pc}
 8004b6c:	00000201 	.word	0x00000201

08004b70 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8004b78:	4b20      	ldr	r3, [pc, #128]	@ (8004bfc <USBD_CDC_GetFSCfgDesc+0x8c>)
 8004b7a:	2182      	movs	r1, #130	@ 0x82
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f000 f9f6 	bl	8004f6e <USBD_GetEpDesc>
 8004b82:	0003      	movs	r3, r0
 8004b84:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8004b86:	4b1d      	ldr	r3, [pc, #116]	@ (8004bfc <USBD_CDC_GetFSCfgDesc+0x8c>)
 8004b88:	2101      	movs	r1, #1
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f000 f9ef 	bl	8004f6e <USBD_GetEpDesc>
 8004b90:	0003      	movs	r3, r0
 8004b92:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8004b94:	4b19      	ldr	r3, [pc, #100]	@ (8004bfc <USBD_CDC_GetFSCfgDesc+0x8c>)
 8004b96:	2181      	movs	r1, #129	@ 0x81
 8004b98:	0018      	movs	r0, r3
 8004b9a:	f000 f9e8 	bl	8004f6e <USBD_GetEpDesc>
 8004b9e:	0003      	movs	r3, r0
 8004ba0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d002      	beq.n	8004bae <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2210      	movs	r2, #16
 8004bac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00b      	beq.n	8004bcc <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	791a      	ldrb	r2, [r3, #4]
 8004bb8:	2100      	movs	r1, #0
 8004bba:	400a      	ands	r2, r1
 8004bbc:	1c11      	adds	r1, r2, #0
 8004bbe:	2240      	movs	r2, #64	@ 0x40
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	711a      	strb	r2, [r3, #4]
 8004bc4:	795a      	ldrb	r2, [r3, #5]
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	400a      	ands	r2, r1
 8004bca:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00b      	beq.n	8004bea <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	791a      	ldrb	r2, [r3, #4]
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	400a      	ands	r2, r1
 8004bda:	1c11      	adds	r1, r2, #0
 8004bdc:	2240      	movs	r2, #64	@ 0x40
 8004bde:	430a      	orrs	r2, r1
 8004be0:	711a      	strb	r2, [r3, #4]
 8004be2:	795a      	ldrb	r2, [r3, #5]
 8004be4:	2100      	movs	r1, #0
 8004be6:	400a      	ands	r2, r1
 8004be8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2243      	movs	r2, #67	@ 0x43
 8004bee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8004bf0:	4b02      	ldr	r3, [pc, #8]	@ (8004bfc <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 8004bf2:	0018      	movs	r0, r3
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	b006      	add	sp, #24
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	46c0      	nop			@ (mov r8, r8)
 8004bfc:	200000b8 	.word	0x200000b8

08004c00 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8004c08:	4b20      	ldr	r3, [pc, #128]	@ (8004c8c <USBD_CDC_GetHSCfgDesc+0x8c>)
 8004c0a:	2182      	movs	r1, #130	@ 0x82
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f000 f9ae 	bl	8004f6e <USBD_GetEpDesc>
 8004c12:	0003      	movs	r3, r0
 8004c14:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8004c16:	4b1d      	ldr	r3, [pc, #116]	@ (8004c8c <USBD_CDC_GetHSCfgDesc+0x8c>)
 8004c18:	2101      	movs	r1, #1
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	f000 f9a7 	bl	8004f6e <USBD_GetEpDesc>
 8004c20:	0003      	movs	r3, r0
 8004c22:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8004c24:	4b19      	ldr	r3, [pc, #100]	@ (8004c8c <USBD_CDC_GetHSCfgDesc+0x8c>)
 8004c26:	2181      	movs	r1, #129	@ 0x81
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f000 f9a0 	bl	8004f6e <USBD_GetEpDesc>
 8004c2e:	0003      	movs	r3, r0
 8004c30:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d002      	beq.n	8004c3e <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	2210      	movs	r2, #16
 8004c3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00b      	beq.n	8004c5c <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	791a      	ldrb	r2, [r3, #4]
 8004c48:	2100      	movs	r1, #0
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	711a      	strb	r2, [r3, #4]
 8004c4e:	795a      	ldrb	r2, [r3, #5]
 8004c50:	2100      	movs	r1, #0
 8004c52:	400a      	ands	r2, r1
 8004c54:	1c11      	adds	r1, r2, #0
 8004c56:	2202      	movs	r2, #2
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00b      	beq.n	8004c7a <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	791a      	ldrb	r2, [r3, #4]
 8004c66:	2100      	movs	r1, #0
 8004c68:	400a      	ands	r2, r1
 8004c6a:	711a      	strb	r2, [r3, #4]
 8004c6c:	795a      	ldrb	r2, [r3, #5]
 8004c6e:	2100      	movs	r1, #0
 8004c70:	400a      	ands	r2, r1
 8004c72:	1c11      	adds	r1, r2, #0
 8004c74:	2202      	movs	r2, #2
 8004c76:	430a      	orrs	r2, r1
 8004c78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2243      	movs	r2, #67	@ 0x43
 8004c7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8004c80:	4b02      	ldr	r3, [pc, #8]	@ (8004c8c <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 8004c82:	0018      	movs	r0, r3
 8004c84:	46bd      	mov	sp, r7
 8004c86:	b006      	add	sp, #24
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	46c0      	nop			@ (mov r8, r8)
 8004c8c:	200000b8 	.word	0x200000b8

08004c90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8004c98:	4b20      	ldr	r3, [pc, #128]	@ (8004d1c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8004c9a:	2182      	movs	r1, #130	@ 0x82
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	f000 f966 	bl	8004f6e <USBD_GetEpDesc>
 8004ca2:	0003      	movs	r3, r0
 8004ca4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8004ca6:	4b1d      	ldr	r3, [pc, #116]	@ (8004d1c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8004ca8:	2101      	movs	r1, #1
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 f95f 	bl	8004f6e <USBD_GetEpDesc>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8004cb4:	4b19      	ldr	r3, [pc, #100]	@ (8004d1c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8004cb6:	2181      	movs	r1, #129	@ 0x81
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f000 f958 	bl	8004f6e <USBD_GetEpDesc>
 8004cbe:	0003      	movs	r3, r0
 8004cc0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	2210      	movs	r2, #16
 8004ccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00b      	beq.n	8004cec <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	791a      	ldrb	r2, [r3, #4]
 8004cd8:	2100      	movs	r1, #0
 8004cda:	400a      	ands	r2, r1
 8004cdc:	1c11      	adds	r1, r2, #0
 8004cde:	2240      	movs	r2, #64	@ 0x40
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	711a      	strb	r2, [r3, #4]
 8004ce4:	795a      	ldrb	r2, [r3, #5]
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	400a      	ands	r2, r1
 8004cea:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00b      	beq.n	8004d0a <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	791a      	ldrb	r2, [r3, #4]
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	400a      	ands	r2, r1
 8004cfa:	1c11      	adds	r1, r2, #0
 8004cfc:	2240      	movs	r2, #64	@ 0x40
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	711a      	strb	r2, [r3, #4]
 8004d02:	795a      	ldrb	r2, [r3, #5]
 8004d04:	2100      	movs	r1, #0
 8004d06:	400a      	ands	r2, r1
 8004d08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2243      	movs	r2, #67	@ 0x43
 8004d0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8004d10:	4b02      	ldr	r3, [pc, #8]	@ (8004d1c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 8004d12:	0018      	movs	r0, r3
 8004d14:	46bd      	mov	sp, r7
 8004d16:	b006      	add	sp, #24
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	46c0      	nop			@ (mov r8, r8)
 8004d1c:	200000b8 	.word	0x200000b8

08004d20 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	220a      	movs	r2, #10
 8004d2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8004d2e:	4b02      	ldr	r3, [pc, #8]	@ (8004d38 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 8004d30:	0018      	movs	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	b002      	add	sp, #8
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	20000074 	.word	0x20000074

08004d3c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e00b      	b.n	8004d68 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	23b5      	movs	r3, #181	@ 0xb5
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	58d3      	ldr	r3, [r2, r3]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	33b0      	adds	r3, #176	@ 0xb0
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	18d3      	adds	r3, r2, r3
 8004d60:	3304      	adds	r3, #4
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	0018      	movs	r0, r3
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b002      	add	sp, #8
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	23b5      	movs	r3, #181	@ 0xb5
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	58d2      	ldr	r2, [r2, r3]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	32b0      	adds	r2, #176	@ 0xb0
 8004d88:	0092      	lsls	r2, r2, #2
 8004d8a:	58d3      	ldr	r3, [r2, r3]
 8004d8c:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e00a      	b.n	8004dae <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	2382      	movs	r3, #130	@ 0x82
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	68b9      	ldr	r1, [r7, #8]
 8004da0:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	2384      	movs	r3, #132	@ 0x84
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	0018      	movs	r0, r3
 8004db0:	46bd      	mov	sp, r7
 8004db2:	b006      	add	sp, #24
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
 8004dbe:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	23b5      	movs	r3, #181	@ 0xb5
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	58d2      	ldr	r2, [r2, r3]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	32b0      	adds	r2, #176	@ 0xb0
 8004dcc:	0092      	lsls	r2, r2, #2
 8004dce:	58d3      	ldr	r3, [r2, r3]
 8004dd0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e005      	b.n	8004de8 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	2381      	movs	r3, #129	@ 0x81
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	6839      	ldr	r1, [r7, #0]
 8004de4:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	0018      	movs	r0, r3
 8004dea:	46bd      	mov	sp, r7
 8004dec:	b004      	add	sp, #16
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	23b5      	movs	r3, #181	@ 0xb5
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	58d2      	ldr	r2, [r2, r3]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	32b0      	adds	r2, #176	@ 0xb0
 8004e04:	0092      	lsls	r2, r2, #2
 8004e06:	58d3      	ldr	r3, [r2, r3]
 8004e08:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	23b5      	movs	r3, #181	@ 0xb5
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	58d2      	ldr	r2, [r2, r3]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	32b0      	adds	r2, #176	@ 0xb0
 8004e16:	0092      	lsls	r2, r2, #2
 8004e18:	58d3      	ldr	r3, [r2, r3]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e01a      	b.n	8004e58 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	7c1b      	ldrb	r3, [r3, #16]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10b      	bne.n	8004e42 <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e60 <USBD_CDC_ReceivePacket+0x70>)
 8004e2c:	7819      	ldrb	r1, [r3, #0]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	2381      	movs	r3, #129	@ 0x81
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	58d2      	ldr	r2, [r2, r3]
 8004e36:	2380      	movs	r3, #128	@ 0x80
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7fb fe8e 	bl	8000b5c <USBD_LL_PrepareReceive>
 8004e40:	e009      	b.n	8004e56 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004e42:	4b07      	ldr	r3, [pc, #28]	@ (8004e60 <USBD_CDC_ReceivePacket+0x70>)
 8004e44:	7819      	ldrb	r1, [r3, #0]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	2381      	movs	r3, #129	@ 0x81
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	58d2      	ldr	r2, [r2, r3]
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	2340      	movs	r3, #64	@ 0x40
 8004e52:	f7fb fe83 	bl	8000b5c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	0018      	movs	r0, r3
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b004      	add	sp, #16
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	200000fc 	.word	0x200000fc

08004e64 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004e64:	b5b0      	push	{r4, r5, r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	1dfb      	adds	r3, r7, #7
 8004e70:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e029      	b.n	8004ed0 <USBD_Init+0x6c>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	23ae      	movs	r3, #174	@ 0xae
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	2100      	movs	r1, #0
 8004e84:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	23b1      	movs	r3, #177	@ 0xb1
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	23b4      	movs	r3, #180	@ 0xb4
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	2100      	movs	r1, #0
 8004e98:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d004      	beq.n	8004eaa <USBD_Init+0x46>
  {
    pdev->pDesc = pdesc;
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	23ad      	movs	r3, #173	@ 0xad
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	68b9      	ldr	r1, [r7, #8]
 8004ea8:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	23a7      	movs	r3, #167	@ 0xa7
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	1dfa      	adds	r2, r7, #7
 8004eb8:	7812      	ldrb	r2, [r2, #0]
 8004eba:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8004ebc:	2517      	movs	r5, #23
 8004ebe:	197c      	adds	r4, r7, r5
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	0018      	movs	r0, r3
 8004ec4:	f7fb fcf6 	bl	80008b4 <USBD_LL_Init>
 8004ec8:	0003      	movs	r3, r0
 8004eca:	7023      	strb	r3, [r4, #0]

  return ret;
 8004ecc:	197b      	adds	r3, r7, r5
 8004ece:	781b      	ldrb	r3, [r3, #0]
}
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	b006      	add	sp, #24
 8004ed6:	bdb0      	pop	{r4, r5, r7, pc}

08004ed8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8004ee2:	230e      	movs	r3, #14
 8004ee4:	18fb      	adds	r3, r7, r3
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <USBD_RegisterClass+0x1c>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e02b      	b.n	8004f4c <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	23ae      	movs	r3, #174	@ 0xae
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	6839      	ldr	r1, [r7, #0]
 8004efc:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	23b5      	movs	r3, #181	@ 0xb5
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	58d2      	ldr	r2, [r2, r3]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	32ae      	adds	r2, #174	@ 0xae
 8004f0a:	0092      	lsls	r2, r2, #2
 8004f0c:	58d3      	ldr	r3, [r2, r3]
 8004f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d011      	beq.n	8004f38 <USBD_RegisterClass+0x60>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	23b5      	movs	r3, #181	@ 0xb5
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	58d2      	ldr	r2, [r2, r3]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	32ae      	adds	r2, #174	@ 0xae
 8004f20:	0092      	lsls	r2, r2, #2
 8004f22:	58d3      	ldr	r3, [r2, r3]
 8004f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f26:	220e      	movs	r2, #14
 8004f28:	18ba      	adds	r2, r7, r2
 8004f2a:	0010      	movs	r0, r2
 8004f2c:	4798      	blx	r3
 8004f2e:	0001      	movs	r1, r0
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	23b4      	movs	r3, #180	@ 0xb4
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	23b6      	movs	r3, #182	@ 0xb6
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	58d3      	ldr	r3, [r2, r3]
 8004f40:	1c59      	adds	r1, r3, #1
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	23b6      	movs	r3, #182	@ 0xb6
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	b004      	add	sp, #16
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	0018      	movs	r0, r3
 8004f60:	f7fb fd1a 	bl	8000998 <USBD_LL_Start>
 8004f64:	0003      	movs	r3, r0
}
 8004f66:	0018      	movs	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b002      	add	sp, #8
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b086      	sub	sp, #24
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
 8004f76:	000a      	movs	r2, r1
 8004f78:	1cfb      	adds	r3, r7, #3
 8004f7a:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8004f84:	2300      	movs	r3, #0
 8004f86:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	789a      	ldrb	r2, [r3, #2]
 8004f8c:	78db      	ldrb	r3, [r3, #3]
 8004f8e:	021b      	lsls	r3, r3, #8
 8004f90:	4313      	orrs	r3, r2
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	7812      	ldrb	r2, [r2, #0]
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d92a      	bls.n	8004ff2 <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	001a      	movs	r2, r3
 8004fa2:	230a      	movs	r3, #10
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 8004fa8:	e016      	b.n	8004fd8 <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8004faa:	230a      	movs	r3, #10
 8004fac:	18fa      	adds	r2, r7, r3
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	0011      	movs	r1, r2
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	f000 f822 	bl	8004ffc <USBD_GetNextDesc>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	785b      	ldrb	r3, [r3, #1]
 8004fc0:	2b05      	cmp	r3, #5
 8004fc2:	d109      	bne.n	8004fd8 <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	789b      	ldrb	r3, [r3, #2]
 8004fcc:	1cfa      	adds	r2, r7, #3
 8004fce:	7812      	ldrb	r2, [r2, #0]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d00d      	beq.n	8004ff0 <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	789a      	ldrb	r2, [r3, #2]
 8004fdc:	78db      	ldrb	r3, [r3, #3]
 8004fde:	021b      	lsls	r3, r3, #8
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	230a      	movs	r3, #10
 8004fe6:	18fb      	adds	r3, r7, r3
 8004fe8:	881b      	ldrh	r3, [r3, #0]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d8dd      	bhi.n	8004faa <USBD_GetEpDesc+0x3c>
 8004fee:	e000      	b.n	8004ff2 <USBD_GetEpDesc+0x84>
          break;
 8004ff0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 8004ff2:	693b      	ldr	r3, [r7, #16]
}
 8004ff4:	0018      	movs	r0, r3
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	b006      	add	sp, #24
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	7812      	ldrb	r2, [r2, #0]
 8005012:	189b      	adds	r3, r3, r2
 8005014:	b29a      	uxth	r2, r3
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	001a      	movs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	189b      	adds	r3, r3, r2
 8005024:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8005026:	68fb      	ldr	r3, [r7, #12]
}
 8005028:	0018      	movs	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	b004      	add	sp, #16
 800502e:	bd80      	pop	{r7, pc}

08005030 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2180      	movs	r1, #128	@ 0x80
 800503e:	0018      	movs	r0, r3
 8005040:	f7fb fd31 	bl	8000aa6 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2100      	movs	r1, #0
 8005048:	0018      	movs	r0, r3
 800504a:	f7fb fd2c 	bl	8000aa6 <USBD_LL_StallEP>
}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	46bd      	mov	sp, r7
 8005052:	b002      	add	sp, #8
 8005054:	bd80      	pop	{r7, pc}

08005056 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005056:	b590      	push	{r4, r7, lr}
 8005058:	b087      	sub	sp, #28
 800505a:	af00      	add	r7, sp, #0
 800505c:	60f8      	str	r0, [r7, #12]
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8005062:	2417      	movs	r4, #23
 8005064:	193b      	adds	r3, r7, r4
 8005066:	2200      	movs	r2, #0
 8005068:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d044      	beq.n	80050fa <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	0018      	movs	r0, r3
 8005078:	f000 f843 	bl	8005102 <USBD_GetLen>
 800507c:	0003      	movs	r3, r0
 800507e:	3301      	adds	r3, #1
 8005080:	b29b      	uxth	r3, r3
 8005082:	18db      	adds	r3, r3, r3
 8005084:	b29a      	uxth	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800508a:	193b      	adds	r3, r7, r4
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	18d3      	adds	r3, r2, r3
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	7812      	ldrb	r2, [r2, #0]
 8005096:	701a      	strb	r2, [r3, #0]
  idx++;
 8005098:	193b      	adds	r3, r7, r4
 800509a:	781a      	ldrb	r2, [r3, #0]
 800509c:	193b      	adds	r3, r7, r4
 800509e:	3201      	adds	r2, #1
 80050a0:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80050a2:	193b      	adds	r3, r7, r4
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	18d3      	adds	r3, r2, r3
 80050aa:	2203      	movs	r2, #3
 80050ac:	701a      	strb	r2, [r3, #0]
  idx++;
 80050ae:	193b      	adds	r3, r7, r4
 80050b0:	781a      	ldrb	r2, [r3, #0]
 80050b2:	193b      	adds	r3, r7, r4
 80050b4:	3201      	adds	r2, #1
 80050b6:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 80050b8:	e01a      	b.n	80050f0 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 80050ba:	2117      	movs	r1, #23
 80050bc:	187b      	adds	r3, r7, r1
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	18d3      	adds	r3, r2, r3
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	7812      	ldrb	r2, [r2, #0]
 80050c8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	3301      	adds	r3, #1
 80050ce:	613b      	str	r3, [r7, #16]
    idx++;
 80050d0:	187b      	adds	r3, r7, r1
 80050d2:	781a      	ldrb	r2, [r3, #0]
 80050d4:	187b      	adds	r3, r7, r1
 80050d6:	3201      	adds	r2, #1
 80050d8:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 80050da:	187b      	adds	r3, r7, r1
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	18d3      	adds	r3, r2, r3
 80050e2:	2200      	movs	r2, #0
 80050e4:	701a      	strb	r2, [r3, #0]
    idx++;
 80050e6:	187b      	adds	r3, r7, r1
 80050e8:	781a      	ldrb	r2, [r3, #0]
 80050ea:	187b      	adds	r3, r7, r1
 80050ec:	3201      	adds	r2, #1
 80050ee:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1e0      	bne.n	80050ba <USBD_GetString+0x64>
 80050f8:	e000      	b.n	80050fc <USBD_GetString+0xa6>
    return;
 80050fa:	46c0      	nop			@ (mov r8, r8)
  }
}
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b007      	add	sp, #28
 8005100:	bd90      	pop	{r4, r7, pc}

08005102 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b084      	sub	sp, #16
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800510a:	230f      	movs	r3, #15
 800510c:	18fb      	adds	r3, r7, r3
 800510e:	2200      	movs	r2, #0
 8005110:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8005116:	e008      	b.n	800512a <USBD_GetLen+0x28>
  {
    len++;
 8005118:	210f      	movs	r1, #15
 800511a:	187b      	adds	r3, r7, r1
 800511c:	781a      	ldrb	r2, [r3, #0]
 800511e:	187b      	adds	r3, r7, r1
 8005120:	3201      	adds	r2, #1
 8005122:	701a      	strb	r2, [r3, #0]
    pbuff++;
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	3301      	adds	r3, #1
 8005128:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f2      	bne.n	8005118 <USBD_GetLen+0x16>
  }

  return len;
 8005132:	230f      	movs	r3, #15
 8005134:	18fb      	adds	r3, r7, r3
 8005136:	781b      	ldrb	r3, [r3, #0]
}
 8005138:	0018      	movs	r0, r3
 800513a:	46bd      	mov	sp, r7
 800513c:	b004      	add	sp, #16
 800513e:	bd80      	pop	{r7, pc}

08005140 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	23a5      	movs	r3, #165	@ 0xa5
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	2102      	movs	r1, #2
 8005154:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68ba      	ldr	r2, [r7, #8]
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	2100      	movs	r1, #0
 800516a:	f7fb fcc7 	bl	8000afc <USBD_LL_Transmit>

  return USBD_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	0018      	movs	r0, r3
 8005172:	46bd      	mov	sp, r7
 8005174:	b004      	add	sp, #16
 8005176:	bd80      	pop	{r7, pc}

08005178 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	23a5      	movs	r3, #165	@ 0xa5
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	2103      	movs	r1, #3
 800518c:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	23ac      	movs	r3, #172	@ 0xac
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	6879      	ldr	r1, [r7, #4]
 8005196:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	23ae      	movs	r3, #174	@ 0xae
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	2100      	movs	r1, #0
 80051aa:	f7fb fcd7 	bl	8000b5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	0018      	movs	r0, r3
 80051b2:	46bd      	mov	sp, r7
 80051b4:	b004      	add	sp, #16
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <memset>:
 80051b8:	0003      	movs	r3, r0
 80051ba:	1882      	adds	r2, r0, r2
 80051bc:	4293      	cmp	r3, r2
 80051be:	d100      	bne.n	80051c2 <memset+0xa>
 80051c0:	4770      	bx	lr
 80051c2:	7019      	strb	r1, [r3, #0]
 80051c4:	3301      	adds	r3, #1
 80051c6:	e7f9      	b.n	80051bc <memset+0x4>

080051c8 <__libc_init_array>:
 80051c8:	b570      	push	{r4, r5, r6, lr}
 80051ca:	2600      	movs	r6, #0
 80051cc:	4c0c      	ldr	r4, [pc, #48]	@ (8005200 <__libc_init_array+0x38>)
 80051ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005204 <__libc_init_array+0x3c>)
 80051d0:	1b64      	subs	r4, r4, r5
 80051d2:	10a4      	asrs	r4, r4, #2
 80051d4:	42a6      	cmp	r6, r4
 80051d6:	d109      	bne.n	80051ec <__libc_init_array+0x24>
 80051d8:	2600      	movs	r6, #0
 80051da:	f000 f819 	bl	8005210 <_init>
 80051de:	4c0a      	ldr	r4, [pc, #40]	@ (8005208 <__libc_init_array+0x40>)
 80051e0:	4d0a      	ldr	r5, [pc, #40]	@ (800520c <__libc_init_array+0x44>)
 80051e2:	1b64      	subs	r4, r4, r5
 80051e4:	10a4      	asrs	r4, r4, #2
 80051e6:	42a6      	cmp	r6, r4
 80051e8:	d105      	bne.n	80051f6 <__libc_init_array+0x2e>
 80051ea:	bd70      	pop	{r4, r5, r6, pc}
 80051ec:	00b3      	lsls	r3, r6, #2
 80051ee:	58eb      	ldr	r3, [r5, r3]
 80051f0:	4798      	blx	r3
 80051f2:	3601      	adds	r6, #1
 80051f4:	e7ee      	b.n	80051d4 <__libc_init_array+0xc>
 80051f6:	00b3      	lsls	r3, r6, #2
 80051f8:	58eb      	ldr	r3, [r5, r3]
 80051fa:	4798      	blx	r3
 80051fc:	3601      	adds	r6, #1
 80051fe:	e7f2      	b.n	80051e6 <__libc_init_array+0x1e>
 8005200:	08005340 	.word	0x08005340
 8005204:	08005340 	.word	0x08005340
 8005208:	08005344 	.word	0x08005344
 800520c:	08005340 	.word	0x08005340

08005210 <_init>:
 8005210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005212:	46c0      	nop			@ (mov r8, r8)
 8005214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005216:	bc08      	pop	{r3}
 8005218:	469e      	mov	lr, r3
 800521a:	4770      	bx	lr

0800521c <_fini>:
 800521c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521e:	46c0      	nop			@ (mov r8, r8)
 8005220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005222:	bc08      	pop	{r3}
 8005224:	469e      	mov	lr, r3
 8005226:	4770      	bx	lr
