<root><simulation><result_generated_time />2023-05-17 20:10:06<layer><layer_spec />{'B': 1, 'K': 24, 'C': 128, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3072<total_data_size_element />{'W': 3072, 'I': 128, 'O': 24}<total_data_reuse />{'W': 1, 'I': 24.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_4', 'OY_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />4</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1024, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 1)]], [[('C', 32)], [('C', 32)]], [], []]<I />[[], [[('C', 32)], [('C', 32), ('OY', 1)]], [], []]<O />[[[('C', 32)], [('C', 32)]], [[], [('OY', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 24)], [], []]<I />[[('K', 24)], [], []]<O />[[('K', 24)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [1024.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 196608, 196608], 'I': [8, 8192, 8192], 'O': [192, 192, 192], 'O_partial': [0, 0, 0], 'O_final': [192, 192, 192]}<actual_mem_utilization_individual />{'W': [0.38, 0.01, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.01, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.38, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 196608, 196608], 'I': [8, 8192, 8192], 'O': [8, 192, 192], 'O_partial': [0, 0, 0], 'O_final': [8, 192, 192]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1024.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3072, 3072], [3072, 3072], [3072, 0]]<I />[[128, 128], [128, 128], [128, 0]]<O />[[(0, 24), (24, 0)], [(0, 24), (24, 0)], [(0, 24), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 24), (24, 0)], [(0, 24), (24, 0)], [(0, 24), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[384, 384], [48, 48], [12, 0]]<I />[[16, 16], [2, 2], [0, 0]]<O />[[(0, 3), (3, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 3], [3, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />3072<idle />0</mac_count></basic_info><energy><total_energy />6742.4<mem_energy_breakdown><W />[0.3, 9.5, 16.0]<I />[0.0, 0.4, 0.7]<O />[0.0, 0.1, 0.1]</mem_energy_breakdown><MAC_energy><active_MAC />6715.4<idle_MAC />0.0<total />6715.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0544<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0544<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />441<latency_cycle_without_data_loading />24<ideal_computing_cycle />24<data_loading><load_cycle_total />417<load_cycle_individual />{'W': [384, 384, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 385, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-23], [-24, -24], [-24, -24]], 'I': [[-23], [-24, -24], [-24, -24]], 'O': [[-24], [-21, -24], [-24, -24]]}<mem_stall_cycle_shared />{'W': [[-23], [-24, 0], [0, 0]], 'I': [[-23], [-24, 0], [0, 0]], 'O': [[-24], [-21, -24], [-24, -24]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 196608, 196608], 'I': [8, 8192, 8192], 'O': [192, 192, 192], 'O_partial': [0, 0, 0], 'O_final': [192, 192, 192]}<data_size_each_level_total />{'W': [196608, 196608, 196608], 'I': [8192, 8192, 8192], 'O': [192, 192, 192]}<loop_cycles_each_level />{'W': [24, 24, 24], 'I': [24, 24, 24], 'O': [24, 24, 24]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [24, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [8192.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8541.3, 8541.3], [8533.3, 8.0]], 'I': [[8.0, 0.3], [8541.3, 8541.3], [8533.3, 8.0]], 'O': [[8.0, 8.0], [8541.3, 8541.3], [8533.3, 8.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 24], [24, 24, 1], [24, 24, 1]], 'I': [[1, 1, 24], [24, 24, 1], [24, 24, 1]], 'O': [[1, 1, 24], [24, 24, 1], [24, 24, 1]]}<trans_time_real />{'W': [[0, 1, 24], [[3, 24, 1], [384, 24, 1]], [[384, 24, 1], [96, 24, 1]]], 'I': [[0, 1, 24], [[0, 24, 1], [16, 24, 1]], [[16, 24, 1], [4, 24, 1]]], 'O': [[0, 1, 24], [[3, 24, 1], [0, 24, 1]], [[0, 24, 1], [0, 24, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, 360], [360, 72]], 'I': [[-1], [-24, -8], [-8, -20]], 'O': [[-1], [-21, -24], [-24, -24]]}<single_stall_count />{'W': [23, 0, 0], 'I': [23, 0, 0], 'O': [24, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [0, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-24, -24], [-24, -24]], 1: [[-24, -24], [-21, -24]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.171</simulation></root>