<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="UART_TX_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="UART_TX_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="14.426311782 ms"></ZoomStartTime>
      <ZoomEndTime time="62.125475644 ms"></ZoomEndTime>
      <Cursor1Time time="29.023747632 ms"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="270"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="9" />
   <wvobject fp_name="/UART_TX_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/RXD" type="logic">
      <obj_property name="ElementShortName">RXD</obj_property>
      <obj_property name="ObjectShortName">RXD</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/parity" type="logic">
      <obj_property name="ElementShortName">parity</obj_property>
      <obj_property name="ObjectShortName">parity</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/RX_DATA" type="array">
      <obj_property name="ElementShortName">RX_DATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">RX_DATA[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/AN" type="array">
      <obj_property name="ElementShortName">AN[6:0]</obj_property>
      <obj_property name="ObjectShortName">AN[6:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/CA" type="logic">
      <obj_property name="ElementShortName">CA</obj_property>
      <obj_property name="ObjectShortName">CA</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/parity_error" type="logic">
      <obj_property name="ElementShortName">parity_error</obj_property>
      <obj_property name="ObjectShortName">parity_error</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_TX_tb/UART_RX_0/UART_RX_ctl_0/reg9_0/reg_out" type="array">
      <obj_property name="ElementShortName">reg_out[8:0]</obj_property>
      <obj_property name="ObjectShortName">reg_out[8:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
</wave_config>
