Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 20:06:01 2025
| Host         : C27-5CG31326RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: TdmClock_inst/f_clk_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stateMachineClock_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.939        0.000                      0                  124        0.265        0.000                      0                  124        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.939        0.000                      0                  124        0.265        0.000                      0                  124        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.014ns (22.667%)  route 3.459ns (77.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.221     9.625    stateMachineClock_inst/f_clk
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.014ns (22.667%)  route 3.459ns (77.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.221     9.625    stateMachineClock_inst/f_clk
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.391%)  route 3.321ns (76.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.083     9.486    stateMachineClock_inst/f_clk
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.391%)  route 3.321ns (76.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.083     9.486    stateMachineClock_inst/f_clk
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.391%)  route 3.321ns (76.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.083     9.486    stateMachineClock_inst/f_clk
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.391%)  route 3.321ns (76.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.083     9.486    stateMachineClock_inst/f_clk
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.014ns (23.418%)  route 3.316ns (76.582%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.078     9.481    stateMachineClock_inst/f_clk
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.014ns (23.418%)  route 3.316ns (76.582%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.078     9.481    stateMachineClock_inst/f_clk
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.014ns (23.418%)  route 3.316ns (76.582%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.078     9.481    stateMachineClock_inst/f_clk
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.014ns (23.418%)  route 3.316ns (76.582%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.630     5.151    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.347    stateMachineClock_inst/f_count[16]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.872    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.442     7.438    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.562 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.717     8.279    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.078     9.481    stateMachineClock_inst/f_clk
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  stateMachineClock_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  stateMachineClock_inst/f_clk_reg/Q
                         net (fo=5, routed)           0.170     1.783    stateMachineClock_inst/CLK
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  stateMachineClock_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.828    stateMachineClock_inst/f_clk_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  stateMachineClock_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  stateMachineClock_inst/f_clk_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    stateMachineClock_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  stateMachineClock_inst/f_count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.763    stateMachineClock_inst/f_count[15]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  stateMachineClock_inst/f_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.873    stateMachineClock_inst/data0[15]
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.986    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    stateMachineClock_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  stateMachineClock_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.762    stateMachineClock_inst/f_count[19]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  stateMachineClock_inst/f_count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.872    stateMachineClock_inst/data0[19]
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    stateMachineClock_inst/f_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  stateMachineClock_inst/f_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.760    stateMachineClock_inst/f_count[27]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  stateMachineClock_inst/f_count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.870    stateMachineClock_inst/data0[27]
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    stateMachineClock_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  stateMachineClock_inst/f_count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.764    stateMachineClock_inst/f_count[7]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  stateMachineClock_inst/f_count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.874    stateMachineClock_inst/data0[7]
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    stateMachineClock_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  stateMachineClock_inst/f_count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.764    stateMachineClock_inst/f_count[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  stateMachineClock_inst/f_count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.874    stateMachineClock_inst/data0[3]
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    stateMachineClock_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  stateMachineClock_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.794    stateMachineClock_inst/f_count[0]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  stateMachineClock_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    stateMachineClock_inst/f_count_0[0]
    SLICE_X3Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    stateMachineClock_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.560     1.443    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  TdmClock_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  TdmClock_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.765    TdmClock_inst/f_count_reg_n_0_[0]
    SLICE_X45Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.810 r  TdmClock_inst/f_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    TdmClock_inst/f_count[0]
    SLICE_X45Y15         FDRE                                         r  TdmClock_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.828     1.955    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  TdmClock_inst/f_count_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.091     1.534    TdmClock_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.442    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  TdmClock_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  TdmClock_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.716    TdmClock_inst/f_count_reg_n_0_[23]
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  TdmClock_inst/f_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    TdmClock_inst/f_count_reg[24]_i_1_n_5
    SLICE_X44Y16         FDRE                                         r  TdmClock_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.954    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  TdmClock_inst/f_count_reg[23]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    TdmClock_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  TdmClock_inst/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  TdmClock_inst/f_count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.719    TdmClock_inst/f_count_reg_n_0_[3]
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  TdmClock_inst/f_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    TdmClock_inst/f_count_reg[4]_i_1_n_5
    SLICE_X44Y11         FDRE                                         r  TdmClock_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  TdmClock_inst/f_count_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.105     1.550    TdmClock_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y12   TdmClock_inst/f_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y15   TdmClock_inst/f_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y13   TdmClock_inst/f_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y13   TdmClock_inst/f_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y13   TdmClock_inst/f_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y14   TdmClock_inst/f_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y14   TdmClock_inst/f_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y14   TdmClock_inst/f_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y14   TdmClock_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   TdmClock_inst/f_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   TdmClock_inst/f_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   TdmClock_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   TdmClock_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   TdmClock_inst/f_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y12   TdmClock_inst/f_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   TdmClock_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   TdmClock_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y13   TdmClock_inst/f_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.027ns  (logic 10.526ns (40.441%)  route 15.502ns (59.559%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.143    17.452    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.576 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.641    18.217    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.341 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021    19.362    SSD_inst/w_disp_digit[2]
    SLICE_X42Y12         LUT4 (Prop_lut4_I1_O)        0.153    19.515 r  SSD_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.794    22.310    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    26.027 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.027    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.843ns  (logic 10.308ns (39.887%)  route 15.535ns (60.113%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           0.918    17.227    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.351 r  TDM_inst/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.613    17.964    TDM_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.088 r  TDM_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.168    19.256    SSD_inst/w_disp_digit[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    19.380 r  SSD_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.934    22.314    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    25.843 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.843    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.764ns  (logic 10.541ns (40.912%)  route 15.223ns (59.088%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           0.918    17.227    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.351 r  TDM_inst/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.613    17.964    TDM_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.088 r  TDM_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.168    19.256    SSD_inst/w_disp_digit[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.146    19.402 r  SSD_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.622    22.024    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    25.764 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.764    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.725ns  (logic 10.562ns (41.060%)  route 15.162ns (58.940%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.143    17.452    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.576 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.641    18.217    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.341 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.956    19.297    SSD_inst/w_disp_digit[2]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152    19.449 r  SSD_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.520    21.969    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    25.725 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.725    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.723ns  (logic 10.299ns (40.037%)  route 15.424ns (59.963%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.143    17.452    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.576 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.641    18.217    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.341 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021    19.362    SSD_inst/w_disp_digit[2]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    19.486 r  SSD_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.717    22.203    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.723 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.723    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.683ns  (logic 10.283ns (40.040%)  route 15.400ns (59.960%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.143    17.452    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.576 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.641    18.217    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.341 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.030    19.371    SSD_inst/w_disp_digit[2]
    SLICE_X42Y12         LUT4 (Prop_lut4_I1_O)        0.124    19.495 r  SSD_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.683    22.179    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    25.683 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.683    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.576ns  (logic 10.314ns (40.328%)  route 15.262ns (59.672%))
  Logic Levels:           28  (CARRY4=15 LDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          LDCE                         0.000     0.000 r  w_bin_reg[1]/G
    SLICE_X41Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[1]/Q
                         net (fo=90, routed)          2.486     3.045    SSD_inst/Q[1]
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          1.118     4.287    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X39Y8          LUT3 (Prop_lut3_I1_O)        0.124     4.411 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          1.943     6.354    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     6.478    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.028    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  SSD_inst/seg_OBUF[6]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.000     7.142    SSD_inst/seg_OBUF[6]_inst_i_335_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.364 r  SSD_inst/seg_OBUF[6]_inst_i_334/O[0]
                         net (fo=2, routed)           0.799     8.162    SSD_inst/seg_OBUF[6]_inst_i_334_n_7
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.485 r  SSD_inst/seg_OBUF[6]_inst_i_244/O
                         net (fo=2, routed)           0.490     8.975    SSD_inst/seg_OBUF[6]_inst_i_244_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.303 r  SSD_inst/seg_OBUF[6]_inst_i_248/O
                         net (fo=1, routed)           0.000     9.303    SSD_inst/seg_OBUF[6]_inst_i_248_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000     9.836    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.953    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.070    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.187 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.187    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.304 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.304    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    10.421    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    10.538    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  SSD_inst/seg_OBUF[6]_inst_i_208/CO[3]
                         net (fo=1, routed)           0.000    10.655    SSD_inst/seg_OBUF[6]_inst_i_208_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.874 f  SSD_inst/seg_OBUF[6]_inst_i_135/O[0]
                         net (fo=6, routed)           0.976    11.850    SSD_inst/seg_OBUF[6]_inst_i_135_n_7
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.323    12.173 r  SSD_inst/seg_OBUF[6]_inst_i_129/O
                         net (fo=2, routed)           1.265    13.437    SSD_inst/seg_OBUF[6]_inst_i_129_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.326    13.763 r  SSD_inst/seg_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.000    13.763    SSD_inst/seg_OBUF[6]_inst_i_133_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.313 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.313    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.647 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[1]
                         net (fo=3, routed)           0.827    15.474    SSD_inst/seg_OBUF[6]_inst_i_43_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.303    15.777 r  SSD_inst/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    15.777    SSD_inst/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.143    17.452    TDM_inst/CO[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.576 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.641    18.217    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.341 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.956    19.297    SSD_inst/w_disp_digit[2]
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.421 r  SSD_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.619    22.041    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    25.576 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.576    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.246ns  (logic 5.736ns (37.620%)  route 9.511ns (62.380%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          3.208     4.669    sw_IBUF[1]
    SLICE_X38Y0          LUT6 (Prop_lut6_I2_O)        0.124     4.793 f  w_bin_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.793    w_bin_reg[3]_i_4_n_0
    SLICE_X38Y0          MUXF7 (Prop_muxf7_I1_O)      0.214     5.007 f  w_bin_reg[3]_i_2/O
                         net (fo=2, routed)           1.252     6.259    o_result[3]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.297     6.556 f  led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.799     7.355    led_OBUF[14]_inst_i_2_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.252    11.731    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.246 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.246    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.156ns  (logic 5.800ns (40.975%)  route 8.355ns (59.025%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=11, routed)          2.764     4.217    sw_IBUF[0]
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.341    led_OBUF[15]_inst_i_3_n_0
    SLICE_X38Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     4.550 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.454     5.004    o_flags[2]
    SLICE_X40Y3          LUT5 (Prop_lut5_I2_O)        0.291     5.295 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.138    10.432    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    14.156 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.156    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.950ns  (logic 4.562ns (35.230%)  route 8.388ns (64.770%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          LDCE                         0.000     0.000 r  f_registerB_reg[0]/G
    SLICE_X39Y1          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  f_registerB_reg[0]/Q
                         net (fo=23, routed)          1.492     2.051    f_registerB[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I1_O)        0.124     2.175 r  led_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           1.018     3.193    led_OBUF[13]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.317 r  led_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.801     4.118    ALU_inst/data5[8]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.242 r  led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.444     4.686    o_flags[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I2_O)        0.124     4.810 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.633     9.443    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.950 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.950    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            f_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.491%)  route 0.191ns (57.509%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  f_state_reg[1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  f_state_reg[1]/Q
                         net (fo=20, routed)          0.191     0.332    led_OBUF[2]
    SLICE_X0Y17          FDCE                                         r  f_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            f_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.136%)  route 0.194ns (57.864%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDPE                         0.000     0.000 r  f_state_reg[3]/C
    SLICE_X0Y17          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  f_state_reg[3]/Q
                         net (fo=11, routed)          0.194     0.335    led_OBUF[0]
    SLICE_X0Y17          FDCE                                         r  f_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TDM_inst/f_sel_reg[0]/Q
                         net (fo=15, routed)          0.197     0.338    TDM_inst/f_sel[0]
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  TDM_inst/f_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    TDM_inst/plusOp[0]
    SLICE_X40Y12         FDRE                                         r  TDM_inst/f_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerB_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.203ns (52.180%)  route 0.186ns (47.820%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          LDCE                         0.000     0.000 r  f_registerB_reg[4]/G
    SLICE_X36Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  f_registerB_reg[4]/Q
                         net (fo=4, routed)           0.186     0.344    f_registerB[4]
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.389 r  w_bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.389    w_bin__0[4]
    SLICE_X40Y2          LDCE                                         r  w_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            f_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.109%)  route 0.343ns (70.891%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  f_state_reg[0]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  f_state_reg[0]/Q
                         net (fo=20, routed)          0.343     0.484    led_OBUF[3]
    SLICE_X0Y17          FDPE                                         r  f_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            f_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.349%)  route 0.356ns (71.651%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  f_state_reg[2]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  f_state_reg[2]/Q
                         net (fo=11, routed)          0.356     0.497    led_OBUF[1]
    SLICE_X0Y17          FDCE                                         r  f_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerA_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.265ns (46.592%)  route 0.304ns (53.408%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          LDCE                         0.000     0.000 r  f_registerA_reg[3]/G
    SLICE_X37Y1          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  f_registerA_reg[3]/Q
                         net (fo=12, routed)          0.187     0.407    f_registerA[3]
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.452 r  w_bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     0.569    w_bin__0[3]
    SLICE_X40Y1          LDCE                                         r  w_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.183ns (31.986%)  route 0.389ns (68.014%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TDM_inst/f_sel_reg[0]/Q
                         net (fo=15, routed)          0.270     0.411    TDM_inst/f_sel[0]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.042     0.453 r  TDM_inst/f_sel[1]_i_1/O
                         net (fo=1, routed)           0.119     0.572    TDM_inst/plusOp[1]
    SLICE_X40Y12         FDRE                                         r  TDM_inst/f_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.206ns (33.416%)  route 0.410ns (66.584%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          LDCE                         0.000     0.000 r  f_registerB_reg[0]/G
    SLICE_X39Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  f_registerB_reg[0]/Q
                         net (fo=23, routed)          0.410     0.568    f_registerB[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.048     0.616 r  w_bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.616    w_bin__0[0]
    SLICE_X40Y2          LDCE                                         r  w_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            f_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.210ns (32.619%)  route 0.433ns (67.381%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=4, routed)           0.433     0.642    btnC_IBUF
    SLICE_X0Y17          FDCE                                         r  f_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





