Timing Analyzer report for Generator
Thu Jun 13 19:54:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'
 14. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'C'
 16. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'C'
 19. Slow 1200mV 85C Model Hold: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'
 20. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'
 31. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Setup: 'C'
 33. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Hold: 'C'
 36. Slow 1200mV 0C Model Hold: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'
 37. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'
 47. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Setup: 'C'
 49. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Hold: 'C'
 52. Fast 1200mV 0C Model Hold: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'
 53. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.8%      ;
;     Processor 3            ;   8.7%      ;
;     Processor 4            ;   7.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; C                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN }         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 104.52 MHz ; 104.52 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 142.9 MHz  ; 142.9 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 245.64 MHz ; 245.64 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.713 ; -1334.508     ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; -5.055 ; -103.983      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.572 ; -90.888       ;
; C                                                ; 15.929 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.421 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; C                                                ; 0.464 ; 0.000         ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 1.510 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.846 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.577 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 0.361  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.781  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.693 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                                   ; Launch Clock                             ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.032     ; 5.883      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.984     ; 5.806      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.544 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.687     ; 6.059      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
; -8.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.884     ; 5.855      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                              ; Launch Clock                                     ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -5.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.506      ; 4.955      ;
; -4.367 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.507      ; 4.870      ;
; -3.781 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.318      ; 4.978      ;
; -3.648 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.504      ; 4.945      ;
; -3.484 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.504      ; 4.774      ;
; -3.479 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.546      ; 4.790      ;
; -3.352 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.338      ; 4.836      ;
; -3.240 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.503      ; 4.844      ;
; -3.232 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.613      ; 4.784      ;
; -3.189 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.482      ; 4.926      ;
; -3.187 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.482      ; 4.934      ;
; -3.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.348      ; 4.941      ;
; -3.154 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.614      ; 4.880      ;
; -3.153 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.480      ; 4.916      ;
; -3.148 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.341      ; 4.909      ;
; -3.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.612      ; 4.873      ;
; -3.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.524      ; 4.944      ;
; -3.133 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.317      ; 4.865      ;
; -3.123 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.675      ; 5.078      ;
; -3.119 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.339      ; 4.883      ;
; -3.074 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.317      ; 4.815      ;
; -3.071 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.544      ; 4.892      ;
; -3.070 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.468      ; 4.817      ;
; -3.070 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.543      ; 4.891      ;
; -3.057 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.609      ; 4.788      ;
; -3.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.546      ; 4.857      ;
; -2.991 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.542      ; 4.810      ;
; -2.984 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.522      ; 4.797      ;
; -2.890 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.346      ; 4.659      ;
; -2.836 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.340      ; 4.780      ;
; -2.808 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.502      ; 4.753      ;
; -2.797 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.522      ; 4.934      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.572 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.263     ; 0.760      ;
; -3.351 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[29] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.067     ; 0.735      ;
; -3.199 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.100     ; 0.550      ;
; -3.171 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[24] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.877     ; 0.745      ;
; -3.171 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[23] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.876     ; 0.746      ;
; -3.168 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[28] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.884     ; 0.735      ;
; -3.165 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[27] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.882     ; 0.734      ;
; -3.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[25] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.875     ; 0.736      ;
; -2.899 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[30] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.589     ; 0.761      ;
; -2.886 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.222     ; 0.115      ;
; -2.886 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.222     ; 0.115      ;
; -2.884 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.220     ; 0.115      ;
; -2.838 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.174     ; 0.115      ;
; -2.764 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.100     ; 0.115      ;
; -2.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.098     ; 0.115      ;
; -2.760 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.096     ; 0.115      ;
; -2.760 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.096     ; 0.115      ;
; -2.740 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.076     ; 0.115      ;
; -2.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.065     ; 0.115      ;
; -2.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.060     ; 0.115      ;
; -2.722 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.058     ; 0.115      ;
; -2.722 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.058     ; 0.115      ;
; -2.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.049     ; 0.115      ;
; -2.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.049     ; 0.115      ;
; -2.710 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.046     ; 0.115      ;
; -2.686 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.586     ; 0.551      ;
; -2.684 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.020     ; 0.115      ;
; -2.538 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[26] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.874     ; 0.115      ;
; -2.526 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.862     ; 0.115      ;
; -2.516 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.852     ; 0.115      ;
; -2.516 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.852     ; 0.115      ;
; -2.253 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[31] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.589     ; 0.115      ;
; 1.524  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 3.287      ;
; 1.656  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 3.155      ;
; 1.686  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 3.125      ;
; 1.802  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 3.009      ;
; 1.805  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 3.006      ;
; 1.832  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.979      ;
; 1.883  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.928      ;
; 1.898  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.914      ;
; 1.943  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.869      ;
; 1.948  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.863      ;
; 1.951  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.860      ;
; 1.978  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.833      ;
; 1.981  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.830      ;
; 2.000  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.812      ;
; 2.001  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.811      ;
; 2.044  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.768      ;
; 2.058  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.754      ;
; 2.074  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.738      ;
; 2.094  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.717      ;
; 2.097  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.714      ;
; 2.119  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.692      ;
; 2.124  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.687      ;
; 2.127  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.684      ;
; 2.133  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.679      ;
; 2.143  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.669      ;
; 2.146  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.666      ;
; 2.163  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.649      ;
; 2.176  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.636      ;
; 2.190  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.622      ;
; 2.220  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.592      ;
; 2.240  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[4]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.571      ;
; 2.243  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.568      ;
; 2.251  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.560      ;
; 2.266  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.546      ;
; 2.270  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[5]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.541      ;
; 2.273  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.538      ;
; 2.275  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.537      ;
; 2.279  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.533      ;
; 2.281  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.530      ;
; 2.282  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.529      ;
; 2.291  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.521      ;
; 2.292  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.520      ;
; 2.305  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.507      ;
; 2.309  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.503      ;
; 2.322  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.490      ;
; 2.336  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.476      ;
; 2.342  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.469      ;
; 2.360  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.452      ;
; 2.366  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.446      ;
; 2.386  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[2]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.425      ;
; 2.389  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[5]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.422      ;
; 2.397  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.414      ;
; 2.398  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.414      ;
; 2.416  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[3]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.395      ;
; 2.419  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.392      ;
; 2.421  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.391      ;
; 2.425  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.387      ;
; 2.427  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.384      ;
; 2.428  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.384      ;
; 2.428  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.383      ;
; 2.437  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.375      ;
; 2.438  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.374      ;
; 2.438  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.374      ;
; 2.451  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.361      ;
; 2.455  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.357      ;
; 2.458  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.353      ;
; 2.467  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.345      ;
; 2.468  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.344      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                       ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.929 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.991      ;
; 15.959 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.961      ;
; 16.075 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.845      ;
; 16.085 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.835      ;
; 16.105 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.815      ;
; 16.181 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.739      ;
; 16.196 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.724      ;
; 16.221 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.699      ;
; 16.231 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.689      ;
; 16.231 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.689      ;
; 16.251 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.669      ;
; 16.261 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.659      ;
; 16.279 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.641      ;
; 16.307 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.613      ;
; 16.326 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.594      ;
; 16.327 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.593      ;
; 16.342 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.578      ;
; 16.342 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.578      ;
; 16.367 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.081     ; 3.553      ;
; 16.373 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.547      ;
; 16.377 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.543      ;
; 16.377 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.543      ;
; 16.397 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.523      ;
; 16.407 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.513      ;
; 16.407 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.513      ;
; 16.425 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.495      ;
; 16.453 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.467      ;
; 16.472 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.448      ;
; 16.473 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.447      ;
; 16.488 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.432      ;
; 16.488 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.432      ;
; 16.513 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.081     ; 3.407      ;
; 16.519 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.401      ;
; 16.519 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.401      ;
; 16.523 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.397      ;
; 16.523 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.397      ;
; 16.543 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 3.377      ;
; 16.549 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.371      ;
; 16.553 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.367      ;
; 16.553 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.367      ;
; 16.571 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.349      ;
; 16.599 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.321      ;
; 16.617 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.303      ;
; 16.618 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.302      ;
; 16.619 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.301      ;
; 16.633 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.287      ;
; 16.634 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.286      ;
; 16.634 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.081     ; 3.286      ;
; 16.659 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.081     ; 3.261      ;
; 16.665 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.255      ;
; 16.665 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.255      ;
; 16.668 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.252      ;
; 16.669 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.251      ;
; 16.669 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 3.251      ;
; 16.689 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.081     ; 3.231      ;
; 16.695 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.225      ;
; 16.695 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.225      ;
; 16.699 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.221      ;
; 16.699 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.081     ; 3.221      ;
; 16.717 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.081     ; 3.203      ;
; 16.745 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.175      ;
; 16.763 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.157      ;
; 16.763 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.157      ;
; 16.764 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.156      ;
; 16.765 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 3.155      ;
; 16.779 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.141      ;
; 16.779 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.141      ;
; 16.780 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.081     ; 3.140      ;
; 16.780 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.081     ; 3.140      ;
; 16.805 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 20.000       ; -0.081     ; 3.115      ;
; 16.811 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.109      ;
; 16.811 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 3.109      ;
; 16.814 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.106      ;
; 16.815 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.105      ;
; 16.815 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 3.105      ;
; 16.815 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.081     ; 3.105      ;
; 16.835 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 20.000       ; -0.081     ; 3.085      ;
; 16.841 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 3.079      ;
; 16.841 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 3.079      ;
; 16.844 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 3.076      ;
; 16.845 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.081     ; 3.075      ;
; 16.845 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.081     ; 3.075      ;
; 16.863 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.081     ; 3.057      ;
; 16.891 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 3.029      ;
; 16.909 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 3.011      ;
; 16.909 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 3.011      ;
; 16.910 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.081     ; 3.010      ;
; 16.910 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 3.010      ;
; 16.911 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.081     ; 3.009      ;
; 16.925 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.081     ; 2.995      ;
; 16.925 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.081     ; 2.995      ;
; 16.926 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.081     ; 2.994      ;
; 16.926 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.081     ; 2.994      ;
; 16.926 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.081     ; 2.994      ;
; 16.950 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 20.000       ; -0.082     ; 2.969      ;
; 16.957 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.081     ; 2.963      ;
; 16.957 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.081     ; 2.963      ;
; 16.960 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.081     ; 2.960      ;
; 16.961 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.081     ; 2.959      ;
; 16.961 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.081     ; 2.959      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.421 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.155      ;
; 0.431 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[0]                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.161      ;
; 0.451 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.463 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.464 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_id81:altsyncram2|ram_block3a0~porta_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.191      ;
; 0.464 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_id81:altsyncram2|ram_block3a0~portb_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.192      ;
; 0.464 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.471 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.204      ;
; 0.477 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.210      ;
; 0.482 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.211      ;
; 0.499 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[5]                                                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[5]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff0                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.509 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[1]                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[1]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.539 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[0]                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.834      ;
; 0.541 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.836      ;
; 0.542 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.272      ;
; 0.581 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.312      ;
; 0.583 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.312      ;
; 0.588 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.322      ;
; 0.616 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.347      ;
; 0.618 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.349      ;
; 0.619 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.349      ;
; 0.623 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.353      ;
; 0.627 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.357      ;
; 0.629 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.359      ;
; 0.630 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.360      ;
; 0.640 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                   ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.645 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or1_reg1                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.939      ;
; 0.646 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[5]                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.654 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[23]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|power2_value_reg[0]                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.948      ;
; 0.658 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.658 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.388      ;
; 0.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.391      ;
; 0.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.391      ;
; 0.662 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.392      ;
; 0.665 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[1]                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.960      ;
; 0.666 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.396      ;
; 0.667 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.396      ;
; 0.667 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.396      ;
; 0.668 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.398      ;
; 0.668 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.398      ;
; 0.669 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.398      ;
; 0.670 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.399      ;
; 0.670 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.399      ;
; 0.670 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.399      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.400      ;
; 0.674 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe81                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|delay_man_product_msb_p0                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.968      ;
; 0.687 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.978      ;
; 0.690 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.984      ;
; 0.690 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.421      ;
; 0.690 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.421      ;
; 0.691 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.422      ;
; 0.693 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.424      ;
; 0.693 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.424      ;
; 0.695 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.426      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.738 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; DAC:U2|SigmaLatchQ[3]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; DAC:U2|SigmaLatchQ[13]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DAC:U2|SigmaLatchQ[11]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DAC:U2|SigmaLatchQ[5]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DAC:U2|SigmaLatchQ[1]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; DAC:U2|SigmaLatchQ[9]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; DAC:U2|SigmaLatchQ[7]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.757 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.049      ;
; 0.760 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; DAC:U2|SigmaLatchQ[14]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.768 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.062      ;
; 0.823 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.227      ;
; 0.831 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.235      ;
; 0.840 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.244      ;
; 0.859 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.263      ;
; 0.867 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[11] ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.271      ;
; 0.867 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.161      ;
; 0.869 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.273      ;
; 0.869 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.273      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 1.278      ;
; 1.092 ; DAC:U2|SigmaLatchQ[1]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; DAC:U2|SigmaLatchQ[3]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; DAC:U2|SigmaLatchQ[13]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; DAC:U2|SigmaLatchQ[5]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; DAC:U2|SigmaLatchQ[11]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; DAC:U2|SigmaLatchQ[9]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.386      ;
; 1.094 ; DAC:U2|SigmaLatchQ[7]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.386      ;
; 1.098 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.392      ;
; 1.100 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.394      ;
; 1.103 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.395      ;
; 1.103 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.395      ;
; 1.106 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.109 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.403      ;
; 1.112 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.404      ;
; 1.112 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.404      ;
; 1.114 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; DAC:U2|SigmaLatchQ[14]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.410      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.464 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.082      ; 0.758      ;
; 0.517 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.081      ; 0.810      ;
; 0.734 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.082      ; 1.033      ;
; 0.755 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.082      ; 1.049      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.081      ; 1.054      ;
; 0.764 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.081      ; 1.059      ;
; 0.785 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.081      ; 1.083      ;
; 0.938 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.082      ; 1.232      ;
; 0.989 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.082      ; 1.283      ;
; 1.089 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.082      ; 1.383      ;
; 1.089 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.082      ; 1.383      ;
; 1.090 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.082      ; 1.384      ;
; 1.091 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.081      ; 1.384      ;
; 1.098 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.082      ; 1.403      ;
; 1.116 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.081      ; 1.409      ;
; 1.125 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.081      ; 1.429      ;
; 1.140 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.081      ; 1.434      ;
; 1.150 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.081      ; 1.444      ;
; 1.159 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.081      ; 1.453      ;
; 1.220 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.082      ; 1.514      ;
; 1.220 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.082      ; 1.514      ;
; 1.220 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.082      ; 1.514      ;
; 1.220 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.082      ; 1.514      ;
; 1.221 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.082      ; 1.515      ;
; 1.222 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.082      ; 1.516      ;
; 1.222 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.082      ; 1.516      ;
; 1.222 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.081      ; 1.515      ;
; 1.229 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.082      ; 1.523      ;
; 1.229 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.082      ; 1.525      ;
; 1.238 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.082      ; 1.534      ;
; 1.247 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.082      ; 1.542      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                              ; Launch Clock                                     ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; 1.510 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.167      ; 4.247      ;
; 1.558 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.215      ; 4.343      ;
; 1.664 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.215      ; 4.449      ;
; 1.742 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.213      ; 4.525      ;
; 1.752 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.069      ; 4.391      ;
; 1.755 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.051      ; 4.376      ;
; 1.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.071      ; 4.400      ;
; 1.765 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.050      ; 4.385      ;
; 1.771 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.049      ; 4.390      ;
; 1.819 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.093      ; 4.482      ;
; 1.835 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.069      ; 4.474      ;
; 1.835 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.254      ; 4.659      ;
; 1.862 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.049      ; 4.481      ;
; 1.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.027      ; 4.471      ;
; 1.888 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.089      ; 4.547      ;
; 1.894 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.013      ; 4.477      ;
; 1.895 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.053      ; 4.518      ;
; 1.905 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.093      ; 4.568      ;
; 1.936 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.053      ; 4.559      ;
; 1.948 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.886      ; 4.404      ;
; 1.968 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.091      ; 4.629      ;
; 1.971 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.089      ; 4.630      ;
; 1.982 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.878      ; 4.430      ;
; 1.992 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.880      ; 4.442      ;
; 2.018 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.028      ; 4.616      ;
; 2.051 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 3.026      ; 4.647      ;
; 2.052 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.856      ; 4.478      ;
; 2.085 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.856      ; 4.511      ;
; 2.097 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.879      ; 4.546      ;
; 2.122 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.881      ; 4.573      ;
; 2.130 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.888      ; 4.588      ;
; 2.234 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.855      ; 4.659      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.946      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.944      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.944      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.944      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.944      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.946      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.946      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.945      ;
; 1.846 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.942      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.198     ; 2.956      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.932      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.198     ; 2.956      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.198     ; 2.956      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.219     ; 2.935      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.932      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.932      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.217     ; 2.937      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.940      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[7]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[8]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[1] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.940      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.945      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.943      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.940      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.940      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.216     ; 2.938      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.943      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[6]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[4]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 2.939      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.940      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 2.946      ;
; 1.847 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.944      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.577 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.223      ;
; 1.824 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.681      ; 2.737      ;
; 1.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.767      ;
; 1.875 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 2.759      ;
; 1.875 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.763      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.755      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.755      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.755      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.755      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.755      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.601      ; 2.743      ;
; 1.910 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.601      ; 2.743      ;
; 1.912 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 2.760      ;
; 1.912 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 2.760      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.736      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 2.733      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 2.733      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 2.733      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 2.733      ;
; 2.356 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.739      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.737      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.737      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.737      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.737      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.737      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.735      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.730      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.357 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.741      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.734      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.734      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 2.729      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.734      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 2.729      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.734      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 2.729      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 2.729      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 2.730      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 2.729      ;
; 2.358 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.734      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.738      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.738      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.729      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.729      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.729      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.729      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.729      ;
; 2.359 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.729      ;
; 2.360 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.743      ;
; 2.360 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.743      ;
; 2.360 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.743      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 113.44 MHz ; 113.44 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 152.11 MHz ; 152.11 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 273.9 MHz  ; 250.0 MHz       ; C                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -7.789 ; -1138.095     ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; -5.172 ; -107.171      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.027 ; -75.480       ;
; C                                                ; 16.349 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.373 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; C                                                ; 0.416 ; 0.000         ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 1.553 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.159 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.434 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 0.252  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.772  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.670 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                                   ; Launch Clock                             ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.789 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.590     ; 5.418      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.661 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.544     ; 5.336      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.653 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.452     ; 5.420      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
; -7.651 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.270     ; 5.600      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                              ; Launch Clock                                     ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -5.172 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.114      ; 4.792      ;
; -4.449 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.115      ; 4.667      ;
; -3.811 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.941      ; 4.699      ;
; -3.787 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.111      ; 4.766      ;
; -3.592 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.112      ; 4.555      ;
; -3.564 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.149      ; 4.557      ;
; -3.482 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.956      ; 4.633      ;
; -3.394 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.110      ; 4.671      ;
; -3.364 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.201      ; 4.588      ;
; -3.278 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.260      ; 4.890      ;
; -3.276 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.094      ; 4.720      ;
; -3.273 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.966      ; 4.746      ;
; -3.272 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.959      ; 4.729      ;
; -3.266 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.200      ; 4.695      ;
; -3.261 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.131      ; 4.764      ;
; -3.252 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.202      ; 4.673      ;
; -3.246 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.957      ; 4.707      ;
; -3.213 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.093      ; 4.661      ;
; -3.202 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.094      ; 4.670      ;
; -3.195 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.938      ; 4.628      ;
; -3.187 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.080      ; 4.637      ;
; -3.179 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.938      ; 4.617      ;
; -3.179 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.197      ; 4.605      ;
; -3.104 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.148      ; 4.618      ;
; -3.104 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.146      ; 4.616      ;
; -3.099 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.127      ; 4.606      ;
; -3.079 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.149      ; 4.579      ;
; -3.073 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.146      ; 4.585      ;
; -2.995 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.965      ; 4.463      ;
; -2.973 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.109      ; 4.568      ;
; -2.966 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.958      ; 4.586      ;
; -2.884 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 2.127      ; 4.683      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.027 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.781     ; 0.698      ;
; -2.833 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[29] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.609     ; 0.676      ;
; -2.703 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.640     ; 0.515      ;
; -2.664 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[24] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.432     ; 0.684      ;
; -2.664 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[23] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.430     ; 0.686      ;
; -2.662 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[27] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.437     ; 0.677      ;
; -2.662 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[28] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.439     ; 0.675      ;
; -2.655 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[25] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.429     ; 0.678      ;
; -2.419 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[30] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.171     ; 0.700      ;
; -2.393 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.744     ; 0.101      ;
; -2.393 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.744     ; 0.101      ;
; -2.391 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.742     ; 0.101      ;
; -2.347 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.698     ; 0.101      ;
; -2.289 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.640     ; 0.101      ;
; -2.288 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.639     ; 0.101      ;
; -2.286 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.637     ; 0.101      ;
; -2.286 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.637     ; 0.101      ;
; -2.267 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.618     ; 0.101      ;
; -2.255 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.606     ; 0.101      ;
; -2.251 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.602     ; 0.101      ;
; -2.249 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.600     ; 0.101      ;
; -2.248 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.599     ; 0.101      ;
; -2.242 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.593     ; 0.101      ;
; -2.241 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.592     ; 0.101      ;
; -2.238 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.589     ; 0.101      ;
; -2.226 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.164     ; 0.514      ;
; -2.219 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.570     ; 0.101      ;
; -2.077 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[26] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.428     ; 0.101      ;
; -2.073 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.424     ; 0.101      ;
; -2.058 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.409     ; 0.101      ;
; -2.058 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.409     ; 0.101      ;
; -1.816 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[31] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.167     ; 0.101      ;
; 1.921  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.912      ;
; 2.005  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.828      ;
; 2.028  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.805      ;
; 2.072  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.761      ;
; 2.131  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.702      ;
; 2.145  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.688      ;
; 2.154  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.679      ;
; 2.198  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.635      ;
; 2.200  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.636      ;
; 2.237  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.596      ;
; 2.257  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.576      ;
; 2.273  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.563      ;
; 2.276  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.560      ;
; 2.280  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.553      ;
; 2.324  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.509      ;
; 2.326  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.510      ;
; 2.347  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.489      ;
; 2.349  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.487      ;
; 2.363  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.470      ;
; 2.365  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.471      ;
; 2.383  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.450      ;
; 2.402  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.434      ;
; 2.406  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.427      ;
; 2.436  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.397      ;
; 2.441  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.395      ;
; 2.450  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.383      ;
; 2.452  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.384      ;
; 2.454  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.382      ;
; 2.469  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.367      ;
; 2.485  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.351      ;
; 2.489  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.344      ;
; 2.491  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.345      ;
; 2.495  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.338      ;
; 2.509  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[5]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.324      ;
; 2.527  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.309      ;
; 2.528  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.308      ;
; 2.532  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[4]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.301      ;
; 2.532  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.301      ;
; 2.543  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.290      ;
; 2.567  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.269      ;
; 2.568  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.265      ;
; 2.576  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.260      ;
; 2.576  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[5]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.257      ;
; 2.578  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.258      ;
; 2.578  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.258      ;
; 2.580  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.256      ;
; 2.600  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.236      ;
; 2.605  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.231      ;
; 2.611  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.225      ;
; 2.615  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.218      ;
; 2.617  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.219      ;
; 2.621  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.212      ;
; 2.635  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[3]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.198      ;
; 2.653  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.183      ;
; 2.654  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.182      ;
; 2.654  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.182      ;
; 2.658  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[2]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.175      ;
; 2.658  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.175      ;
; 2.660  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.173      ;
; 2.669  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 2.164      ;
; 2.683  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.153      ;
; 2.685  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.151      ;
; 2.692  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.144      ;
; 2.693  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.143      ;
; 2.702  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.134      ;
; 2.704  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[5]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.132      ;
; 2.706  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.130      ;
; 2.727  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 2.109      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                        ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.349 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 3.579      ;
; 16.388 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.540      ;
; 16.475 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 3.453      ;
; 16.514 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.414      ;
; 16.548 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.380      ;
; 16.601 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 3.327      ;
; 16.622 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 3.306      ;
; 16.634 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.294      ;
; 16.640 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 3.288      ;
; 16.664 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 3.264      ;
; 16.673 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.255      ;
; 16.674 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.254      ;
; 16.703 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.225      ;
; 16.713 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 3.215      ;
; 16.727 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.074     ; 3.201      ;
; 16.748 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 3.180      ;
; 16.748 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 3.180      ;
; 16.760 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.168      ;
; 16.760 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.168      ;
; 16.766 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 3.162      ;
; 16.790 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 3.138      ;
; 16.795 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.133      ;
; 16.799 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.129      ;
; 16.800 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 3.128      ;
; 16.829 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.099      ;
; 16.838 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 3.090      ;
; 16.839 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 3.089      ;
; 16.853 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.074     ; 3.075      ;
; 16.874 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 3.054      ;
; 16.874 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 3.054      ;
; 16.886 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.042      ;
; 16.886 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 3.042      ;
; 16.892 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 3.036      ;
; 16.916 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 3.012      ;
; 16.921 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 3.007      ;
; 16.921 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 3.007      ;
; 16.925 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 3.003      ;
; 16.926 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 3.002      ;
; 16.955 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 2.973      ;
; 16.960 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 2.968      ;
; 16.964 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 2.964      ;
; 16.965 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 2.963      ;
; 16.979 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.074     ; 2.949      ;
; 16.999 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 2.929      ;
; 17.000 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 2.928      ;
; 17.000 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.074     ; 2.928      ;
; 17.011 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 2.917      ;
; 17.012 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 2.916      ;
; 17.012 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 2.916      ;
; 17.018 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.074     ; 2.910      ;
; 17.042 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.074     ; 2.886      ;
; 17.047 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 2.881      ;
; 17.047 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 2.881      ;
; 17.051 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 2.877      ;
; 17.051 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 2.877      ;
; 17.052 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 2.876      ;
; 17.081 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 2.847      ;
; 17.086 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 2.842      ;
; 17.086 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 2.842      ;
; 17.090 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 2.838      ;
; 17.091 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.074     ; 2.837      ;
; 17.105 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 20.000       ; -0.074     ; 2.823      ;
; 17.125 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 2.803      ;
; 17.125 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 2.803      ;
; 17.126 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.074     ; 2.802      ;
; 17.126 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.074     ; 2.802      ;
; 17.137 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 2.791      ;
; 17.137 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 2.791      ;
; 17.138 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 2.790      ;
; 17.138 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 2.790      ;
; 17.144 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 20.000       ; -0.074     ; 2.784      ;
; 17.168 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.074     ; 2.760      ;
; 17.173 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 2.755      ;
; 17.173 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 2.755      ;
; 17.177 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 2.751      ;
; 17.177 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 2.751      ;
; 17.178 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 2.750      ;
; 17.178 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.074     ; 2.750      ;
; 17.207 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 2.721      ;
; 17.212 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 2.716      ;
; 17.212 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 2.716      ;
; 17.216 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 2.712      ;
; 17.216 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.074     ; 2.712      ;
; 17.217 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.074     ; 2.711      ;
; 17.232 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 20.000       ; -0.073     ; 2.697      ;
; 17.251 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.074     ; 2.677      ;
; 17.251 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.074     ; 2.677      ;
; 17.251 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.074     ; 2.677      ;
; 17.252 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.074     ; 2.676      ;
; 17.252 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.074     ; 2.676      ;
; 17.263 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.074     ; 2.665      ;
; 17.263 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.074     ; 2.665      ;
; 17.263 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 2.665      ;
; 17.264 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 2.664      ;
; 17.264 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.074     ; 2.664      ;
; 17.270 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 20.000       ; -0.074     ; 2.658      ;
; 17.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.074     ; 2.634      ;
; 17.299 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.074     ; 2.629      ;
; 17.299 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.074     ; 2.629      ;
; 17.303 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.074     ; 2.625      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.373 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.165      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.056      ;
; 0.411 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[0]                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.060      ;
; 0.415 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.440 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_id81:altsyncram2|ram_block3a0~porta_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.088      ;
; 0.440 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_id81:altsyncram2|ram_block3a0~portb_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.088      ;
; 0.446 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.100      ;
; 0.450 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.104      ;
; 0.458 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.107      ;
; 0.469 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.262      ;
; 0.470 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[5]                                                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[5]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff0                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.477 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[1]                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[1]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[0]                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.773      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.297      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.296      ;
; 0.506 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.775      ;
; 0.507 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.300      ;
; 0.509 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.301      ;
; 0.514 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.306      ;
; 0.516 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.308      ;
; 0.518 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.310      ;
; 0.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.326      ;
; 0.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.326      ;
; 0.536 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.328      ;
; 0.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.329      ;
; 0.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.329      ;
; 0.537 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.329      ;
; 0.538 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.330      ;
; 0.542 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.334      ;
; 0.545 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.194      ;
; 0.545 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.337      ;
; 0.546 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.338      ;
; 0.547 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.339      ;
; 0.551 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.343      ;
; 0.553 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.345      ;
; 0.554 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.346      ;
; 0.566 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.220      ;
; 0.571 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.364      ;
; 0.572 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.365      ;
; 0.573 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.366      ;
; 0.575 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.368      ;
; 0.576 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.369      ;
; 0.578 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.371      ;
; 0.597 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                   ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.601 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or1_reg1                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[5]                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.394      ;
; 0.605 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe81                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|delay_man_product_msb_p0                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.606 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[23]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|power2_value_reg[0]                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.400      ;
; 0.608 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.877      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.686 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.952      ;
; 0.688 ; DAC:U2|SigmaLatchQ[13]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; DAC:U2|SigmaLatchQ[5]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; DAC:U2|SigmaLatchQ[3]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; DAC:U2|SigmaLatchQ[11]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; DAC:U2|SigmaLatchQ[1]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.956      ;
; 0.692 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; DAC:U2|SigmaLatchQ[9]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; DAC:U2|SigmaLatchQ[7]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.705 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; DAC:U2|SigmaLatchQ[14]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.719 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.745 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.111      ;
; 0.747 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.113      ;
; 0.749 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.115      ;
; 0.761 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.127      ;
; 0.769 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[11] ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.135      ;
; 0.770 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.136      ;
; 0.770 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.136      ;
; 0.774 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 1.140      ;
; 0.805 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.073      ;
; 1.007 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; DAC:U2|SigmaLatchQ[13]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; DAC:U2|SigmaLatchQ[5]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; DAC:U2|SigmaLatchQ[3]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; DAC:U2|SigmaLatchQ[11]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.275      ;
; 1.010 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.276      ;
; 1.010 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.276      ;
; 1.011 ; DAC:U2|SigmaLatchQ[1]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.277      ;
; 1.013 ; DAC:U2|SigmaLatchQ[9]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; DAC:U2|SigmaLatchQ[7]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.017 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.022 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.288      ;
; 1.024 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.290      ;
; 1.025 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.291      ;
; 1.026 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.292      ;
; 1.027 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                                        ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.073      ; 0.684      ;
; 0.475 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.073      ; 0.743      ;
; 0.682 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.073      ; 0.950      ;
; 0.683 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.073      ; 0.951      ;
; 0.685 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.689 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.705 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.073      ; 0.980      ;
; 0.727 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.073      ; 1.002      ;
; 0.847 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.073      ; 1.115      ;
; 0.878 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.073      ; 1.146      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.073      ; 1.274      ;
; 1.009 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.073      ; 1.278      ;
; 1.022 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.073      ; 1.290      ;
; 1.022 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.073      ; 1.291      ;
; 1.027 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.073      ; 1.298      ;
; 1.042 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.073      ; 1.310      ;
; 1.045 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.073      ; 1.314      ;
; 1.049 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.073      ; 1.319      ;
; 1.051 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.073      ; 1.319      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.073      ; 1.322      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.073      ; 1.323      ;
; 1.067 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.073      ; 1.335      ;
; 1.068 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.073      ; 1.336      ;
; 1.097 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.073      ; 1.365      ;
; 1.097 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.073      ; 1.365      ;
; 1.098 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.073      ; 1.366      ;
; 1.098 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.072      ; 1.365      ;
; 1.098 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.073      ; 1.366      ;
; 1.103 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.073      ; 1.371      ;
; 1.104 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.073      ; 1.372      ;
; 1.104 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.073      ; 1.372      ;
; 1.120 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.073      ; 1.388      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.073      ; 1.396      ;
; 1.131 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.073      ; 1.399      ;
; 1.132 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.073      ; 1.400      ;
; 1.143 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.073      ; 1.411      ;
; 1.143 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.073      ; 1.411      ;
; 1.143 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.073      ; 1.411      ;
; 1.144 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.073      ; 1.412      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                              ; Launch Clock                                     ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; 1.553 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.690      ; 3.813      ;
; 1.605 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.736      ; 3.911      ;
; 1.709 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.736      ; 4.015      ;
; 1.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.734      ; 4.067      ;
; 1.772 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.612      ; 3.954      ;
; 1.773 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.594      ; 3.937      ;
; 1.778 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.591      ; 3.939      ;
; 1.779 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.610      ; 3.959      ;
; 1.781 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.592      ; 3.943      ;
; 1.835 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.773      ; 4.178      ;
; 1.848 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.592      ; 4.010      ;
; 1.849 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.631      ; 4.050      ;
; 1.871 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.574      ; 4.015      ;
; 1.872 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.609      ; 4.051      ;
; 1.882 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.595      ; 4.047      ;
; 1.887 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.560      ; 4.017      ;
; 1.913 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.628      ; 4.111      ;
; 1.929 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.596      ; 4.095      ;
; 1.940 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.440      ; 3.950      ;
; 1.949 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.631      ; 4.150      ;
; 1.973 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.431      ; 3.974      ;
; 1.994 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.433      ; 3.997      ;
; 2.011 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.628      ; 4.209      ;
; 2.012 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.630      ; 4.212      ;
; 2.037 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.575      ; 4.182      ;
; 2.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.412      ; 4.035      ;
; 2.076 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.573      ; 4.219      ;
; 2.077 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.432      ; 4.079      ;
; 2.087 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.412      ; 4.069      ;
; 2.104 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.435      ; 4.109      ;
; 2.104 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.442      ; 4.116      ;
; 2.259 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 2.415      ; 4.244      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.159 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.652      ;
; 2.159 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.652      ;
; 2.159 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.652      ;
; 2.159 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.200     ; 2.643      ;
; 2.159 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.200     ; 2.643      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.648      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.193     ; 2.649      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.193     ; 2.649      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.193     ; 2.649      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.193     ; 2.649      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.648      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.648      ;
; 2.160 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.648      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.658      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.658      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.658      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.658      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.658      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.656      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.197     ; 2.644      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.647      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.197     ; 2.644      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.197     ; 2.644      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 2.649      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 2.649      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 2.649      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 2.649      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 2.649      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 2.649      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.647      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.647      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.197     ; 2.644      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.647      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.657      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.655      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.654      ;
; 2.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 2.647      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.654      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.655      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.654      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.654      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.654      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.654      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.655      ;
; 2.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.653      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.434 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.010      ;
; 1.636 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.630      ; 2.481      ;
; 1.683 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 2.508      ;
; 1.684 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 2.505      ;
; 1.685 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 2.499      ;
; 1.718 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.486      ;
; 1.718 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.486      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.498      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.498      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.498      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.498      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.498      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 2.500      ;
; 1.724 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 2.500      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.473      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.481      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.481      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.481      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 2.486      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 2.486      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.481      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.481      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 2.486      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 2.486      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.479      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.478      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.478      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.478      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.477      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.477      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.478      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.478      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.477      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.477      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.137 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.485      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.472      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.484      ;
; 2.138 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 2.480      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3.759 ; -398.563      ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; -1.982 ; -39.879       ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -1.523 ; -39.037       ;
; C                                                ; 18.195 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.140 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.185 ; 0.000         ;
; C                                                ; 0.193 ; 0.000         ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 0.723 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.534 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.671 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 0.386  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.232  ; 0.000         ;
; C                                                ; 9.436  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.783 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                                   ; Launch Clock                             ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.759 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.545     ; 2.536      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.564     ; 2.488      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.729 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.520     ; 2.531      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.713 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.467     ; 2.568      ;
; -3.710 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.548     ; 2.484      ;
; -3.710 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.548     ; 2.484      ;
; -3.710 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.548     ; 2.484      ;
; -3.710 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.548     ; 2.484      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                              ; Launch Clock                                     ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.982 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.295      ; 2.360      ;
; -1.763 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.296      ; 2.402      ;
; -1.621 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.217      ; 2.582      ;
; -1.447 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.314      ; 2.468      ;
; -1.409 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.280      ; 2.601      ;
; -1.360 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.313      ; 2.590      ;
; -1.350 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.311      ; 2.579      ;
; -1.332 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.282      ; 2.538      ;
; -1.319 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.314      ; 2.545      ;
; -1.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.293      ; 2.313      ;
; -1.303 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.294      ; 2.319      ;
; -1.255 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.311      ; 2.484      ;
; -1.204 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.226      ; 2.314      ;
; -1.187 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.292      ; 2.319      ;
; -1.174 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.217      ; 2.369      ;
; -1.172 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.231      ; 2.385      ;
; -1.168 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.229      ; 2.372      ;
; -1.161 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.282      ; 2.354      ;
; -1.159 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.376      ; 2.463      ;
; -1.158 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.350      ; 2.357      ;
; -1.151 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.217      ; 2.347      ;
; -1.145 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.274      ; 2.341      ;
; -1.145 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.349      ; 2.268      ;
; -1.144 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.348      ; 2.345      ;
; -1.136 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.227      ; 2.345      ;
; -1.088 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.301      ; 2.313      ;
; -1.079 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.301      ; 2.300      ;
; -1.062 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.229      ; 2.272      ;
; -1.036 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.299      ; 2.415      ;
; -1.035 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.228      ; 2.333      ;
; -1.018 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.345      ; 2.217      ;
; -1.012 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; 0.500        ; 1.293      ; 2.312      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.523 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.655     ; 0.305      ;
; -1.416 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[29] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.560     ; 0.293      ;
; -1.383 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.580     ; 0.240      ;
; -1.347 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[23] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.484     ; 0.300      ;
; -1.346 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[24] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.485     ; 0.298      ;
; -1.343 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[28] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.487     ; 0.293      ;
; -1.342 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[27] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.486     ; 0.293      ;
; -1.341 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[25] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.482     ; 0.296      ;
; -1.253 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.640     ; 0.050      ;
; -1.252 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.639     ; 0.050      ;
; -1.251 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.638     ; 0.050      ;
; -1.231 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[30] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.363     ; 0.305      ;
; -1.228 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.615     ; 0.050      ;
; -1.193 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.580     ; 0.050      ;
; -1.192 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.579     ; 0.050      ;
; -1.191 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.578     ; 0.050      ;
; -1.190 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.577     ; 0.050      ;
; -1.180 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.567     ; 0.050      ;
; -1.173 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.560     ; 0.050      ;
; -1.172 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.559     ; 0.050      ;
; -1.172 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.559     ; 0.050      ;
; -1.171 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.558     ; 0.050      ;
; -1.167 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.554     ; 0.050      ;
; -1.167 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.554     ; 0.050      ;
; -1.164 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.551     ; 0.050      ;
; -1.164 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.362     ; 0.239      ;
; -1.151 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.538     ; 0.050      ;
; -1.095 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[26] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.482     ; 0.050      ;
; -1.091 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.478     ; 0.050      ;
; -1.085 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.472     ; 0.050      ;
; -1.085 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.472     ; 0.050      ;
; -0.978 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31]                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|data1[31] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.365     ; 0.050      ;
; 3.419  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.476      ;
; 3.483  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.412      ;
; 3.487  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.408      ;
; 3.551  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.344      ;
; 3.555  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.340      ;
; 3.596  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.299      ;
; 3.619  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.276      ;
; 3.623  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.272      ;
; 3.637  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.261      ;
; 3.651  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.244      ;
; 3.657  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.241      ;
; 3.664  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.231      ;
; 3.673  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.225      ;
; 3.687  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.208      ;
; 3.691  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.204      ;
; 3.693  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.205      ;
; 3.698  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.197      ;
; 3.705  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.193      ;
; 3.719  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.176      ;
; 3.721  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.177      ;
; 3.724  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.174      ;
; 3.725  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.173      ;
; 3.727  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.171      ;
; 3.732  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.163      ;
; 3.741  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.157      ;
; 3.755  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[5]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.140      ;
; 3.759  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[4]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.136      ;
; 3.761  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.137      ;
; 3.762  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.133      ;
; 3.766  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.129      ;
; 3.773  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.125      ;
; 3.785  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.113      ;
; 3.787  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.108      ;
; 3.788  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.110      ;
; 3.789  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.109      ;
; 3.792  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.106      ;
; 3.793  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.105      ;
; 3.795  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.103      ;
; 3.800  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.095      ;
; 3.806  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.089      ;
; 3.809  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.089      ;
; 3.823  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[3]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.072      ;
; 3.827  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[2]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.068      ;
; 3.828  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.070      ;
; 3.829  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.069      ;
; 3.830  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.065      ;
; 3.834  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.061      ;
; 3.841  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.057      ;
; 3.849  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.049      ;
; 3.853  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.045      ;
; 3.855  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.040      ;
; 3.856  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.042      ;
; 3.857  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.041      ;
; 3.860  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.038      ;
; 3.861  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.037      ;
; 3.863  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[9]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.035      ;
; 3.865  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.030      ;
; 3.865  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[13]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.033      ;
; 3.868  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.027      ;
; 3.874  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.021      ;
; 3.877  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[7]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.021      ;
; 3.896  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.002      ;
; 3.896  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[12]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.002      ;
; 3.897  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[8]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 1.001      ;
; 3.909  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[6]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 0.989      ;
; 3.916  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[11] ; DAC:U2|SigmaLatchQ[14]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 0.982      ;
; 3.917  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[11]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 0.981      ;
; 3.921  ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[10]                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 0.977      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                        ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.195 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.754      ;
; 18.230 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.719      ;
; 18.245 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.704      ;
; 18.263 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.686      ;
; 18.290 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.659      ;
; 18.298 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.651      ;
; 18.309 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.640      ;
; 18.313 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.636      ;
; 18.314 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.635      ;
; 18.320 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.629      ;
; 18.331 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.618      ;
; 18.344 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.605      ;
; 18.358 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.591      ;
; 18.358 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.591      ;
; 18.366 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.583      ;
; 18.377 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.572      ;
; 18.378 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.571      ;
; 18.378 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.571      ;
; 18.381 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.568      ;
; 18.382 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.567      ;
; 18.385 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.564      ;
; 18.387 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.562      ;
; 18.388 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.561      ;
; 18.399 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.550      ;
; 18.412 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.537      ;
; 18.426 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.523      ;
; 18.426 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.523      ;
; 18.434 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.515      ;
; 18.442 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.507      ;
; 18.445 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.504      ;
; 18.446 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.503      ;
; 18.446 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.503      ;
; 18.446 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.503      ;
; 18.449 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.500      ;
; 18.450 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.499      ;
; 18.453 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.496      ;
; 18.455 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.494      ;
; 18.456 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.493      ;
; 18.467 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.482      ;
; 18.480 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.469      ;
; 18.494 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.455      ;
; 18.494 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.455      ;
; 18.494 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.455      ;
; 18.502 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.038     ; 1.447      ;
; 18.510 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.439      ;
; 18.510 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.439      ;
; 18.513 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.436      ;
; 18.514 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.435      ;
; 18.514 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.435      ;
; 18.514 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.435      ;
; 18.517 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.432      ;
; 18.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.431      ;
; 18.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.431      ;
; 18.521 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.428      ;
; 18.523 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.426      ;
; 18.524 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.425      ;
; 18.524 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.425      ;
; 18.535 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.038     ; 1.414      ;
; 18.548 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.401      ;
; 18.562 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.387      ;
; 18.562 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.387      ;
; 18.562 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.387      ;
; 18.562 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.387      ;
; 18.570 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.038     ; 1.379      ;
; 18.578 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.371      ;
; 18.578 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.371      ;
; 18.581 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.038     ; 1.368      ;
; 18.582 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.367      ;
; 18.582 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.367      ;
; 18.582 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.367      ;
; 18.582 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.367      ;
; 18.585 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.364      ;
; 18.585 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.038     ; 1.364      ;
; 18.586 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.363      ;
; 18.586 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.363      ;
; 18.589 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.360      ;
; 18.591 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.358      ;
; 18.591 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.358      ;
; 18.592 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.357      ;
; 18.592 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.038     ; 1.357      ;
; 18.603 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 20.000       ; -0.038     ; 1.346      ;
; 18.616 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.333      ;
; 18.630 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.319      ;
; 18.630 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 20.000       ; -0.038     ; 1.319      ;
; 18.638 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 20.000       ; -0.038     ; 1.311      ;
; 18.646 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 20.000       ; -0.038     ; 1.303      ;
; 18.646 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 20.000       ; -0.038     ; 1.303      ;
; 18.649 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 20.000       ; -0.038     ; 1.300      ;
; 18.649 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 20.000       ; -0.038     ; 1.300      ;
; 18.650 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 20.000       ; -0.038     ; 1.299      ;
; 18.650 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 20.000       ; -0.038     ; 1.299      ;
; 18.653 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 20.000       ; -0.038     ; 1.296      ;
; 18.653 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 20.000       ; -0.038     ; 1.296      ;
; 18.654 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 20.000       ; -0.038     ; 1.295      ;
; 18.654 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 20.000       ; -0.038     ; 1.295      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.140 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.153 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[0]                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.167 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_id81:altsyncram2|ram_block3a0~portb_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_j6m:auto_generated|altsyncram_id81:altsyncram2|ram_block3a0~porta_address_reg0             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.176 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[5]                                                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[5]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff0                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[1]                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[1]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.212 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.535      ;
; 0.212 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[0]                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.235 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.500      ;
; 0.237 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.568      ;
; 0.241 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.507      ;
; 0.252 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or1_reg1                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.519      ;
; 0.254 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                   ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[5]                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.521      ;
; 0.259 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe81                                                                                                                 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|delay_man_product_msb_p0                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.381      ;
; 0.262 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[27]                                     ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[27]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[4]                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[4]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[14]                                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[14]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[12]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[12]                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[23]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|power2_value_reg[0]                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[28]                                     ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[28]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[3]                                                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[3]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[16]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[16]                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; TB_BLOCK1:U3|Block1:ub|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component|mag_int_a_reg2[4]                                                                                           ; TB_BLOCK1:U3|Block1:ub|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_rvf:altbarrel_shift5|sbit_piper1d[6]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[6]                                                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[6]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; TB_BLOCK1:U3|Block1:ub|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[4]                                                                                                                                                          ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[4]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[8]                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[8]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[9]                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[9]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[10]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[10]                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|int_or1_reg1                                                                                                ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|int_or_reg2                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.536      ;
; 0.272 ; TB_BLOCK1:U3|Block1:ub|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component|mag_int_a_reg2[5]                                                                                           ; TB_BLOCK1:U3|Block1:ub|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_rvf:altbarrel_shift5|sbit_piper1d[7]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[13]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[13]                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[21]                                     ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[21]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[19]                                                                                               ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[19]                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_k6m:auto_generated|dffe3a[1]                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.185 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                            ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.294 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; DAC:U2|SigmaLatchQ[3]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; DAC:U2|SigmaLatchQ[13]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:U2|SigmaLatchQ[11]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:U2|SigmaLatchQ[5]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:U2|SigmaLatchQ[1]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; DAC:U2|SigmaLatchQ[9]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; DAC:U2|SigmaLatchQ[7]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.482      ;
; 0.298 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.484      ;
; 0.299 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.303 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.489      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; DAC:U2|SigmaLatchQ[14]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6]  ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.494      ;
; 0.309 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[11] ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.495      ;
; 0.310 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8]  ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.495      ;
; 0.310 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7]  ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.495      ;
; 0.310 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2]  ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.495      ;
; 0.353 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                           ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.475      ;
; 0.436 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9]  ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.618      ;
; 0.439 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[10] ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.621      ;
; 0.442 ; DAC:U2|SigmaLatchQ[3]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; DAC:U2|SigmaLatchQ[13]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; DAC:U2|SigmaLatchQ[5]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; DAC:U2|SigmaLatchQ[1]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; DAC:U2|SigmaLatchQ[11]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; DAC:U2|SigmaLatchQ[9]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; DAC:U2|SigmaLatchQ[7]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3]  ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.630      ;
; 0.445 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1]  ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.627      ;
; 0.447 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5]  ; DAC:U2|SigmaLatchQ[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.632      ;
; 0.447 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.449 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4]  ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.631      ;
; 0.452 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[5]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; DAC:U2|SigmaLatchQ[6]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[13]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[15]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[21]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[7]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; DAC:U2|SigmaLatchQ[12]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC:U2|SigmaLatchQ[10]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC:U2|SigmaLatchQ[4]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; DAC:U2|SigmaLatchQ[8]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[29]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[11]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[9]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[17]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[19]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[23]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[25]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[27]                                                                                                             ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; DAC:U2|SigmaLatchQ[14]                                                                                                                                                   ; DAC:U2|SigmaLatchQ[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; DAC:U2|SigmaLatchQ[0]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; TB_BLOCK1:U3|Block1:ub|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0]  ; DAC:U2|SigmaLatchQ[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.641      ;
; 0.456 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[0]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[2]                                                                                                              ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; DAC:U2|SigmaLatchQ[2]                                                                                                                                                    ; DAC:U2|SigmaLatchQ[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                                        ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.037      ; 0.314      ;
; 0.208 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.036      ; 0.328      ;
; 0.291 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.037      ; 0.420      ;
; 0.305 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.036      ; 0.439      ;
; 0.362 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.483      ;
; 0.385 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.037      ; 0.506      ;
; 0.441 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.036      ; 0.563      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.035      ; 0.576      ;
; 0.464 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[24] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[26] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[25] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.036      ; 0.588      ;
; 0.477 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[27] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.036      ; 0.600      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.035      ; 0.624      ;
; 0.505 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[10] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.035      ; 0.628      ;
; 0.517 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[13] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[17] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[11] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[19] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[20] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[15] ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; TB_BLOCK1:U3|Block1:ub|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.642      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                              ; Launch Clock                                     ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.723 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.610      ; 1.903      ;
; 0.730 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.634      ; 1.934      ;
; 0.767 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.633      ; 1.970      ;
; 0.799 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.554      ; 1.923      ;
; 0.806 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.635      ; 2.011      ;
; 0.816 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.553      ; 1.939      ;
; 0.816 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.650      ; 2.036      ;
; 0.820 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.562      ; 1.952      ;
; 0.837 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.561      ; 1.968      ;
; 0.838 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.555      ; 1.963      ;
; 0.839 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.487      ; 1.896      ;
; 0.860 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.533      ; 1.963      ;
; 0.868 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.556      ; 1.994      ;
; 0.869 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.553      ; 1.992      ;
; 0.871 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.542      ; 1.983      ;
; 0.879 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.556      ; 2.005      ;
; 0.882 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.560      ; 2.012      ;
; 0.886 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.486      ; 1.942      ;
; 0.890 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.484      ; 1.944      ;
; 0.913 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.484      ; 1.967      ;
; 0.914 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.575      ; 2.059      ;
; 0.921 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.572      ; 2.063      ;
; 0.935 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.487      ; 1.992      ;
; 0.939 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.474      ; 1.983      ;
; 0.953 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.474      ; 1.997      ;
; 0.953 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.488      ; 2.011      ;
; 0.976 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.575      ; 2.121      ;
; 0.996 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.573      ; 2.139      ;
; 1.007 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.574      ; 2.151      ;
; 1.011 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.543      ; 2.124      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.540      ; 2.163      ;
; 1.110 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN ; -0.500       ; 1.473      ; 2.153      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.346      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.345      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.343      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.341      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.346      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.341      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.346      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.346      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.341      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.345      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.345      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.345      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.341      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.342      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.341      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.343      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.346      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[1]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.343      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.351      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.343      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.346      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.345      ;
; 3.534 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.343      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.350      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.350      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.350      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.350      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 1.350      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.104     ; 1.348      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 1.352      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 1.352      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.113     ; 1.339      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 1.352      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 1.352      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.113     ; 1.339      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.113     ; 1.339      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.341      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.113     ; 1.339      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 1.346      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.111     ; 1.341      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.340      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.342      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.110     ; 1.342      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.112     ; 1.340      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.351      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[7]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 1.346      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.349      ;
; 3.535 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.105     ; 1.347      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.671 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.969      ;
; 0.843 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.225      ;
; 0.860 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.235      ;
; 0.861 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 1.234      ;
; 0.861 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.238      ;
; 0.870 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.228      ;
; 0.870 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.228      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.232      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.232      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.232      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.232      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.232      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.235      ;
; 0.874 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.235      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.223      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.223      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 1.053 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.225      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.225      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.225      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.225      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.225      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.215      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.215      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.215      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.215      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.215      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.215      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.220      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.220      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.216      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.220      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.218      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.220      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.223      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.054 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.217      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.216      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.216      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.216      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.216      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.216      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
; 1.055 ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.225      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 59
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.991 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.713    ; 0.140 ; 1.846    ; 0.671   ; 0.252               ;
;  C                                                ; 15.929    ; 0.193 ; N/A      ; N/A     ; 9.436               ;
;  TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; -5.172    ; 0.723 ; N/A      ; N/A     ; 0.252               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.713    ; 0.140 ; 1.846    ; 0.671   ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.572    ; 0.185 ; N/A      ; N/A     ; 49.670              ;
; Design-wide TNS                                   ; -1529.379 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  C                                                ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; -107.171  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -1334.508 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -90.888   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SIG_OUT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUTTON                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MUX[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MUX[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIG_OUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIG_OUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIG_OUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; C                                                ; C                                                ; 465      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 95       ; 0        ; 0        ; 0        ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 71295    ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 121905   ; 0        ; 0        ; 0        ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 114      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 4576     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; C                                                ; C                                                ; 465      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 95       ; 0        ; 0        ; 0        ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 71295    ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 121905   ; 0        ; 0        ; 0        ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 114      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 4576     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 330      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 330      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; C                                                ; C                                                ; Base      ; Constrained ;
; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN         ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUTTON     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MUX[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MUX[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SIG_OUT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUTTON     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MUX[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MUX[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SIG_OUT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 13 19:54:38 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "Debuger" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "altsource_probe_top" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[2]} {UPLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.713           -1334.508 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.055            -103.983 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
    Info (332119):    -3.572             -90.888 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.929               0.000 C 
Info (332146): Worst-case hold slack is 0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.421               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.464               0.000 C 
    Info (332119):     1.510               0.000 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
Info (332146): Worst-case recovery slack is 1.846
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.846               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.577               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.781               0.000 C 
    Info (332119):    49.693               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 59 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.789           -1138.095 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.172            -107.171 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
    Info (332119):    -3.027             -75.480 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.349               0.000 C 
Info (332146): Worst-case hold slack is 0.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.373               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.416               0.000 C 
    Info (332119):     1.553               0.000 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
Info (332146): Worst-case recovery slack is 2.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.159               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.434               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.252               0.000 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.772               0.000 C 
    Info (332119):    49.670               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 59 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.759            -398.563 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.982             -39.879 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
    Info (332119):    -1.523             -39.037 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.195               0.000 C 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.193               0.000 C 
    Info (332119):     0.723               0.000 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
Info (332146): Worst-case recovery slack is 3.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.534               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.671               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst|EN 
    Info (332119):     2.232               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.436               0.000 C 
    Info (332119):    49.783               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 59 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 59
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.991 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4768 megabytes
    Info: Processing ended: Thu Jun 13 19:54:42 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


