{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677884765520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677884765520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 17:06:05 2023 " "Processing started: Fri Mar 03 17:06:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677884765520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677884765520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CarryLookAhead -c CarryLookAhead " "Command: quartus_map --read_settings_files=on --write_settings_files=off CarryLookAhead -c CarryLookAhead" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677884765520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677884765802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677884765802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677884772666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677884772666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookahead.v 1 1 " "Found 1 design units, including 1 entities, in source file carrylookahead.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookAhead " "Found entity 1: CarryLookAhead" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677884772666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677884772666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CarryLookAhead " "Elaborating entity \"CarryLookAhead\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677884772680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g CarryLookAhead.v(11) " "Verilog HDL or VHDL warning at CarryLookAhead.v(11): object \"g\" assigned a value but never read" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677884772680 "|CarryLookAhead"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c CarryLookAhead.v(12) " "Verilog HDL or VHDL warning at CarryLookAhead.v(12): object \"c\" assigned a value but never read" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677884772680 "|CarryLookAhead"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "test1\[0\] 0 CarryLookAhead.v(29) " "Net \"test1\[0\]\" at CarryLookAhead.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677884772680 "|CarryLookAhead"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sum CarryLookAhead.v(6) " "Output port \"Sum\" at CarryLookAhead.v(6) has no driver" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677884772680 "|CarryLookAhead"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[0\] GND " "Pin \"Sum\[0\]\" is stuck at GND" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677884773003 "|CarryLookAhead|Sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[1\] GND " "Pin \"Sum\[1\]\" is stuck at GND" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677884773003 "|CarryLookAhead|Sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[2\] GND " "Pin \"Sum\[2\]\" is stuck at GND" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677884773003 "|CarryLookAhead|Sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sum\[3\] GND " "Pin \"Sum\[3\]\" is stuck at GND" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677884773003 "|CarryLookAhead|Sum[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677884773003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677884773068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677884773414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677884773414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677884773445 "|CarryLookAhead|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677884773445 "|CarryLookAhead|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "CarryLookAhead.v" "" { Text "C:/Users/mannn/Documents/Github/Calculator/CarryLookAhead/CarryLookAhead.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677884773445 "|CarryLookAhead|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677884773445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677884773445 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677884773445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677884773445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677884773445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677884773466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 17:06:13 2023 " "Processing ended: Fri Mar 03 17:06:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677884773466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677884773466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677884773466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677884773466 ""}
