{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1619449712651 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "esl_demonstrator EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"esl_demonstrator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619449712727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619449712792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619449712793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619449712793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619449712905 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619449713214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619449713214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619449713214 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619449713214 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619449713220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619449713220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619449713220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619449713220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619449713220 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619449713220 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619449713223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "esl_demonstrator.sdc " "Synopsys Design Constraints File file not found: 'esl_demonstrator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619449714299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619449714300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619449714303 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1619449714303 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619449714304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619449714315 ""}  } { { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 8 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619449714315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619449714716 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619449714717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619449714717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619449714718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619449714719 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619449714720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619449714720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619449714720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619449714739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1619449714740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619449714740 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1619449714791 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1619449714791 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619449714799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619449715883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619449715977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619449715991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619449716845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619449716845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619449717249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1619449718258 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619449718258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619449718959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1619449718959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619449718959 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1619449718970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619449719058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619449719334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619449719416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619449719656 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619449720143 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1619449720744 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_nano_toplevel.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/de0_nano_toplevel.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/esl_demonstrator/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1619449720752 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1619449720752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl22/git/ESL_lab/esl_demonstrator/output_files/esl_demonstrator.fit.smsg " "Generated suppressed messages file /home/esl22/git/ESL_lab/esl_demonstrator/output_files/esl_demonstrator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619449720828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 114 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619449721101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 17:08:41 2021 " "Processing ended: Mon Apr 26 17:08:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619449721101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619449721101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619449721101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619449721101 ""}
