<profile>

<section name = "Vitis HLS Report for 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1'" level="0">
<item name = "Date">Sat Oct 15 11:10:35 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1027, 1027, 5.135 us, 5.135 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_395_1">1025, 1025, 4, 2, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 91, -</column>
<column name="Register">-, -, 528, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_4_fu_92_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln395_fu_86_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V_3">9, 2, 10, 20</column>
<column name="fifo_B_B_IO_L3_in_serialize70_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_B_IO_L3_in_serialize70_din">14, 3, 256, 768</column>
<column name="gmem_B_blk_n_R">9, 2, 1, 2</column>
<column name="i_V_fu_52">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_fu_52">10, 0, 10, 0</column>
<column name="icmp_ln395_reg_135">1, 0, 1, 0</column>
<column name="p_Result_1_reg_144">256, 0, 256, 0</column>
<column name="trunc_ln674_reg_139">256, 0, 256, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1, return value</column>
<column name="m_axi_gmem_B_AWVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWADDR">out, 64, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWLEN">out, 32, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWSIZE">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWBURST">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWLOCK">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWCACHE">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWPROT">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWQOS">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWREGION">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WDATA">out, 512, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WSTRB">out, 64, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WLAST">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARADDR">out, 64, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARLEN">out, 32, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARSIZE">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARBURST">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARLOCK">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARCACHE">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARPROT">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARQOS">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARREGION">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RVALID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RREADY">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RDATA">in, 512, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RLAST">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RUSER">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RRESP">in, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BVALID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BREADY">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BRESP">in, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BUSER">in, 1, m_axi, gmem_B, pointer</column>
<column name="fifo_B_B_IO_L3_in_serialize70_din">out, 256, ap_fifo, fifo_B_B_IO_L3_in_serialize70, pointer</column>
<column name="fifo_B_B_IO_L3_in_serialize70_full_n">in, 1, ap_fifo, fifo_B_B_IO_L3_in_serialize70, pointer</column>
<column name="fifo_B_B_IO_L3_in_serialize70_write">out, 1, ap_fifo, fifo_B_B_IO_L3_in_serialize70, pointer</column>
<column name="sext_ln395">in, 58, ap_none, sext_ln395, scalar</column>
</table>
</item>
</section>
</profile>
