{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619306771937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619306771937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 17:26:09 2021 " "Processing started: Sat Apr 24 17:26:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619306771937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619306771937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta em_project_final -c em_project_final " "Command: quartus_sta em_project_final -c em_project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619306771937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619306774063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619306777014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619306777014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306777090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306777090 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_b162 " "Entity dcfifo_b162" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pq62 " "Entity dcfifo_pq62" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619306778571 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1619306778571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778624 ""}  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778627 ""}  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778628 ""}  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778629 ""}  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778629 ""}
{ "Info" "ISTA_SDC_FOUND" "em_project_final_pd/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'em_project_final_pd/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619306778630 ""}
{ "Info" "ISTA_SDC_FOUND" "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619306778658 ""}
{ "Info" "ISTA_SDC_FOUND" "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619306778690 ""}
{ "Info" "ISTA_SDC_FOUND" "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc " "Reading SDC File: 'em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619306778721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "em_project_final_pd_fifo_0.sdc 49 PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at em_project_final_pd_fifo_0.sdc(49): PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew em_project_final_pd_fifo_0.sdc 30 Argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at em_project_final_pd_fifo_0.sdc(30): Argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay em_project_final_pd_fifo_0.sdc 32 argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at em_project_final_pd_fifo_0.sdc(32): argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay em_project_final_pd_fifo_0.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at em_project_final_pd_fifo_0.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay em_project_final_pd_fifo_0.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at em_project_final_pd_fifo_0.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "em_project_final_pd_fifo_0.sdc 62 PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at em_project_final_pd_fifo_0.sdc(62): PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "em_project_final_pd_fifo_0.sdc 63 PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at em_project_final_pd_fifo_0.sdc(63): PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew em_project_final_pd_fifo_0.sdc 30 Argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at em_project_final_pd_fifo_0.sdc(30): Argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew em_project_final_pd_fifo_0.sdc 30 Argument -to with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at em_project_final_pd_fifo_0.sdc(30): Argument -to with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay em_project_final_pd_fifo_0.sdc 32 argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at em_project_final_pd_fifo_0.sdc(32): argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay em_project_final_pd_fifo_0.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at em_project_final_pd_fifo_0.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay em_project_final_pd_fifo_0.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at em_project_final_pd_fifo_0.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay em_project_final_pd_fifo_0.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at em_project_final_pd_fifo_0.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay em_project_final_pd_fifo_0.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at em_project_final_pd_fifo_0.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay em_project_final_pd_fifo_0.sdc 42 argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at em_project_final_pd_fifo_0.sdc(42): argument -from with value \[get_keepers \{PD\|fifo_0\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778768 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778768 ""}
{ "Info" "ISTA_SDC_FOUND" "em_project_final.SDC " "Reading SDC File: 'em_project_final.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "em_project_final.sdc 9 CLOCK2_50 port " "Ignored filter at em_project_final.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock em_project_final.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at em_project_final.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "em_project_final.sdc 10 CLOCK3_50 port " "Ignored filter at em_project_final.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock em_project_final.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at em_project_final.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "em_project_final.sdc 11 CLOCK4_50 port " "Ignored filter at em_project_final.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock em_project_final.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at em_project_final.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""}  } { { "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -phase -153.00 -duty_cycle 50.00 -name \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -phase -153.00 -duty_cycle 50.00 -name \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 98 -duty_cycle 50.00 -name \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 98 -duty_cycle 50.00 -name \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1619306778799 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1619306778799 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306778881 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619306778881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306779709 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619306779709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619306779771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.117 " "Worst-case setup slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.117               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.928               0.000 CLOCK_50  " "    4.928               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.245               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.245               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306780241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.160               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK_50  " "    0.331               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.383               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306780336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619306780368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619306780368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.710 " "Worst-case recovery slack is -5.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.710             -22.653 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -5.710             -22.653 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.365               0.000 CLOCK_50  " "   15.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.634               0.000 altera_reserved_tck  " "   36.634               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306780383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.173 " "Worst-case removal slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.173               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 CLOCK_50  " "    0.558               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 altera_reserved_tck  " "    0.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306780430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.260               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.039               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.039               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.218               0.000 CLOCK_50  " "    9.218               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.059               0.000 altera_reserved_tck  " "   19.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306780446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306780446 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.105 ns " "Worst Case Available Settling Time: 5.105 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306780524 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306780524 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619306780555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619306780633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619306790982 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306791471 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619306791471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306792232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.217 " "Worst-case setup slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.217               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.120               0.000 CLOCK_50  " "    5.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.247               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.247               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306792472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.083               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 CLOCK_50  " "    0.310               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.383               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 altera_reserved_tck  " "    0.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306792660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619306792676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619306792676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.377 " "Worst-case recovery slack is -5.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.377             -21.267 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -5.377             -21.267 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.498               0.000 CLOCK_50  " "   15.498               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.772               0.000 altera_reserved_tck  " "   36.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306792691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.134 " "Worst-case removal slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.134               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 CLOCK_50  " "    0.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 altera_reserved_tck  " "    0.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306792738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.244               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.244               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.991               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.991               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.277               0.000 CLOCK_50  " "    9.277               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.069               0.000 altera_reserved_tck  " "   19.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306792754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306792754 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.203 ns " "Worst Case Available Settling Time: 5.203 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306792801 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306792801 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619306792832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619306793252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619306802732 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306803254 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619306803254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306803969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.901 " "Worst-case setup slack is 2.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.901               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.901               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.140               0.000 CLOCK_50  " "   10.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.565               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.565               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306804084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.115               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 altera_reserved_tck  " "    0.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.185               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306804171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619306804187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619306804187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.319 " "Worst-case recovery slack is -3.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.319             -13.207 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -3.319             -13.207 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.042               0.000 CLOCK_50  " "   17.042               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.751               0.000 altera_reserved_tck  " "   37.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306804202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.183 " "Worst-case removal slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.183               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 CLOCK_50  " "    0.289               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 altera_reserved_tck  " "    0.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306804249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.382               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.382               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.290               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.290               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.040               0.000 altera_reserved_tck  " "   19.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306804265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306804265 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.739 ns " "Worst Case Available Settling Time: 5.739 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306804311 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306804311 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619306804343 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1619306804907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1619306804907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306805629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.223 " "Worst-case setup slack is 3.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.223               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    3.223               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.914               0.000 CLOCK_50  " "   10.914               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.701               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.701               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306805725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.060 " "Worst-case hold slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.060               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306805866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619306805882 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619306805882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.875 " "Worst-case recovery slack is -2.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875             -11.450 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -2.875             -11.450 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.343               0.000 CLOCK_50  " "   17.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.979               0.000 altera_reserved_tck  " "   37.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306805897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.129 " "Worst-case removal slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.129               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 CLOCK_50  " "    0.262               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 altera_reserved_tck  " "    0.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306805944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.699               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.380               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.380               0.000 PD\|pll_sdram\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.279               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.279               0.000 PD\|pll_rfr\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.062               0.000 CLOCK_50  " "    9.062               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.078               0.000 altera_reserved_tck  " "   19.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619306805960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619306805960 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.519" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.867 ns " "Worst Case Available Settling Time: 5.867 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1619306806007 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619306806007 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619306809678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619306809678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619306810074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 17:26:50 2021 " "Processing ended: Sat Apr 24 17:26:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619306810074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619306810074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619306810074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619306810074 ""}
