 1
具功因修正之直流倍壓轉換器
 
Multiplier DC Voltage Converter with Power Factor Correction 
 
計畫編號：
 NSC 99-2221-E-011-152 
執行時間：
 99 年 8 月 1 日 至 100 年 7 月 31 日 
計畫主持人：楊宗銘
 
副教授
                        
計畫參與人員：陳銘輝、柯鈞琢、葉辰威
 
執行單位：
 
國立台灣科技大學電機工程系
 
 
摘要 
本計劃旨在提出一無使用變壓器之單級、
單相交流 -高壓直流轉換器，基於傳統
Cockcroft-Walton 倍壓電路(CW)僅多使用一個
升壓電感及一個雙向開關。本計畫亦提出一個
新方法來描述 CW 倍壓電路之等效電路模型，
以簡化電路分析及方便於模擬。在連續電流模
式下，以平均電流法於單週期控制之正緣調變
技術實現功率因數修正，無需偵測輸入電源電
壓及使用 IC內部乘法器，此控制策略可簡化控
制電路的設計並可減少電路元件的數量。相較
於傳統 CW 倍壓電路，本計畫所提出之轉換器
具有高功率因數、輸入電流為半波對稱、低電
流失真，以及可調之輸出直流電壓等特點。本
計畫使用一個商業用的功率因數修正 IC 
(ICE1PCS01)來實現輸出功率為 500 瓦的實驗
模型。模擬與實驗結果證實本計畫轉換器之可
行性。 
關鍵字：高壓直流轉換器、功率因數修正、倍
壓電路。 
 Abstract 
This project proposes a transformerless 
single-stage single-phase ac to high voltage dc 
converter based on Cockcroft-Walton (CW) 
voltage multiplier circuit with only adding one 
boost inductor and one bi-directional switch. This 
project also derives a new method of circuit 
representation for CW voltage multiplier, which 
simplifies the equivalent circuit and is convenient 
for simulation. An average current control for 
continuous current mode (CCM) power factor 
correction (PFC) controller is based on 
quasi-steady-state approach by using one cycle 
control technique on leading-edge modulation to 
accomplish, which not need the multiplier and the 
sensing of the input ac voltage. This control 
strategy simplifies the design and reduces the 
control circuit components against the control 
strategy of the multiplier approach. Compared 
with conventional CW voltage multiplier, the 
proposed converter provides half-wave symmetry 
and low-distorted line current, adjustable power 
factor at the ac source, and a constant dc output 
voltage in the wide load variation range. In this 
project, a commercial PFC IC (ICE1PCS01) is 
used to implement a prototype with 500w rating. 
Both simulation and experimental results 
demonstrate the validity of the proposed 
converter. 
Index Terms–high dc voltage converter, PFC, 
voltage multiplier. 
一、 前言 
高電壓直流電源供應器早已廣泛地應用於
工業、科學、醫用、軍用及測試設備之中，如
加速器、雷射、X 光系統、灰塵過濾、絕緣測
試及靜電噴漆等 [1]。輸入為交流電源的
Cockcroft-Walton(CW)倍壓電路是常被應用於
高壓直流設備之中，其電路拓撲是由二極體及
電容器所串接而成，如圖 1 所示，此種電路架
 3
N/2 階的 CW 倍壓電路所組合而成，其中雙向
功率開關之 S1是操作在電源的正半週，S2是操
作在電源的負半週，而 CW 倍壓電路是由數個
二極體及電容器所構成，其每一階是由兩個電
容及兩個二極體所組合而成，因此 N/2階的 CW
倍壓電路有 N個電容與 N個二極體，如圖 2所
示。 
為了簡化系統數學模型的推導及分析，CW
倍壓電路的導通狀態於本計畫中是被簡化的。
藉由文獻[6]之 CW倍壓電路的等效電路分析，
本計畫轉換器的等效電路可表示如圖 3 所示，
其中系統是假設操作於穩態的狀況下，且 CW
倍壓電路之二極體於任一時間中最多只有一個
二極體會導通。如圖 3 所示，雙向開關的狀態
定義如下： 
1 2
1 2
(      is on)1 ,
(  and   is off)0,
S or S
d
S S
= 
               (1) 
由圖 3之等效電路，可以求得輸入電源電流
(電感電流)的微分方程式如下所示： 
1 [ ]L s
s
di
v v
dt L γ
= −
 
                     (2) 
其中 vs為輸入電源電壓，iL為輸入電源電流，vγ
為電感右側對地之電壓(也就是CW倍壓電路之
輸入端電壓)。 
假設輸入電源電流是操作於連續電流模式
(CCM)下，則 CW 倍壓電路之輸入端電流是受
到雙向開關狀態 d 及輸入電源電流 iL所影響，
其方程式可表示為： 
(1 ) Li d iγ = − ⋅
   
                    (3) 
如圖 3 所示，四個等效串聯電容的電壓方
程式可表示為： 
2,4,....
N
cel i ci
i
v d v
=
= ⋅∑
 
                     (4) 
1
1,3,....
N
col j cj
j
v d v
−
=
= ⋅∑                      (5) 
2,4,....
(1 )
N
cer i ci
i
v d v
=
= − ⋅∑                   (6) 
1
1,3,....
(1 )
N
cor j cj
j
v d v
−
=
= − ⋅∑                  (7) 
其中 vcel與 vcol分別表示某個二極體導通左側之
偶數電容與奇數電容的串聯電壓；vcer與 vcor分
別表示某個二極體導通右側之偶數電容與奇數
電容的串聯電壓。vcel (vcer)和 vcol (vcor)之等效串
聯電壓是受 di和 dj所影響，其 di和 dj之數學方
程式可表示為： 
0 ,
 for 2, 4 ,...,
1 ,
on
i
on
D i
d i N
D i
<= = ≥
      (8) 
0 ,
  for 1,3,..., 1
1 ,
on
j
on
D j
d j N
D j
<= = − ≥
   
(9) 
其中 di和 dj為偶數電容及奇數電容的充放電指
標，而 Don 為二極體導通的指標，主要是決定
CW 倍壓電路之二極體導通的路徑，可由下是
方程式求得： 
{ }
0, 2 , 4 , ... ,
max   for 0 , 1 , 3 , ... , 1
0, 0
on k
i k N
D x i k N
i k
γ
γ
γ
 > == < = − = =  
(10) 
其中{xk}是一個可能導通的路徑集合，其中可分
為三個部分：一為當 iγ > 0時，此時表示 CW倍
壓電路操作於正半週導通模式下，因此只有偶
數二極體會有可能導通，而依照 CW 倍壓電路
於穩態的導通模式可知道，二極體導通的順序
會由編號大的輪流至編號小的二極體，故將可
能導通的路徑集合取最大值，即可得知二極體
導通的路徑；另一為當 iγ < 0時之情形，其狀態
如上述 0iγ > 時之說明，不同的是此時是由奇數
二極體導通；最後則是當 iγ = 0時之情形，此表
示全部二極體如開路的狀態。而可能導通路徑
的判斷式是由各電容電壓決定，其方程式可表
示為： 
celv
LR
ov
sL
Li
sv
d
1
0
0
1 )1( d−
vγ
cerv
colv corv
cwtv
iγ
 
圖 3 本文轉換器之等效電路 
 5
似，不同的是模式四是工作在輸入電源的負半
週，此狀態偶數電容是呈現放電的現象，而奇
數電容則是在充電。根據上述的工作模式，以
適當的控制開關觸發訊號，即可研製一具有功
率因數修正功能的轉換器。 
三、 控制策略 
由於本計畫轉換器之電路的操作與傳統升
壓式轉換器類似，因此欲將電路操作在連續電
流導通模式下，則傳統單相單開關升壓式轉換
器較常使用 IC(UC3854)來實現功率因數修正
[7]。本計畫為了簡化控制電路設計的複雜度並
且降低成本，因此使用了功率因數修正
IC(ICE1PCS01)來實現完成功率因數修正[8]，其
控制技巧類似於單週期控制(One Cycle Control, 
OCC)之正緣調變(leading-edge modulation)，此
控制方法相較於 IC(UC3854)之控制方法是不需
要外部輸入電壓的回授，且 IC內部也不需要用
乘法器來得到輸入電源電流的命令，因此本計
畫控制電路的設計較為簡單、體積較小且成本
也較低。簡化後之系統控制架構圖如圖 5所示。 
3-1 控制方法[9,10] 
假使控制電路的控制策略可使輸入電源電
流與輸入電源電壓成比例且相位一致，則由輸
入端看進去的轉換器阻抗可以等效為一個電阻
Re，其關係可表示為： 
/e s LR v i= < >                      (18) 
其中 Re為轉換器的等效電阻、vs為輸入電源電
壓及<iL>為每一切換週期的平均電感電流。於
穩態且連續電流模式下，輸出電壓 vo與輸入電
源電壓絕對值|vs|之靜態電壓比可表示為： 
( )
1
o
s
v NM D
v D
= =
−
                (19) 
其中 D表示開關導通的責任週期，而 vo為一固
定值 Vo (假設一個 N/2 階 CW 倍壓電路之電容
器足夠大)。 
將式(19)代入式(18)，轉換器的等效電阻可
重新表示為： 
(1 )o
e
L
V DR
N i
⋅ −
=
⋅ < >
                    (20) 
其中 |<iL>|為每一切換週期的絕對平均電感電
流。 
一般為了調節轉換器的等效電阻Re，式(21)
之控制定律是被使用的。 
/ ( )s L mR i v M D⋅ < > =               (21) 
其中 Rs為轉換器之電流檢測電阻值，vm為電壓
補償器之輸出，如圖 5所示。因此將式(19)代入
式(21)，可得到： 
(1 ) /s L mR i v D N⋅ < > = ⋅ −            (22) 
藉由式(20)及(22)， 轉換器的等效電阻 Re也可
表示為： 
s o
e
m
R VR
v
⋅
=                        (23) 
從式(22)及(23) 可得知，若電壓補償器之輸出
vm 是被適當的控制在一固定值，則只要適當調
節開關責任週期D就可使轉換器的等效電阻 Re
成為一個固定值。如式(18) 所示，此時輸入電
源電流與輸入電源電壓將成一比例且相位一
致，進而達到功率因數修正之目的。 
3-2 單週期控制介紹[9,10] 
單週期控制之調變裝置大致可分為兩個類
型：一為負緣調變器(tailing-edge modulator)；
另一為正緣調變器(leading-edge modulator)。圖
5 為本計畫電路架構之控制方塊圖(屬於正緣調
變)，此控制器之調變器是由一固定脈波產生器
(Clock Generator)、一比較器(Comparator)、一
1 Cv− +
1C
2 Cv− +
( 1)- C Nv − +
( 1)NC −
CNv− +
2C NC
1D 2D ( 1)ND − NDsv
+
−
Li
LR ov
S
sL
vγ
+
−
iγ
1 s Lv R i= ⋅
sR
refV
m
v
Li
S
R Q
Q
( )2 ( ) /y
x
t
mt
v v N dτ τ= ∫
1
N
+
−
+
−
 
圖 5 系統控制架構圖(ICE1PCS01控制器簡化後之架構) 
 7
 
圖8(a)為本計畫轉換器於輸出功率500瓦下
之輸入電源電壓 vs、輸入電源電流 iL及輸出電
壓 vo的實作波形。比較於圖 7(a)，實作波形與
模擬波形一致的。圖 8(b)為電容器的電壓實作
波形，這些波形與模擬波形亦是吻合。 
為了證明本計畫轉換器能改善傳統 CW 倍
壓電路之性能，一個傳統 2階 CW倍壓電路在
相同輸出電壓與功率下亦是被建構及測試。圖
8(c)為傳統CW倍壓電路於輸出功率500瓦下之
表 2 系統實驗規格 
系統實驗規格 
輸入電源電壓 vs 110Vrms 
輸入電源頻率 fs 60Hz 
輸出電壓 vo 800V 
輸出功率 Po 500W 
開關切換頻率 fsw 100kHz 
負載電阻 RL 1.25kΩ  
串接階數 N/2 2 
 
表 3元件參數 
元件 規格/型號 
功率因數修正 IC ICE1PCS01 
Ls 1.5mH 
S1 , S2 IRF644 
C1 ~ C4 1000uF/420V 
D1 ~D4 LTTH1506D 
 
Li
s
v
,
s Lv i
ov
ov
: 50V/div, : 5A/div, :100V/div, time:5ms/divs L ov i v
 
(a) 
1cv
2cv
3cv4cv
1 4~ : 50V/div, time:5ms/divc cv v
 
(b) 
圖 7 本計畫轉換器於 500瓦下之模擬波形：(a) 輸入電
源電壓 vs、輸入電源電流 iL及輸出電壓 vo (b)電容電壓
vc1 ~ vc4 
o
v
sv
Li
:100V/div, :10A/div, : 200V/div, time:5ms/divs L ov i v
 
(a) 
   
1cv
2cv
3cv
4cv
offset 100V
1 4~ : 50V/div, time:5ms/divc cv v
 
(b) 
Li
sv
o
v
:100V/div, :10A/div, : 200V/div, time:5ms/divs L ov i v
 
(c) 
圖 8 在 500瓦下之實作波形：(a)本計畫轉換器之輸入電
源電壓 vs、輸入電源電流 iL及輸出電壓 vo (b)電容電壓
vc1 ~ vc4 (c)傳統 CW倍壓電路之輸入電源電壓 vs、輸入電
源電流 iL及輸出電壓 vo 
 1
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
100年 7月 31日 
報告人 
姓名 
楊宗銘 服務機構 
及職稱 
國立台灣科技大學電機工程系 
副教授 
會 
議 
地點 
 
時間 
中國-北京 
2011年 6月 21日 
至 
2011年 6月 23日 
本會補助 
計畫編號 
補助項目：「國外差旅費」 
計畫編號：NSC 99-2221-E-011-152- 
會議 
名稱 
(中文) 第六屆 IEEE工業電子及應用研討會 
(英文) The 6th IEEE Conference on Industrial Electronics and Applications, ICIEA 
IEEE工業電子及應用國際研討會(ICIEA)，類屬電力電子及控制領域的國
際重要大型學術會議。此會議今年舉辦於中國北京，會議時間為期三天
(2011/6/21 至 2011/6/23)。本次會議大致可分為先進學者前瞻性演說、口頭形
式之論文發表及海報形式之論文發表，詳細會議議程如表 1所示。本次出席國
際研討會本人共發表論文 2篇，兩篇皆為口頭形式之論文發表，其發表時間在
6月 21日及為 6月 22日下午。 
6月 21日（星期二）早上 09：20搭乘長榮航空公司飛機，啟程前往中國
北京參加第六屆 IEEE工業電子及應用研討會(ICIEA)，約下午 12：30許抵達
北京機場，隨即搭乘客運抵達入住飯店，也就是會議地點北京友誼賓館，隨後
即參與會議內容之行程。本人第一篇論文之口頭發表時間約下午 16：40舉行，
全程皆使用英文演說與討論，其中曾與最佳論文作者及國外學者進行討論，從
中也獲取一些不錯的建議。 
6月 22日（星期三）早上 08：30到達大會會議現場，隨後聆聽美國學者
Prof. Muhammad H. RASHID與中國學者 Prof. Michael Yu WANG之演說，由演
說中獲取許多新的知識與想法，預計應用於未來的研究之中。本人第二篇論文
之口頭發表時間約下午 17：40舉行，演說過程順利完成，而圖 1為參與所指
導博士班學生陳銘輝論文發表之合影。此篇論文也是由本次國科會計畫補助之
研究成果，論文全文如附件 1所示。 
 3
表 1 會議議程 
Tuesday, 21 June 2011 
08:00 – 08:30 Opening Ceremony Symposium Room in Meeting Hall  
08:30 – 09:30 
Keynote Speech 
Cloud Manufacturing — Cloud Computing in Manufacturing Area 
by Professor Bohu LI, Beihang University, China 
Symposium Room in Meeting Hall  
09:30 – 10:30 
Keynote Speech 
Next Generation Biometric Recognition Systems 
by Professor Anil K. JAIN, Michigan State University, USA 
Symposium Room in Meeting Hall  
10:30 – 10:50 Tea Break  
10:50 – 12:30 
Distinguished Invited Lectures 
From Adaptive Testing to Software Cybernetics 
by Professor Kai-Yuan CAI, Beihang University, China 
Symposium Room in Meeting Hall  
 
The State of the Art of Star Sensor for ADCS of Satellite 
by Professor Changhong WANG, Harbin Institute of Technology, China 
Symposium Room in Meeting Hall  
Technical Sessions – TuA 
Roo
m 
101 
TuA1 – Diagnosis and Prognosis 
Roo
m 
102 
TuA2 – Energy Management and Control Systems I 
Roo
m 
103 
TuA3 – Adaptive and Intelligent Control I 
Roo
m 
104 
TuA4 – Image Processing and Computer Vision 
Roo
m 
105 
TuA5 – Biomedical Electronics and Bio-Signal Processing 
Roo
m 
106 
TuA6 – Aerospace Design  
12:30 – 13:30  Lunch @ Ju Fu Restaurant in Friendship Palace 
13:30 – 15:30 
Technical Sessions – TuM 
Roo
m 
101 
TuM1 – Application for Control Theory and Alternative Energy System 
Roo
m 
102 
TuM2 – Mechatronics and Automation 
 5
Symposium Room in Meeting Hall  
Technical Sessions – WeA 
Roo
m 
101 
WeA1 – Artificial Neural Network 
Roo
m 
102 
WeA2 – Energy Management and Control Systems II 
Roo
m 
103 
WeA3 – Nonlinear Systems I 
Roo
m 
104 
WeA4 – Estimation and Identification 
Roo
m 
105 
WeA5 – Biometrics and Pattern Recognition II 
Roo
m 
106 
WeA6 – Wireless Sensor Network I 
12:30 – 13:30  Lunch @ Ju Fu Restaurant in Friendship Palace 
13:30 – 15:30 
Technical Sessions – WeM 
Roo
m 
101 
WeM1 – Intelligent and Embedded Systems 
Roo
m 
102 
WeM2 – Sensors, Actuators and Control 
Roo
m 
103 
WeM3 – Robot Control 
Roo
m 
104 
WeM4 – Soft Switching Converters 
Roo
m 
105 
WeM5 – Switching Circuit and Power Converters II 
Roo
m 
106 
WeM6 – Motor drive and Smart Grid 
Foyer WeMP – Interactive Session – WeMP 
15:50 – 16:10  Tea Break  
16:10 – 18:10 
Technical Sessions – WeP 
Roo
m 
101 
WeP1 – Engineering Education 
Roo
m 
102 
WeP2 – Energy Distribution 
Roo WeP3 – Control Application 
 7
Room 101 ThP1 – Machine Learning 
Room 102 ThP2 – Network & Communication II 
Room 103 ThP3 – Adaptive and Intelligent Control II 
Room 104 ThP4 – Advanced Tools for Signal Processing 
Room 105 ThP5 – Power Devices Measurements and Converter Modeling 
Room 106 ThP6 – Software and Computing 
Foyer ThPP – Interactive Session – ThPP 
 
 
 
附件 1 
(以下為由國科會計畫補助所發表之論文全文) 
2cv
1D 2D
1cv
4cv
3D 4D
3cv
cNv
1ND − ND
( 1)c Nv −
LR
ov
sv
Fig. 1 Conventional N/2-stage CW voltage multiplier circuit. 
Transformerless High Step-Up DC-DC Converter 
with Cockcroft-Walton Voltage Multiplier 
Chung-Ming Young, Ming-Hui Chen, Tsun-An Chang, and Chun-Cho Ko 
Department of Electrical Engineering 
National Taiwan University of Science and Technology  
Taipei, Taiwan, R. O. C.  106 
Email: young@ee.ntust.edu.tw
Abstract—This paper proposes a high step-up dc-dc converter 
based on Cockcroft-Walton (CW) voltage multiplier without step-
up transformer. Providing high step-up rate, the proposed 
converter is quite suitable for applying to low-input level dc 
generation systems. The proposed converter improves the 
impractical operation of the conventional boost dc-dc converter at 
high duty ratio due to non-ideal characteristics of the circuit 
components, such as the equivalent series resistance of the 
inductor. For easy design, a commercial average-current-control 
continuous conduction mode (CCM) integrated circuit 
(ICE1PCS01) and a complex programmable logic device (CPLD) 
LC4256V are used to implement the control strategy of the 
proposed converter. A modified switching function, which is built 
in CPLD, controls the switches to generate an alternating source 
to the CW voltage multiplier. Under CCM operation, the output 
voltage ripple of the proposed converter can be limited by the 
flexibly adjustable frequency. A 200W laboratory prototype is 
built for test and the experimental results demonstrate the validity 
of the proposed converter. 
Keywords-high voltage gain; boost dc-dc converter; step-up dc-
dc converter; high dc voltage; Cockcroft-Walton voltage multiplier 
I. INTRODUCTION
In recent years, due to the energy crisis of supply and price, 
the renewable or green energy is interested, in which 
photovoltaic modules and fuel cells are the most popular 
choices [1, 2]. Presently, without special arrangements, the 
output voltages generated from photovoltaic and fuel cells are 
with rather low voltage level. Although the voltage level of PV 
system can be increased by module configuration with series 
connection, the performance of the module may deteriorate 
dramatically even only small part of the module being shaded. 
Therefore, dc-dc converters with practically high voltage gain 
are desired in the mentioned applications.
Theoretically, the conventional boost dc-dc converter can 
provide an infinite voltage gain at unity duty cycle. However, 
in practical, parasitic elements associating with the inductor, 
capacitor, switch, and diode, can not be ignored and their 
effects reduce the theoretical voltage gain when duty ratio 
reaches unity [3].
In the past few decades, high voltage dc power supplies 
have widely applied in industries, science, medicine, military, 
and especially in test equipments, such as X-ray systems, dust-
filtering, insulating test, and electrostatic coating [4-6]. 
Providing the advantages of compactness and cost efficiency, 
the conventional Cockcroft-Walton (CW) voltage multiplier 
constructed by a cascade of capacitors and diodes, as shown in 
Fig. 1, is very popular among high voltage dc applications. 
Theoretically, an N/2-stage CW voltage multiplier, provides dc 
voltage with the value of N times of the magnitude of the ac 
source under no load condition. However, the output dc voltage 
is practically less than the theoretic value due to no-ideal 
characteristics of the circuit components, such as the stray 
capacitance of the diodes and the ESR of the capacitors. 
Nevertheless, it still has a high voltage gain compared to the 
conventional boost dc-dc converter. Moreover, the output 
voltage ripple is large when the line-frequency (50 or 60 Hz) 
voltage source is used. 
In order to deal with the above issues, this paper proposes a 
high step-up dc-dc converter, which is based on CW voltage 
multiplier without step-up transformer, as shown in Fig. 2. The 
proposed converter provides high voltage gain and is suitable 
for the low-level voltage dc generation systems, such as 
batteries, photovoltaic modules and fuel cells. Moreover, the 
proposed converter can generate an alternating source with 
high-frequency to reduce the output ripple voltage of the CW 
voltage multiplier. Many commercial control ICs, which 
simplify the design of switching type converters, are very 
popular because of high performance, low cost, and other 
advantages especially in dc-dc conversion applications [7]. 
Providing power factor correction (PFC), output voltage 
regulation and protection function, ICE1PCS01 is one of these 
ICs [8]. The 8-pin ICE1PCS01 adopts a quasi-steady-state 
approach by using one-cycle control (OCC) technique on 
leading-edge modulation, and it is simpler than the another 
1593978-1-4244-8755-4/11/$26.00 c©2011 IEEE
                                    
inV
Li
1mS
2mS
1cS
2cS
1c
v
1D 2D
iγ
vγAB
sL
3cv
3D 4D
5cv
5D 6D
2cv
LR
ov
4c
v
6c
v
inV
Li
1mS
2mS
1cS
2c
S
1c
v
2cv
1D 2D
LR
ov
iγ
vγAB
sL
3cv
4cv
3D 4D
5cv
6cv
5D 6D
(a) Positive mode: state I                  (b) Positive mode: state II-A 
inV
Li
1mS
2mS
1cS
2c
S
1c
v
2cv
1D 2D
LR
ov
iγ
vγAB
sL
3cv
4cv
3D 4D
5cv
6cv
5D 6D
inV
Li
1mS
2mS
1cS
2c
S
1c
v
2cv
1D 2D
LR
ov
iγ
vγAB
sL
3cv
4cv
3D 4D
5cv
6cv
5D 6D
(c) Positive mode: state II-B             (d) Positive mode: state II-C 
inV
Li
1mS
2mS
1cS
2cS
1c
v
1D 2D
iγ
vγAB
sL
3cv
3D 4D
5cv
5D 6D
2cv
LR
ov
4c
v
6c
v
inV
Li
1mS
2mS
1cS
2cS
1cv
1D 2D
iγ
vγA
sL
3cv
3D 4D
5cv
5D 6D
2cv
LR
ov
4cv 6cv
B
(e) Negative mode: state III             (f) Negative mode: state IV-A 
inV
Li
1mS
2mS
1cS
2cS
1c
v
1D 2D
iγ
vγA
sL
3cv
3D 4D
5cv
5D 6D
2cv
LR
ov
4c
v
6c
v
B
inV
Li
1mS
2mS
1cS
2cS
1cv
1D 2D
iγ
vγA
sL
3cv
3D 4D
5cv
5D 6D
2cv
LR
ov
4cv 6cv
B
(g) Negative mode: state IV-B         (h) Negative mode: state IV-C  
Fig. 5 Conducting paths of the proposed converter. 
conducting mode during time interval [t0, t1] for iȖ > 0 and the 
other is the negative conducting mode during time interval [t1,
t2] for iȖ< 0. During positive conducting mode, only one of the 
even diodes can conduct with the sequence D6-D4-D2, while 
during negative conducting mode, only one of the odd diodes 
can conduct with the sequence D5-D3-D1. Fig. 5 shows all 
conducting paths of the proposed converter, and it can be seen 
that each conducting mode consist of four circuit states. In state 
I, Sm1 turns on, thus the energy stored in the inductor increases 
with positive inductor current slope. In state II-A, II-B, and II-
C, Sm2 turns on, and the inductor transfers energy to the CW 
circuit through D6, D4, or D2, respectively, with negative 
inductor current slope. Similarly, there are four circuit states in 
the negative conducting mode denoted as state III, IV-A, IV-B, 
and IV-C. Moreover, the inductor has the same behavior as in 
positive conducting mode except that the energy is transferred 
by odd diodes in the last three states. According to Fig. 5, the 
circuit operation principle of the proposed converter is 
illustrated in detail as follows.  
1) State I: Sm1 and Sc1 are turned on, and Sm2, Sc2, and all 
CW diodes are turned off, as shown in Fig. 5(a). The boost 
inductor is charged by the input dc source, the even-group 
capacitors C6, C4 and C2 supply the load, and the odd-group 
capacitors C5, C3 and C1 are floating.
2) State II: Sm2 and Sc1 are turned on, Sm1 and Sc2 are turned 
off, and the current iȖ is positive. The boost inductor and input 
dc source transfer energy to the CW voltage multiplier through 
different even diodes, as shown in Fig. 5(b)-(d). In Fig. 5(b), 
state II-A, D6 is conducting, thus, the even-group capacitors C6,
C4 and C2 are charged and the odd-group cap-acitors C5, C3
and C1 are discharged by iȖ. In Fig. 5(c), state II-B, D4 is 
conducting, thus, C4 and C2 are charged and C3 and C1 are 
discharged by iȖ, C6 supplies load current and C5 is floating. In 
Fig. 5(d), state II-C, D2 is conducting, thus, C2 is charged and 
the C1 is discharged by iȖ, C6 and C4 supply load current, and 
C5 and C3 are floating.  
3) State III: Sm2 and Sc2, are turned on, Sm1, Sc1 and all CW 
diodes are turned off, as shown in Fig. 5(e). The boost inductor 
is charged by the input dc source, the even-group capacitors C6,
C4 and C2 supply the load, and the odd-group capacitors C5, C3
and C1 are floating. 
4) State IV: Sm1 and Sc2 are turned on, Sm2 and Sc1 are 
turned off, and the current iȖ is negative. The boost inductor 
and input dc source transfer energy to the CW voltage 
multiplier through different odd diodes, as shown in Fig. 5(f)-
(h). In Fig. 5(f), state IV-A, D5 is conducting, thus, the even-
group capacitors except C6, which supplies load current, are 
discharged and the odd-group cap-acitors C5, C3 and C1 are 
charged by iȖ. In Fig. 5(g), state IV-B, D3 is conducting, thus, 
C2 are discharged and C3 and C1 are charged by iȖ, C6 and C4
supply load current and C5 is floating. In Fig. 5(h), state IV-C, 
D1 is conducting, thus, C1 is charged by iȖ, all even capacitors 
supply load current, and C5 and C3 are floating. 
B. Derivation of static voltage gain 
Referring back to Fig. 1, in steady-state condition, each 
capacitor in an N/2-stage CW voltage multiplier has same 
average voltage except the first capacitor, which has one half 
of the others, thus 
( 1) 3 2 1
2cN c N c c cv v v v v−= = ⋅⋅ ⋅ = = =                  (1)
Moreover, under no load condition, the amplitude of each 
capacitor voltage, except C1, approximately equals to two times 
of Vm, where Vm is the amplitude of the ac source. Assuming 
that all capacitors in the conventional CW voltage multiplier 
are enough large, each capacitor voltage can be represent as 
for 1
2 for 2,3,...,
m
ck
m
V k
v
V k N
=­
= ®
=¯
                    (2)
where vck is the voltage of the k-th capacitor. Commonly, the 
output voltage vo is the sum of all even capacitor voltages as 
2,4,...
N
o ck m
k
v v N V
=
= = ⋅¦
       
                   (3)
Consequently, the ratio between the output voltage and input ac 
voltage can be derived as 
2011 6th IEEE Conference on Industrial Electronics and Applications 1595
TABLE I. SYSTEM SPECIFICATIONS OF THE PROTOTYPE
Specifications of the prototype 
Output power, Po 200W 
Output voltage, vo 450V 
Input dc voltage, Vin 42-54V 
Switching modulation frequency, fsm 60kHz 
Alternating frequency, fsc 1kHz 
Load, RL 1kȍ
Stage number, N/2 3 
TABLE II. COMPONENT LIST FOR THE PROTOTYPE
Components Description Symbol Value/Part no. 
Control IC - ICE1PCS01 
CPLD - LC4256V 
Boost inductor Ls 1.5mH 
Power switches Sm1,Sm2,Sc1,Sc2 IRF640 
Capacitors C1~C6 470ȝF/400V 
Diodes D1~D6 SF20L60U 
Gate driver - HCPL-3120 
1-c GSS v
2 -c GSS v
1-m GSS v
2 -m GSS v
10ȝs
Fig. 8 Waveforms of Sc1-, Sc2-, Sm1-, and Sm2-vGS at full-load Po = 200W. 
1-c GSS v
1-m GSS v
Li
ov
10ȝs
Fig. 9 Waveforms of Sc1-vGS, Sm1-vGS, vo, and iL at full-load Po = 200W. 
(1 )m
s L
v DR i
N
⋅ −
< >=
                      
        (12)
According to (10) and (12), the emulation resistance can be 
represented as 
s o
e
m
R VR
v
⋅
=
                         
        (13)
It can be seen from (13) that if the modulation voltage vm is 
controlled to be a constant, the emulation resistor Re will be 
pure resistance. Then, the inductor current will be proportional 
to the input voltage as shown in (9). And, the duty cycle has to 
satisfy the control low as shown in (12) for implementing this 
control goal.  
Ignoring the variation of iL, the average inductor current can 
be deemed as a constant in one modulation switching period. 
Consequently, the control law in (12) can be implemented for 
CCM in the proposed converter, in which v1 = s LR i⋅ and v2
= ( ( ) / )y
x
t
mt
v N dτ τ³ , as shown in Fig. 6.
Finally, a CCM inductor current, and a constant output 
voltage can be obtained in the proposed converter by the PWM 
modulator with control IC ICE1PCS01. 
B. The PWM signal processing device 
In the proposed converter, only one NOT-gate, one XOR-
gate, and one XNOR-gate are programmed into CPLD to 
modify the PWM modulating signal form ICE1PCS01, as 
shown in the right part of Fig. 6. Fig. 7 shows the modified 
waveforms for the four switches and it can be seen that the 
alternating signals for Sc1 and Sc2 are generated by a timer built 
in CPLD. Moreover, the PWM modulation signal from 
ICE1PCS01 combines with the alternating signal to generate 
the modified modulation signals for Sm1 and Sm2.
IV. EXPERIMENTAL RESULTS
A prototype with 200W rating was built to verify the 
validity of the proposed converter, which is based on OCC in 
CCM by a commercial ICE1PCS01. The system specifications 
and components of the prototype are summarized in Table I 
and Table II, respectively.  
Figs. 8 to 10 show the key waveforms of the proposed 
converter at Po = 200W, Vin = 48V and vo = 450V, and it can be 
seen that the key waveforms well agree with the theoretical 
analysis. Fig. 8 shows the trig signals for the four switches, in 
which both trig signals for Sc1 and Sc2, and Sm1 and Sm2 are in 
complementary. It has to mention that during positive 
conducting mode (Sc1 on), the circuit is dominated by the duty 
cycle of Sm1, while during negative conducting mode, the 
circuit is dominated by the duty cycle of Sm2. The duty cycle of 
Fig. 8 is 36% and agrees with the theoretical value. Fig. 9 
shows output voltage and input current, which is in CCM, 
accompanied by trig signals for Sc1 and Sm2. The output voltage 
with rather low ripple component is regulated at 450V. Fig. 10 
shows the alternate voltage vȖ and the current iȖ, which are 
consistent with the theoretical analysis as shown in Fig. 4. The 
efficiency of the proposed converter with different level input 
voltage and output load is shown in Fig. 11. The proposed 
converter has lower efficiency with lower input because the 
2011 6th IEEE Conference on Industrial Electronics and Applications 1597
國科會補助計畫衍生研發成果推廣資料表
日期:2011/09/13
國科會補助計畫
計畫名稱: 具功因修正之直流倍壓轉換器
計畫主持人: 楊宗銘
計畫編號: 99-2221-E-011-152- 學門領域: 電力電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
