{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673379039381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673379039381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 19:30:39 2023 " "Processing started: Tue Jan 10 19:30:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673379039381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673379039381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_DE1_Top -c MSX_DE1_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_DE1_Top -c MSX_DE1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673379039382 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673379039646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/mm74hc373.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapper components/mm74hc373.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_74HC373WM-behaviour " "Found design unit 1: C_74HC373WM-behaviour" {  } { { "Mapper Components/MM74HC373.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/MM74HC373.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040008 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_74HC373WM " "Found entity 1: C_74HC373WM" {  } { { "Mapper Components/MM74HC373.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/MM74HC373.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379040008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/74hc257.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapper components/74hc257.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_74HC257-behaviour " "Found design unit 1: C_74HC257-behaviour" {  } { { "Mapper Components/74HC257.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC257.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040010 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_74HC257 " "Found entity 1: C_74HC257" {  } { { "Mapper Components/74HC257.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC257.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379040010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/74hc30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapper components/74hc30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_74HC30-behaviour " "Found design unit 1: C_74HC30-behaviour" {  } { { "Mapper Components/74HC30.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC30.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040012 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_74HC30 " "Found entity 1: C_74HC30" {  } { { "Mapper Components/74HC30.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC30.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379040012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040013 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379040013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msx_de1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msx_de1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSX_DE1_Top-rtl " "Found design unit 1: MSX_DE1_Top-rtl" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040015 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSX_DE1_Top " "Found entity 1: MSX_DE1_Top" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379040015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/c_74hc139.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapper components/c_74hc139.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C_74HC139 " "Found entity 1: C_74HC139" {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379040017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379040017 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "LE MSX_DE1_Top.vhd(344) " "VHDL Association List error at MSX_DE1_Top.vhd(344): formal \"LE\" does not exist" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 344 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1673379040018 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D MSX_DE1_Top.vhd(344) " "VHDL error at MSX_DE1_Top.vhd(344): formal port or parameter \"D\" must have actual or default value" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 344 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1673379040018 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "D MSX_DE1_Top.vhd(157) " "HDL error at MSX_DE1_Top.vhd(157): see declaration for object \"D\"" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 157 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379040018 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "LE_n MSX_DE1_Top.vhd(344) " "VHDL error at MSX_DE1_Top.vhd(344): formal port or parameter \"LE_n\" must have actual or default value" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 344 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1673379040018 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "LE_n MSX_DE1_Top.vhd(159) " "HDL error at MSX_DE1_Top.vhd(159): see declaration for object \"LE_n\"" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 159 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379040019 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "OE_n MSX_DE1_Top.vhd(344) " "VHDL error at MSX_DE1_Top.vhd(344): formal port or parameter \"OE_n\" must have actual or default value" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 344 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1673379040019 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "OE_n MSX_DE1_Top.vhd(160) " "HDL error at MSX_DE1_Top.vhd(160): see declaration for object \"OE_n\"" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 160 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379040019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673379040126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 19:30:40 2023 " "Processing ended: Tue Jan 10 19:30:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673379040126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673379040126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673379040126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673379040126 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus II Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673379040685 ""}
