#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 16 17:09:41 2018
# Process ID: 119880
# Current directory: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex
# Command line: vivado.exe -notrace -source d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1_ex.tcl
# Log file: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/vivado.log
# Journal file: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 823.625 ; gain = 46.383
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
Post Processing the example_design
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_1'...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xsim/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/modelsim/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/modelsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/questa/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/questa/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/ies/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/ies/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/vcs/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/vcs/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/riviera/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/riviera/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/activehdl/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/activehdl/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xcelium/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xcelium/mig_a.prj'
export_ip_user_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 870.031 ; gain = 19.813
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj sim_tb_top_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 899.922 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_1_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_1
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
INFO: [VRFC 10-2458] undeclared symbol po_win_tg_rst, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:493]
INFO: [VRFC 10-2458] undeclared symbol manual_clear_error, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:494]
INFO: [VRFC 10-2458] undeclared symbol wdt_en_w, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:530]
INFO: [VRFC 10-2458] undeclared symbol cmd_wdt_err_w, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:543]
INFO: [VRFC 10-2458] undeclared symbol wr_wdt_err_w, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:544]
INFO: [VRFC 10-2458] undeclared symbol rd_wdt_err_w, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:545]
INFO: [VRFC 10-2458] undeclared symbol dbg_clear_error, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:563]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_afifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_afifo
INFO: [VRFC 10-2458] undeclared symbol rd_strobe, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_afifo.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_cmd_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_cmd_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_cmd_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_data_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_data_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_init_mem_pattern_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_flow_vcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_traffic_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_traffic_gen
INFO: [VRFC 10-2458] undeclared symbol cmd_fifo_wr, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:455]
INFO: [VRFC 10-2458] undeclared symbol cmd_fifo_full, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:483]
INFO: [VRFC 10-2458] undeclared symbol fifo_error, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:493]
INFO: [VRFC 10-2458] undeclared symbol wr_rdy, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:614]
INFO: [VRFC 10-2458] undeclared symbol rd_valid, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:624]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_rd_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rd_data_gen
INFO: [VRFC 10-2458] undeclared symbol data_port_fifo_rdy, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_rd_data_gen.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_read_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_read_data_path
INFO: [VRFC 10-2458] undeclared symbol cmd_start, assumed default net type wire [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_read_data_path.v:303]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_read_posted_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_read_posted_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_s7ven_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_s7ven_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_tg_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tg_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_tg_status.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tg_status
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_traffic_gen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_traffic_gen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_vio_init_pattern_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_wr_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_wr_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/mig_7series_v4_1_write_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_write_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 955.582 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0470bea5d3c64e57b9ec07e3018a8c64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 28 differs from formal bit length 32 for port memc_cmd_addr [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:500]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_1_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_1_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_1_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_1_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_1_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_1_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_1_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_1_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_wr_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_rd_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_top(COL_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_1_mig_default
Compiling module xil_defaultlib.mig_7series_1
Compiling module xil_defaultlib.mig_7series_v4_1_init_mem_patter...
Compiling module xil_defaultlib.mig_7series_v4_1_afifo(DSIZE=42)
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(FA...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(AD...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(DW...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(FA...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_gen(FAMILY=...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_flow_vcont...
Compiling module xil_defaultlib.mig_7series_v4_1_read_posted_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_vio_init_patter...
Compiling module xil_defaultlib.mig_7series_v4_1_data_prbs_gen
Compiling module xil_defaultlib.mig_7series_v4_1_tg_prbs_gen(PRB...
Compiling module xil_defaultlib.mig_7series_v4_1_s7ven_data_gen(...
Compiling module xil_defaultlib.mig_7series_v4_1_rd_data_gen(FAM...
Compiling module xil_defaultlib.mig_7series_v4_1_afifo(DSIZE=256...
Compiling module xil_defaultlib.mig_7series_v4_1_read_data_path(...
Compiling module xil_defaultlib.mig_7series_v4_1_s7ven_data_gen(...
Compiling module xil_defaultlib.mig_7series_v4_1_wr_data_gen(FAM...
Compiling module xil_defaultlib.mig_7series_v4_1_write_data_path...
Compiling module xil_defaultlib.mig_7series_v4_1_tg_status(DWIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_traffic_ge...
Compiling module xil_defaultlib.mig_7series_v4_1_traffic_gen_top...
Compiling module xil_defaultlib.example_top(END_ADDRESS=32'b0111...
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim/xsim.dir/sim_tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 16 17:13:08 2018...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:22 . Memory (MB): peak = 955.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '82' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = f DATA_CTL_B0 = f DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.u_ip_top.u_mig_7series_1.u_mig_7series_1_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# source -notrace {../../../../imports/xsim_options.tcl}
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 1347600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.reset at time 1347600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 1413314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task at time 1413314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 1725814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3025814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4325814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5625814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6925814.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6925814.0 ps INFO: Initialization Sequence is complete
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 6925814.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 6925814.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 9397600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9505814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 9505814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10805814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10805814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10815814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10815814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10825814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10825814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10835814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10835814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10845814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10845814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10855814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10855814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10875814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10875814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10895814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10895814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10905814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10905814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10915814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10915814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10925814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10925814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10935814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10935814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 10937600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10945814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10945814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10995814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 10995814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 10999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11005814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 11005814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 11028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12305814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12305814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 12305814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 12305814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13605814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 13605814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14905814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 14905814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 16205814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 16205814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17505814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 17505814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18805814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 18805814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20105814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 20105814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21405814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 21405814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22705814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 22705814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24005814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 24005814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 25305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 25315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25325814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 25325814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25335814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 25335814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 25358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 26635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 26645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 26655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26665814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 26665814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 26688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 27965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27975814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 27975814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 27985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27995814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 27995814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 27999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 28018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29295814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 29295814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29305814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 29305814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29315814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 29315814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29325814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 29325814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 29348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 30625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30635814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 30635814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 30645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30655814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 30655814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 30678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 31955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31965814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 31965814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 31975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31985814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 31985814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 31999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 32008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33285814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 33285814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33295814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 33295814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 33305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 33315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 33338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34615814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 34615814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34625814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 34625814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 34635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 34645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 34668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 34757600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35945814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35945814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 35945814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 35945814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37245814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 37245814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 38545814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 38680814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 38680814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38944736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38947236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38949736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38952236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 38954736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39074736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39077236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39079736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39082236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39084736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39204736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39207236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39209736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39212236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39214736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39334755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39337255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39339765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39339765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39339765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39339765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39342265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39342265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39342265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39342265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39344765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39344765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39344765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39344765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39464823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39464823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39464823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39464823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39467323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39467323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39467323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39467323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39469823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39469823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39469823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39469823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39472323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39472323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39472323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39472323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39474823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39474823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39474823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39474823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39594882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39594882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39594882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39594882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39597382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39597382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39597382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39597382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39599882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39599882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39599882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39599882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39602392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39602392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39602392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39602392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39604892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39604892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39604892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39604892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39724950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39724950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39724950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39724950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39727450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39727450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39727450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39727450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39729950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39729950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39729950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39729950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39732450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39732450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39732450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39732450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39734950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39734950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39734950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39734950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39855009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39855009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39855009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39855009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39857509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39857509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39857509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39857509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39860019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39860019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39860019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39860019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39862519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39862519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39862519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39862519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39865019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39865019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39865019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39865019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39985077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39985077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39985077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39985077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39987577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39987577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39987577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39987577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39990077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39990077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39990077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39990077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39992577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39992577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39992577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39992577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39995077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 39995077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39995077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39995077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40115136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40115136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40115136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40115136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40117636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40117636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40117636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40117636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40120136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40120136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40120136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40120136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40122646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40122646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40122646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40122646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40125146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40125146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40125146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40125146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40245498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40245498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40245498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40245498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40247998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40247998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40247998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40247998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40250498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40250498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40250498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40250498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40252998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40252998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40252998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40252998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40255498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40255498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40255498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40255498.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 40337600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40375498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40375498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40375498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40375498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40377998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40377998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40377998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40377998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40380498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40380498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40380498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40380498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40382998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40382998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40382998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40382998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40385498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 40385498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40385498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40385498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 40410814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 40410814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 40465814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 41765814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45645814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 45645814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46945814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 46945814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48245814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 48245814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 48250814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 48250814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48255814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 48255814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48265814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 48265814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48275814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 48275814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 48298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49575814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 49575814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 49580814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 49580814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 49598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50875814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50875814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 50875814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 50875814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52175814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 52175814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53475814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 53475814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 54867600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56055814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56055814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 56055814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 56055814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57355814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 57355814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58655814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 58655814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 59955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61255814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 61255814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62555814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 62555814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63855814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 63855814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65155814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 65155814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66455814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 66455814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67755814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 67755814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69055814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 69055814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 69060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 69060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69065814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 69065814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69075814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 69075814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69085814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 69085814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 69108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 70390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 70390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71895814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71895814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 71895814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 71895814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73195814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 73195814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74495814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 74495814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75795814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 75795814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77095814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 77095814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78395814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 78395814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79695814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 79695814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80995814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 80995814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82295814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 82295814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83595814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 83595814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 84977600.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 84977600.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 84977600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87455814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87455814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 87455814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 87455814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 88755814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 90055814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 90055814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91355814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 91355814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92655814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92655814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 92655814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 92655814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 93955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 93955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 95255814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 95255814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96555814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 96555814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 96560814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 96560814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96565814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 96565814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96575814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 96575814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96585814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 96585814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 96608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 97885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 97885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 97890814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.main: at time 97890814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 97908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98335814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 98335814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98785814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 98785814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 98808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 99235814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 99235814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 99258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.data_task: at time 99258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 100535814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 100535814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 100535814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 100535814.0 ps INFO: Precharge bank   0
