
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f388  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000138c  0800f518  0800f518  00010518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080108a4  080108a4  000121ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080108a4  080108a4  000118a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080108ac  080108ac  000121ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080108ac  080108ac  000118ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080108b0  080108b0  000118b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  080108b4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000121ec  2**0
                  CONTENTS
 10 .bss          0000528c  200001ec  200001ec  000121ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005478  20005478  000121ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ff33  00000000  00000000  0001221c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ab4  00000000  00000000  0003214f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001be8  00000000  00000000  00036c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000015b6  00000000  00000000  000387f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025feb  00000000  00000000  00039da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020631  00000000  00000000  0005fd91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0b0f  00000000  00000000  000803c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00160ed1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000085e4  00000000  00000000  00160f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001694f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f500 	.word	0x0800f500

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800f500 	.word	0x0800f500

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	@ 0x28
 8000ed8:	af04      	add	r7, sp, #16
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	460b      	mov	r3, r1
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <_ICM20948_SelectUserBank+0x26>
 8000ef6:	2368      	movs	r3, #104	@ 0x68
 8000ef8:	e000      	b.n	8000efc <_ICM20948_SelectUserBank+0x28>
 8000efa:	2369      	movs	r3, #105	@ 0x69
 8000efc:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 8000efe:	7dbb      	ldrb	r3, [r7, #22]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	b299      	uxth	r1, r3
 8000f06:	230a      	movs	r3, #10
 8000f08:	9302      	str	r3, [sp, #8]
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	f107 0315 	add.w	r3, r7, #21
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2301      	movs	r3, #1
 8000f16:	227f      	movs	r2, #127	@ 0x7f
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f004 f855 	bl	8004fc8 <HAL_I2C_Mem_Write>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 8000f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af04      	add	r7, sp, #16
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	4608      	mov	r0, r1
 8000f36:	4611      	mov	r1, r2
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	70fb      	strb	r3, [r7, #3]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	70bb      	strb	r3, [r7, #2]
 8000f42:	4613      	mov	r3, r2
 8000f44:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000f4a:	78fb      	ldrb	r3, [r7, #3]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <_ICM20948_WriteByte+0x28>
 8000f50:	2368      	movs	r3, #104	@ 0x68
 8000f52:	e000      	b.n	8000f56 <_ICM20948_WriteByte+0x2a>
 8000f54:	2369      	movs	r3, #105	@ 0x69
 8000f56:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 8000f58:	7bbb      	ldrb	r3, [r7, #14]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	b299      	uxth	r1, r3
 8000f60:	78bb      	ldrb	r3, [r7, #2]
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	230a      	movs	r3, #10
 8000f66:	9302      	str	r3, [sp, #8]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	1c7b      	adds	r3, r7, #1
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f004 f828 	bl	8004fc8 <HAL_I2C_Mem_Write>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b088      	sub	sp, #32
 8000f8a:	af04      	add	r7, sp, #16
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4611      	mov	r1, r2
 8000f92:	461a      	mov	r2, r3
 8000f94:	4603      	mov	r3, r0
 8000f96:	70fb      	strb	r3, [r7, #3]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	70bb      	strb	r3, [r7, #2]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <_ICM20948_BurstRead+0x28>
 8000faa:	2368      	movs	r3, #104	@ 0x68
 8000fac:	e000      	b.n	8000fb0 <_ICM20948_BurstRead+0x2a>
 8000fae:	2369      	movs	r3, #105	@ 0x69
 8000fb0:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 8000fb2:	7bbb      	ldrb	r3, [r7, #14]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	78bb      	ldrb	r3, [r7, #2]
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	230a      	movs	r3, #10
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	883b      	ldrh	r3, [r7, #0]
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f004 f8f5 	bl	80051bc <HAL_I2C_Mem_Read>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 2, 10);
 8000fe8:	230a      	movs	r3, #10
 8000fea:	2202      	movs	r2, #2
 8000fec:	21d0      	movs	r1, #208	@ 0xd0
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f004 fb16 	bl	8005620 <HAL_I2C_IsDeviceReady>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	bf0c      	ite	eq
 8000ffe:	2301      	moveq	r3, #1
 8001000:	2300      	movne	r3, #0
 8001002:	b2db      	uxtb	r3, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 2, 10);
 8001014:	230a      	movs	r3, #10
 8001016:	2202      	movs	r2, #2
 8001018:	21d2      	movs	r1, #210	@ 0xd2
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f004 fb00 	bl	8005620 <HAL_I2C_IsDeviceReady>
 8001020:	4603      	mov	r3, r0
 8001022:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2b00      	cmp	r3, #0
 8001028:	bf0c      	ite	eq
 800102a:	2301      	moveq	r3, #1
 800102c:	2300      	movne	r3, #0
 800102e:	b2db      	uxtb	r3, r3
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
 8001044:	4613      	mov	r3, r2
 8001046:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	2200      	movs	r2, #0
 8001050:	4619      	mov	r1, r3
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ff3e 	bl	8000ed4 <_ICM20948_SelectUserBank>
 8001058:	4603      	mov	r3, r0
 800105a:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 800105c:	78f9      	ldrb	r1, [r7, #3]
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	2206      	movs	r2, #6
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff62 	bl	8000f2c <_ICM20948_WriteByte>
 8001068:	4603      	mov	r3, r0
 800106a:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 800106c:	20c8      	movs	r0, #200	@ 0xc8
 800106e:	f003 fae9 	bl	8004644 <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 8001072:	78f9      	ldrb	r1, [r7, #3]
 8001074:	2301      	movs	r3, #1
 8001076:	2206      	movs	r2, #6
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ff57 	bl	8000f2c <_ICM20948_WriteByte>
 800107e:	4603      	mov	r3, r0
 8001080:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 8001082:	78f9      	ldrb	r1, [r7, #3]
 8001084:	2300      	movs	r3, #0
 8001086:	2207      	movs	r2, #7
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff4f 	bl	8000f2c <_ICM20948_WriteByte>
 800108e:	4603      	mov	r3, r0
 8001090:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 8001092:	78fb      	ldrb	r3, [r7, #3]
 8001094:	2202      	movs	r2, #2
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff1b 	bl	8000ed4 <_ICM20948_SelectUserBank>
 800109e:	4603      	mov	r3, r0
 80010a0:	73fb      	strb	r3, [r7, #15]

    // Configure gyroscope
    // Note: selectGyroSensitivity constants are already pre-shifted to bits [2:1].
    // Do NOT shift again here.
    status = _ICM20948_WriteByte(
 80010a2:	78bb      	ldrb	r3, [r7, #2]
 80010a4:	f043 0318 	orr.w	r3, r3, #24
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	78f9      	ldrb	r1, [r7, #3]
 80010ac:	2201      	movs	r2, #1
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ff3c 	bl	8000f2c <_ICM20948_WriteByte>
 80010b4:	4603      	mov	r3, r0
 80010b6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        (3 << GYRO_DLPFCFG_BIT) | (selectGyroSensitivity) | (EN_GRYO_DLPF << GYRO_FCHOICE_BIT));

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 80010b8:	78f9      	ldrb	r1, [r7, #3]
 80010ba:	2319      	movs	r3, #25
 80010bc:	2214      	movs	r2, #20
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff34 	bl	8000f2c <_ICM20948_WriteByte>
 80010c4:	4603      	mov	r3, r0
 80010c6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 80010c8:	78f9      	ldrb	r1, [r7, #3]
 80010ca:	2304      	movs	r3, #4
 80010cc:	2200      	movs	r2, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ff2c 	bl	8000f2c <_ICM20948_WriteByte>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x04); // Sample rate = 1.125 kHz / (1 + 4) = 225 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	2200      	movs	r2, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fef8 	bl	8000ed4 <_ICM20948_SelectUserBank>
 80010e4:	4603      	mov	r3, r0
 80010e6:	73fb      	strb	r3, [r7, #15]

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 80010e8:	78f9      	ldrb	r1, [r7, #3]
 80010ea:	2302      	movs	r3, #2
 80010ec:	220f      	movs	r2, #15
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff1c 	bl	8000f2c <_ICM20948_WriteByte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 80010f8:	bf00      	nop
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af02      	add	r7, sp, #8
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	607b      	str	r3, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	72fb      	strb	r3, [r7, #11]
 800110e:	4613      	mov	r3, r2
 8001110:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 8001112:	7af9      	ldrb	r1, [r7, #11]
 8001114:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <ICM20948_readGyroscope_Z+0x44>)
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2302      	movs	r3, #2
 800111a:	2237      	movs	r2, #55	@ 0x37
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f7ff ff32 	bl	8000f86 <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <ICM20948_readGyroscope_Z+0x44>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b21b      	sxth	r3, r3
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <ICM20948_readGyroscope_Z+0x44>)
 800112e:	785b      	ldrb	r3, [r3, #1]
 8001130:	b21b      	sxth	r3, r3
 8001132:	4313      	orrs	r3, r2
 8001134:	b21a      	sxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	801a      	strh	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000208 	.word	0x20000208

08001148 <control_is_due>:
static uint8_t first_sample = 1;

// Foreground scheduling flag: set by TIM5 ISR, consumed in main loop/task
static volatile uint8_t control_due = 0;

uint8_t control_is_due(void) { return control_due; }
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
 800114c:	4b03      	ldr	r3, [pc, #12]	@ (800115c <control_is_due+0x14>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	200002c0 	.word	0x200002c0

08001160 <control_clear_due>:
void control_clear_due(void) { control_due = 0; }
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <control_clear_due+0x14>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	200002c0 	.word	0x200002c0

08001178 <control_init>:

void control_init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 800117e:	4a19      	ldr	r2, [pc, #100]	@ (80011e4 <control_init+0x6c>)
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	ca07      	ldmia	r2, {r0, r1, r2}
 8001184:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	eddf 1a17 	vldr	s3, [pc, #92]	@ 80011e8 <control_init+0x70>
 800118e:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 80011ec <control_init+0x74>
 8001192:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80011ec <control_init+0x74>
 8001196:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80011f0 <control_init+0x78>
 800119a:	4619      	mov	r1, r3
 800119c:	4815      	ldr	r0, [pc, #84]	@ (80011f4 <control_init+0x7c>)
 800119e:	f002 f983 	bl	80034a8 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	eddf 1a10 	vldr	s3, [pc, #64]	@ 80011e8 <control_init+0x70>
 80011a8:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 80011ec <control_init+0x74>
 80011ac:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80011ec <control_init+0x74>
 80011b0:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80011f0 <control_init+0x78>
 80011b4:	4619      	mov	r1, r3
 80011b6:	4810      	ldr	r0, [pc, #64]	@ (80011f8 <control_init+0x80>)
 80011b8:	f002 f976 	bl	80034a8 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 80011bc:	f001 fb24 	bl	8002808 <motor_get_left_encoder_counts>
 80011c0:	4603      	mov	r3, r0
 80011c2:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <control_init+0x84>)
 80011c4:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 80011c6:	f001 fb2d 	bl	8002824 <motor_get_right_encoder_counts>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001200 <control_init+0x88>)
 80011ce:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <control_init+0x8c>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 80011d6:	480c      	ldr	r0, [pc, #48]	@ (8001208 <control_init+0x90>)
 80011d8:	f005 fbd4 	bl	8006984 <HAL_TIM_Base_Start_IT>
}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	0800f518 	.word	0x0800f518
 80011e8:	3c23d70a 	.word	0x3c23d70a
 80011ec:	42200000 	.word	0x42200000
 80011f0:	42c80000 	.word	0x42c80000
 80011f4:	2000020c 	.word	0x2000020c
 80011f8:	20000258 	.word	0x20000258
 80011fc:	200002b8 	.word	0x200002b8
 8001200:	200002bc 	.word	0x200002bc
 8001204:	20000000 	.word	0x20000000
 8001208:	20000400 	.word	0x20000400

0800120c <control_set_target_ticks_per_dt>:

void control_set_target_ticks_per_dt(int32_t left_ticks, int32_t right_ticks)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
    target_left_ticks_dt = left_ticks;
 8001216:	4a06      	ldr	r2, [pc, #24]	@ (8001230 <control_set_target_ticks_per_dt+0x24>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6013      	str	r3, [r2, #0]
    target_right_ticks_dt = right_ticks;
 800121c:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <control_set_target_ticks_per_dt+0x28>)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	6013      	str	r3, [r2, #0]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	200002a4 	.word	0x200002a4
 8001234:	200002a8 	.word	0x200002a8

08001238 <control_sync_encoders>:

void control_sync_encoders(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
    // When another module resets encoder counters, realign our baselines
    // and skip one sample to avoid a large spurious delta fighting the PID.
    last_left_counts = motor_get_left_encoder_counts();
 800123c:	f001 fae4 	bl	8002808 <motor_get_left_encoder_counts>
 8001240:	4603      	mov	r3, r0
 8001242:	4a06      	ldr	r2, [pc, #24]	@ (800125c <control_sync_encoders+0x24>)
 8001244:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001246:	f001 faed 	bl	8002824 <motor_get_right_encoder_counts>
 800124a:	4603      	mov	r3, r0
 800124c:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <control_sync_encoders+0x28>)
 800124e:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001250:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <control_sync_encoders+0x2c>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200002b8 	.word	0x200002b8
 8001260:	200002bc 	.word	0x200002bc
 8001264:	20000000 	.word	0x20000000

08001268 <control_step>:

// Runs at 100 Hz from TIM5 ISR
void control_step(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
    // Measure delta counts every 10 ms
    int32_t cur_left = motor_get_left_encoder_counts();
 800126e:	f001 facb 	bl	8002808 <motor_get_left_encoder_counts>
 8001272:	6238      	str	r0, [r7, #32]
    int32_t cur_right = motor_get_right_encoder_counts();
 8001274:	f001 fad6 	bl	8002824 <motor_get_right_encoder_counts>
 8001278:	61f8      	str	r0, [r7, #28]

    int32_t dl = cur_left - last_left_counts;
 800127a:	4b59      	ldr	r3, [pc, #356]	@ (80013e0 <control_step+0x178>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	6a3a      	ldr	r2, [r7, #32]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	61bb      	str	r3, [r7, #24]
    int32_t dr = cur_right - last_right_counts;
 8001284:	4b57      	ldr	r3, [pc, #348]	@ (80013e4 <control_step+0x17c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	69fa      	ldr	r2, [r7, #28]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	617b      	str	r3, [r7, #20]

    last_left_counts = cur_left;
 800128e:	4a54      	ldr	r2, [pc, #336]	@ (80013e0 <control_step+0x178>)
 8001290:	6a3b      	ldr	r3, [r7, #32]
 8001292:	6013      	str	r3, [r2, #0]
    last_right_counts = cur_right;
 8001294:	4a53      	ldr	r2, [pc, #332]	@ (80013e4 <control_step+0x17c>)
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	6013      	str	r3, [r2, #0]

    if (first_sample) {
 800129a:	4b53      	ldr	r3, [pc, #332]	@ (80013e8 <control_step+0x180>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <control_step+0x42>
        // Skip control on first sample (no valid speed yet)
        first_sample = 0;
 80012a2:	4b51      	ldr	r3, [pc, #324]	@ (80013e8 <control_step+0x180>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
        return;
 80012a8:	e096      	b.n	80013d8 <control_step+0x170>
    }

    // Latch measured values for diagnostics/UI
    meas_left_ticks_dt = dl;
 80012aa:	4a50      	ldr	r2, [pc, #320]	@ (80013ec <control_step+0x184>)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	6013      	str	r3, [r2, #0]
    meas_right_ticks_dt = dr;
 80012b0:	4a4f      	ldr	r2, [pc, #316]	@ (80013f0 <control_step+0x188>)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	6013      	str	r3, [r2, #0]

    // If targets are zero, aggressively stop and clear integrators to avoid creep
    if (target_left_ticks_dt == 0 && target_right_ticks_dt == 0) {
 80012b6:	4b4f      	ldr	r3, [pc, #316]	@ (80013f4 <control_step+0x18c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d120      	bne.n	8001300 <control_step+0x98>
 80012be:	4b4e      	ldr	r3, [pc, #312]	@ (80013f8 <control_step+0x190>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d11c      	bne.n	8001300 <control_step+0x98>
        // If measured speed is effectively zero, hold motors off and clear PID
        if ((dl >= -1 && dl <= 1) && (dr >= -1 && dr <= 1)) {
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012cc:	db18      	blt.n	8001300 <control_step+0x98>
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	dc15      	bgt.n	8001300 <control_step+0x98>
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012da:	db11      	blt.n	8001300 <control_step+0x98>
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	dc0e      	bgt.n	8001300 <control_step+0x98>
            PID_clear(&pid_left);
 80012e2:	4846      	ldr	r0, [pc, #280]	@ (80013fc <control_step+0x194>)
 80012e4:	f002 fa41 	bl	800376a <PID_clear>
            PID_clear(&pid_right);
 80012e8:	4845      	ldr	r0, [pc, #276]	@ (8001400 <control_step+0x198>)
 80012ea:	f002 fa3e 	bl	800376a <PID_clear>
            last_cmd_left = 0;
 80012ee:	4b45      	ldr	r3, [pc, #276]	@ (8001404 <control_step+0x19c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
            last_cmd_right = 0;
 80012f4:	4b44      	ldr	r3, [pc, #272]	@ (8001408 <control_step+0x1a0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
            motor_stop();
 80012fa:	f001 fa2d 	bl	8002758 <motor_stop>
            return;
 80012fe:	e06b      	b.n	80013d8 <control_step+0x170>
        }
        // Otherwise fall through to let PID arrest any residual motion
    }

    // Compute PID outputs (PWM percent)
    float out_l = PID_calc_with_dt(&pid_left, (float)dl, (float)target_left_ticks_dt);
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130a:	4b3a      	ldr	r3, [pc, #232]	@ (80013f4 <control_step+0x18c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	ee07 3a10 	vmov	s14, r3
 8001312:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001316:	eef0 0a47 	vmov.f32	s1, s14
 800131a:	eeb0 0a67 	vmov.f32	s0, s15
 800131e:	4837      	ldr	r0, [pc, #220]	@ (80013fc <control_step+0x194>)
 8001320:	f002 f926 	bl	8003570 <PID_calc_with_dt>
 8001324:	ed87 0a04 	vstr	s0, [r7, #16]
    float out_r = PID_calc_with_dt(&pid_right, (float)dr, (float)target_right_ticks_dt);
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001332:	4b31      	ldr	r3, [pc, #196]	@ (80013f8 <control_step+0x190>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	ee07 3a10 	vmov	s14, r3
 800133a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800133e:	eef0 0a47 	vmov.f32	s1, s14
 8001342:	eeb0 0a67 	vmov.f32	s0, s15
 8001346:	482e      	ldr	r0, [pc, #184]	@ (8001400 <control_step+0x198>)
 8001348:	f002 f912 	bl	8003570 <PID_calc_with_dt>
 800134c:	ed87 0a03 	vstr	s0, [r7, #12]

    // Apply a small deadband so tiny outputs don't map to 54% PWM minimum
    int8_t cmd_l = (int8_t)(out_l);
 8001350:	edd7 7a04 	vldr	s15, [r7, #16]
 8001354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001358:	edc7 7a01 	vstr	s15, [r7, #4]
 800135c:	793b      	ldrb	r3, [r7, #4]
 800135e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int8_t cmd_r = (int8_t)(out_r);
 8001362:	edd7 7a03 	vldr	s15, [r7, #12]
 8001366:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800136a:	edc7 7a01 	vstr	s15, [r7, #4]
 800136e:	793b      	ldrb	r3, [r7, #4]
 8001370:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const int8_t pwm_deadband = 5; // percent
 8001374:	2305      	movs	r3, #5
 8001376:	72fb      	strb	r3, [r7, #11]
    if (cmd_l < pwm_deadband && cmd_l > -pwm_deadband) cmd_l = 0;
 8001378:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 800137c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001380:	429a      	cmp	r2, r3
 8001382:	da09      	bge.n	8001398 <control_step+0x130>
 8001384:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001388:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800138c:	425b      	negs	r3, r3
 800138e:	429a      	cmp	r2, r3
 8001390:	dd02      	ble.n	8001398 <control_step+0x130>
 8001392:	2300      	movs	r3, #0
 8001394:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (cmd_r < pwm_deadband && cmd_r > -pwm_deadband) cmd_r = 0;
 8001398:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 800139c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	da09      	bge.n	80013b8 <control_step+0x150>
 80013a4:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80013a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80013ac:	425b      	negs	r3, r3
 80013ae:	429a      	cmp	r2, r3
 80013b0:	dd02      	ble.n	80013b8 <control_step+0x150>
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    last_cmd_left = cmd_l;
 80013b8:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <control_step+0x19c>)
 80013ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013be:	7013      	strb	r3, [r2, #0]
    last_cmd_right = cmd_r;
 80013c0:	4a11      	ldr	r2, [pc, #68]	@ (8001408 <control_step+0x1a0>)
 80013c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013c6:	7013      	strb	r3, [r2, #0]
    motor_set_speeds(cmd_l, cmd_r);
 80013c8:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80013cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80013d0:	4611      	mov	r1, r2
 80013d2:	4618      	mov	r0, r3
 80013d4:	f001 f8f0 	bl	80025b8 <motor_set_speeds>
}
 80013d8:	3728      	adds	r7, #40	@ 0x28
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200002b8 	.word	0x200002b8
 80013e4:	200002bc 	.word	0x200002bc
 80013e8:	20000000 	.word	0x20000000
 80013ec:	200002ac 	.word	0x200002ac
 80013f0:	200002b0 	.word	0x200002b0
 80013f4:	200002a4 	.word	0x200002a4
 80013f8:	200002a8 	.word	0x200002a8
 80013fc:	2000020c 	.word	0x2000020c
 8001400:	20000258 	.word	0x20000258
 8001404:	200002b4 	.word	0x200002b4
 8001408:	200002b5 	.word	0x200002b5

0800140c <HAL_TIM_PeriodElapsedCallback>:

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a05      	ldr	r2, [pc, #20]	@ (8001430 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d102      	bne.n	8001424 <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 800141e:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
    }
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40000c00 	.word	0x40000c00
 8001434:	200002c0 	.word	0x200002c0

08001438 <control_get_target_and_measured>:

void control_get_target_and_measured(int32_t *t_left,
                                     int32_t *t_right,
                                     int32_t *m_left,
                                     int32_t *m_right)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
 8001444:	603b      	str	r3, [r7, #0]
    if (t_left)  *t_left  = target_left_ticks_dt;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <control_get_target_and_measured+0x1c>
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <control_get_target_and_measured+0x54>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	601a      	str	r2, [r3, #0]
    if (t_right) *t_right = target_right_ticks_dt;
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <control_get_target_and_measured+0x2a>
 800145a:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <control_get_target_and_measured+0x58>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	601a      	str	r2, [r3, #0]
    if (m_left)  *m_left  = meas_left_ticks_dt;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <control_get_target_and_measured+0x38>
 8001468:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <control_get_target_and_measured+0x5c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	601a      	str	r2, [r3, #0]
    if (m_right) *m_right = meas_right_ticks_dt;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <control_get_target_and_measured+0x46>
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <control_get_target_and_measured+0x60>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	601a      	str	r2, [r3, #0]
}
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	200002a4 	.word	0x200002a4
 8001490:	200002a8 	.word	0x200002a8
 8001494:	200002ac 	.word	0x200002ac
 8001498:	200002b0 	.word	0x200002b0

0800149c <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  0.4f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 80014a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80014aa:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001500 <wrap180+0x64>
 80014ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	dd07      	ble.n	80014c8 <wrap180+0x2c>
 80014b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014bc:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001504 <wrap180+0x68>
 80014c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014c4:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 80014c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014cc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001508 <wrap180+0x6c>
 80014d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d507      	bpl.n	80014ea <wrap180+0x4e>
 80014da:	edd7 7a01 	vldr	s15, [r7, #4]
 80014de:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001504 <wrap180+0x68>
 80014e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014e6:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	ee07 3a90 	vmov	s15, r3
}
 80014f0:	eeb0 0a67 	vmov.f32	s0, s15
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	43340000 	.word	0x43340000
 8001504:	43b40000 	.word	0x43b40000
 8001508:	c3340000 	.word	0xc3340000

0800150c <imu_calibrate_bias_>:

// -----------------------
// Bias calibration @ 2000 dps
// -----------------------
static void imu_calibrate_bias_(void){
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
    // ~1 second of samples at ~500 * 2ms = ~1000ms
    const int N = 500;
 8001512:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001516:	60fb      	str	r3, [r7, #12]
    float sum_dps = 0.0f;
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < N; i++){
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	e025      	b.n	8001570 <imu_calibrate_bias_+0x64>
        int16_t gz_raw = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	807b      	strh	r3, [r7, #2]
        // Read raw Z at 2000 dps scale
        ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8001528:	4b1b      	ldr	r3, [pc, #108]	@ (8001598 <imu_calibrate_bias_+0x8c>)
 800152a:	6818      	ldr	r0, [r3, #0]
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <imu_calibrate_bias_+0x90>)
 800152e:	7819      	ldrb	r1, [r3, #0]
 8001530:	1cbb      	adds	r3, r7, #2
 8001532:	2206      	movs	r2, #6
 8001534:	f7ff fde4 	bl	8001100 <ICM20948_readGyroscope_Z>

        // Convert raw -> deg/s (use constant for 2000 dps range)
        const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4 LSB/(deg/s)
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <imu_calibrate_bias_+0x94>)
 800153a:	60bb      	str	r3, [r7, #8]
        float gz_dps = ((float)gz_raw) / LSB_PER_DPS;
 800153c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001548:	ed97 7a02 	vldr	s14, [r7, #8]
 800154c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001550:	edc7 7a01 	vstr	s15, [r7, #4]

        sum_dps += gz_dps;
 8001554:	ed97 7a05 	vldr	s14, [r7, #20]
 8001558:	edd7 7a01 	vldr	s15, [r7, #4]
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(2);
 8001564:	2002      	movs	r0, #2
 8001566:	f003 f86d 	bl	8004644 <HAL_Delay>
    for (int i = 0; i < N; i++){
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	3301      	adds	r3, #1
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	429a      	cmp	r2, r3
 8001576:	dbd5      	blt.n	8001524 <imu_calibrate_bias_+0x18>
    }

    s_gyro_bias_z = sum_dps / (float)N; // average bias (deg/s)
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001582:	edd7 6a05 	vldr	s13, [r7, #20]
 8001586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800158a:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <imu_calibrate_bias_+0x98>)
 800158c:	edc3 7a00 	vstr	s15, [r3]
}
 8001590:	bf00      	nop
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200002c4 	.word	0x200002c4
 800159c:	200002c8 	.word	0x200002c8
 80015a0:	41833333 	.word	0x41833333
 80015a4:	200002d0 	.word	0x200002d0

080015a8 <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 80015b2:	4a18      	ldr	r2, [pc, #96]	@ (8001614 <imu_init+0x6c>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff fd11 	bl	8000fe0 <ICM20948_isI2cAddress1>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <imu_init+0x24>
 80015c4:	4b14      	ldr	r3, [pc, #80]	@ (8001618 <imu_init+0x70>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
 80015ca:	e00b      	b.n	80015e4 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff fd1d 	bl	800100c <ICM20948_isI2cAddress2>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <imu_init+0x38>
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <imu_init+0x70>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
 80015de:	e001      	b.n	80015e4 <imu_init+0x3c>
    else                                   Error_Handler();
 80015e0:	f000 ffbe 	bl	8002560 <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <imu_init+0x4a>
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <imu_init+0x70>)
 80015ec:	781a      	ldrb	r2, [r3, #0]
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 2000 dps full-scale
    ICM20948_init(hi2c, s_addrSel, GYRO_FULL_SCALE_2000DPS);
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <imu_init+0x70>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2206      	movs	r2, #6
 80015f8:	4619      	mov	r1, r3
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fd1c 	bl	8001038 <ICM20948_init>

    // Keep the robot still for ~1s during bias calibration
    imu_calibrate_bias_();
 8001600:	f7ff ff84 	bl	800150c <imu_calibrate_bias_>

    // Start from zero heading
    s_yaw_deg = 0.0f;
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <imu_init+0x74>)
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200002c4 	.word	0x200002c4
 8001618:	200002c8 	.word	0x200002c8
 800161c:	200002cc 	.word	0x200002cc

08001620 <imu_get_yaw>:

float imu_get_yaw(void){
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <imu_get_yaw+0x18>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	ee07 3a90 	vmov	s15, r3
}
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	200002cc 	.word	0x200002cc

0800163c <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <imu_zero_yaw+0x18>)
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	200002cc 	.word	0x200002cc

08001658 <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Call this at 100 Hz (every 10 ms): integrates Z rate into yaw (deg), wraps to [-180,180]
void imu_update_yaw_100Hz(void){
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
    int16_t gz_raw = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	80fb      	strh	r3, [r7, #6]

    // Read raw Z at 2000 dps scale
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8001662:	4b26      	ldr	r3, [pc, #152]	@ (80016fc <imu_update_yaw_100Hz+0xa4>)
 8001664:	6818      	ldr	r0, [r3, #0]
 8001666:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <imu_update_yaw_100Hz+0xa8>)
 8001668:	7819      	ldrb	r1, [r3, #0]
 800166a:	1dbb      	adds	r3, r7, #6
 800166c:	2206      	movs	r2, #6
 800166e:	f7ff fd47 	bl	8001100 <ICM20948_readGyroscope_Z>

    // Convert raw -> deg/s
    const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4
 8001672:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <imu_update_yaw_100Hz+0xac>)
 8001674:	60bb      	str	r3, [r7, #8]
    float yaw_rate_dps = ((float)gz_raw) / LSB_PER_DPS;
 8001676:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167a:	ee07 3a90 	vmov	s15, r3
 800167e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001682:	ed97 7a02 	vldr	s14, [r7, #8]
 8001686:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800168a:	edc7 7a03 	vstr	s15, [r7, #12]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <imu_update_yaw_100Hz+0xb0>)
 8001690:	edd3 7a00 	vldr	s15, [r3]
 8001694:	ed97 7a03 	vldr	s14, [r7, #12]
 8001698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800169c:	edc7 7a03 	vstr	s15, [r7, #12]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 80016a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80016a4:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800170c <imu_update_yaw_100Hz+0xb4>
 80016a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b0:	dd0b      	ble.n	80016ca <imu_update_yaw_100Hz+0x72>
 80016b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80016b6:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001710 <imu_update_yaw_100Hz+0xb8>
 80016ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	d502      	bpl.n	80016ca <imu_update_yaw_100Hz+0x72>
        yaw_rate_dps = 0.0f;
 80016c4:	f04f 0300 	mov.w	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S);
 80016ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ce:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001714 <imu_update_yaw_100Hz+0xbc>
 80016d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <imu_update_yaw_100Hz+0xc0>)
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e0:	eeb0 0a67 	vmov.f32	s0, s15
 80016e4:	f7ff feda 	bl	800149c <wrap180>
 80016e8:	eef0 7a40 	vmov.f32	s15, s0
 80016ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <imu_update_yaw_100Hz+0xc0>)
 80016ee:	edc3 7a00 	vstr	s15, [r3]
}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200002c4 	.word	0x200002c4
 8001700:	200002c8 	.word	0x200002c8
 8001704:	41833333 	.word	0x41833333
 8001708:	200002d0 	.word	0x200002d0
 800170c:	becccccd 	.word	0xbecccccd
 8001710:	3ecccccd 	.word	0x3ecccccd
 8001714:	3c23d70a 	.word	0x3c23d70a
 8001718:	200002cc 	.word	0x200002cc

0800171c <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	8a5b      	ldrh	r3, [r3, #18]
 8001728:	4619      	mov	r1, r3
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f002 fa77 	bl	8003c1e <Servo_WriteUS>
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800173e:	f002 ff0f 	bl	8004560 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001742:	f000 f8bd 	bl	80018c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001746:	f000 fc53 	bl	8001ff0 <MX_GPIO_Init>
  MX_TIM4_Init();
 800174a:	f000 f9ed 	bl	8001b28 <MX_TIM4_Init>
  MX_TIM9_Init();
 800174e:	f000 fb5b 	bl	8001e08 <MX_TIM9_Init>
  MX_TIM2_Init();
 8001752:	f000 f941 	bl	80019d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001756:	f000 f993 	bl	8001a80 <MX_TIM3_Init>
  MX_TIM5_Init();
 800175a:	f000 fa67 	bl	8001c2c <MX_TIM5_Init>
  MX_TIM8_Init();
 800175e:	f000 fab3 	bl	8001cc8 <MX_TIM8_Init>
  MX_I2C2_Init();
 8001762:	f000 f90b 	bl	800197c <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8001766:	f000 fc19 	bl	8001f9c <MX_USART3_UART_Init>
  MX_TIM12_Init();
 800176a:	f000 fbbb 	bl	8001ee4 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 800176e:	f001 fe0d 	bl	800338c <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 8001772:	f000 fefb 	bl	800256c <motor_init>
control_init();        // Start 100 Hz control loop tick (TIM5 or similar)
 8001776:	f7ff fcff 	bl	8001178 <control_init>

// Initialize IMU (detects 0x68/0x69, sets 2000 dps, calibrates bias)
uint8_t icm_addrSel = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	71fb      	strb	r3, [r7, #7]
imu_init(&hi2c2, &icm_addrSel);
 800177e:	1dfb      	adds	r3, r7, #7
 8001780:	4619      	mov	r1, r3
 8001782:	4836      	ldr	r0, [pc, #216]	@ (800185c <main+0x124>)
 8001784:	f7ff ff10 	bl	80015a8 <imu_init>

// Arm UART3 RX interrupt and send hello to RPi
HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);   // arm RX
 8001788:	2201      	movs	r2, #1
 800178a:	4935      	ldr	r1, [pc, #212]	@ (8001860 <main+0x128>)
 800178c:	4835      	ldr	r0, [pc, #212]	@ (8001864 <main+0x12c>)
 800178e:	f006 ff64 	bl	800865a <HAL_UART_Receive_IT>
const char *hello = "USART3 ready with interrupts\r\n";
 8001792:	4b35      	ldr	r3, [pc, #212]	@ (8001868 <main+0x130>)
 8001794:	617b      	str	r3, [r7, #20]
HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), 100);
 8001796:	6978      	ldr	r0, [r7, #20]
 8001798:	f7fe fd6a 	bl	8000270 <strlen>
 800179c:	4603      	mov	r3, r0
 800179e:	b29a      	uxth	r2, r3
 80017a0:	2364      	movs	r3, #100	@ 0x64
 80017a2:	6979      	ldr	r1, [r7, #20]
 80017a4:	482f      	ldr	r0, [pc, #188]	@ (8001864 <main+0x12c>)
 80017a6:	f006 fecd 	bl	8008544 <HAL_UART_Transmit>

// Ultrasonic: PB14 = TIM12_CH1 (ECHO), PB13 = TRIG output
// Compute tick_us: timer clock on APB1; on F4 timers double when APB1 prescaler > 1.
// Our SystemClock_Config sets APB1 prescaler = 1, so timclk = PCLK1.
extern TIM_HandleTypeDef htim12;
uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 80017aa:	f005 f873 	bl	8006894 <HAL_RCC_GetPCLK1Freq>
 80017ae:	6138      	str	r0, [r7, #16]
uint32_t timclk1 = pclk1; // if APB1 prescaler > 1, set timclk1 = pclk1*2
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	60fb      	str	r3, [r7, #12]
float tick_us = (float)(htim12.Init.Prescaler + 1U) * (1000000.0f / (float)timclk1);
 80017b4:	4b2d      	ldr	r3, [pc, #180]	@ (800186c <main+0x134>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	3301      	adds	r3, #1
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	ee07 3a90 	vmov	s15, r3
 80017c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017cc:	ed9f 6a28 	vldr	s12, [pc, #160]	@ 8001870 <main+0x138>
 80017d0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80017d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d8:	edc7 7a02 	vstr	s15, [r7, #8]
// Initialize ultrasonic with TIM12 CH1 (PB14) and TRIG on PB13
ultrasonic_init_ex(&htim12, TIM_CHANNEL_1, ULTRASONIC_TRIG_GPIO_Port, ULTRASONIC_TRIG_Pin, tick_us);
 80017dc:	ed97 0a02 	vldr	s0, [r7, #8]
 80017e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017e4:	4a23      	ldr	r2, [pc, #140]	@ (8001874 <main+0x13c>)
 80017e6:	2100      	movs	r1, #0
 80017e8:	4820      	ldr	r0, [pc, #128]	@ (800186c <main+0x134>)
 80017ea:	f001 fffd 	bl	80037e8 <ultrasonic_init_ex>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017ee:	f007 ff03 	bl	80095f8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80017f2:	4a21      	ldr	r2, [pc, #132]	@ (8001878 <main+0x140>)
 80017f4:	2100      	movs	r1, #0
 80017f6:	4821      	ldr	r0, [pc, #132]	@ (800187c <main+0x144>)
 80017f8:	f007 ff48 	bl	800968c <osThreadNew>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a20      	ldr	r2, [pc, #128]	@ (8001880 <main+0x148>)
 8001800:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 8001802:	4a20      	ldr	r2, [pc, #128]	@ (8001884 <main+0x14c>)
 8001804:	2100      	movs	r1, #0
 8001806:	4820      	ldr	r0, [pc, #128]	@ (8001888 <main+0x150>)
 8001808:	f007 ff40 	bl	800968c <osThreadNew>
 800180c:	4603      	mov	r3, r0
 800180e:	4a1f      	ldr	r2, [pc, #124]	@ (800188c <main+0x154>)
 8001810:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(encoder_task, NULL, &encoderTask_attributes);
 8001812:	4a1f      	ldr	r2, [pc, #124]	@ (8001890 <main+0x158>)
 8001814:	2100      	movs	r1, #0
 8001816:	481f      	ldr	r0, [pc, #124]	@ (8001894 <main+0x15c>)
 8001818:	f007 ff38 	bl	800968c <osThreadNew>
 800181c:	4603      	mov	r3, r0
 800181e:	4a1e      	ldr	r2, [pc, #120]	@ (8001898 <main+0x160>)
 8001820:	6013      	str	r3, [r2, #0]

  /* creation of control_Task */
  control_TaskHandle = osThreadNew(controlTask, NULL, &control_Task_attributes);
 8001822:	4a1e      	ldr	r2, [pc, #120]	@ (800189c <main+0x164>)
 8001824:	2100      	movs	r1, #0
 8001826:	481e      	ldr	r0, [pc, #120]	@ (80018a0 <main+0x168>)
 8001828:	f007 ff30 	bl	800968c <osThreadNew>
 800182c:	4603      	mov	r3, r0
 800182e:	4a1d      	ldr	r2, [pc, #116]	@ (80018a4 <main+0x16c>)
 8001830:	6013      	str	r3, [r2, #0]

  /* creation of servo_Task */
  servo_TaskHandle = osThreadNew(servoTask, NULL, &servo_Task_attributes);
 8001832:	4a1d      	ldr	r2, [pc, #116]	@ (80018a8 <main+0x170>)
 8001834:	2100      	movs	r1, #0
 8001836:	481d      	ldr	r0, [pc, #116]	@ (80018ac <main+0x174>)
 8001838:	f007 ff28 	bl	800968c <osThreadNew>
 800183c:	4603      	mov	r3, r0
 800183e:	4a1c      	ldr	r2, [pc, #112]	@ (80018b0 <main+0x178>)
 8001840:	6013      	str	r3, [r2, #0]

  /* creation of userButton_Task */
  userButton_TaskHandle = osThreadNew(userButtonTask, NULL, &userButton_Task_attributes);
 8001842:	4a1c      	ldr	r2, [pc, #112]	@ (80018b4 <main+0x17c>)
 8001844:	2100      	movs	r1, #0
 8001846:	481c      	ldr	r0, [pc, #112]	@ (80018b8 <main+0x180>)
 8001848:	f007 ff20 	bl	800968c <osThreadNew>
 800184c:	4603      	mov	r3, r0
 800184e:	4a1b      	ldr	r2, [pc, #108]	@ (80018bc <main+0x184>)
 8001850:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001852:	f007 fef5 	bl	8009640 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8001856:	bf00      	nop
 8001858:	e7fd      	b.n	8001856 <main+0x11e>
 800185a:	bf00      	nop
 800185c:	200002d4 	.word	0x200002d4
 8001860:	20000598 	.word	0x20000598
 8001864:	20000520 	.word	0x20000520
 8001868:	0800f574 	.word	0x0800f574
 800186c:	200004d8 	.word	0x200004d8
 8001870:	49742400 	.word	0x49742400
 8001874:	40020400 	.word	0x40020400
 8001878:	0800f608 	.word	0x0800f608
 800187c:	08002141 	.word	0x08002141
 8001880:	20000568 	.word	0x20000568
 8001884:	0800f62c 	.word	0x0800f62c
 8001888:	08002155 	.word	0x08002155
 800188c:	2000056c 	.word	0x2000056c
 8001890:	0800f650 	.word	0x0800f650
 8001894:	080022b9 	.word	0x080022b9
 8001898:	20000570 	.word	0x20000570
 800189c:	0800f674 	.word	0x0800f674
 80018a0:	08002519 	.word	0x08002519
 80018a4:	20000574 	.word	0x20000574
 80018a8:	0800f698 	.word	0x0800f698
 80018ac:	0800253f 	.word	0x0800253f
 80018b0:	20000578 	.word	0x20000578
 80018b4:	0800f6bc 	.word	0x0800f6bc
 80018b8:	08002551 	.word	0x08002551
 80018bc:	2000057c 	.word	0x2000057c

080018c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b094      	sub	sp, #80	@ 0x50
 80018c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018c6:	f107 0320 	add.w	r3, r7, #32
 80018ca:	2230      	movs	r2, #48	@ 0x30
 80018cc:	2100      	movs	r1, #0
 80018ce:	4618      	mov	r0, r3
 80018d0:	f00b f92a 	bl	800cb28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e4:	2300      	movs	r3, #0
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	4b22      	ldr	r3, [pc, #136]	@ (8001974 <SystemClock_Config+0xb4>)
 80018ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ec:	4a21      	ldr	r2, [pc, #132]	@ (8001974 <SystemClock_Config+0xb4>)
 80018ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <SystemClock_Config+0xb4>)
 80018f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001900:	2300      	movs	r3, #0
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <SystemClock_Config+0xb8>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a1b      	ldr	r2, [pc, #108]	@ (8001978 <SystemClock_Config+0xb8>)
 800190a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <SystemClock_Config+0xb8>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800191c:	2302      	movs	r3, #2
 800191e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001920:	2301      	movs	r3, #1
 8001922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001924:	2310      	movs	r3, #16
 8001926:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001928:	2300      	movs	r3, #0
 800192a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800192c:	f107 0320 	add.w	r3, r7, #32
 8001930:	4618      	mov	r0, r3
 8001932:	f004 fb7f 	bl	8006034 <HAL_RCC_OscConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800193c:	f000 fe10 	bl	8002560 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001940:	230f      	movs	r3, #15
 8001942:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001944:	2300      	movs	r3, #0
 8001946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800194c:	2300      	movs	r3, #0
 800194e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001954:	f107 030c 	add.w	r3, r7, #12
 8001958:	2100      	movs	r1, #0
 800195a:	4618      	mov	r0, r3
 800195c:	f004 fde2 	bl	8006524 <HAL_RCC_ClockConfig>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001966:	f000 fdfb 	bl	8002560 <Error_Handler>
  }
}
 800196a:	bf00      	nop
 800196c:	3750      	adds	r7, #80	@ 0x50
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40023800 	.word	0x40023800
 8001978:	40007000 	.word	0x40007000

0800197c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001980:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <MX_I2C2_Init+0x50>)
 8001982:	4a13      	ldr	r2, [pc, #76]	@ (80019d0 <MX_I2C2_Init+0x54>)
 8001984:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001986:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <MX_I2C2_Init+0x50>)
 8001988:	4a12      	ldr	r2, [pc, #72]	@ (80019d4 <MX_I2C2_Init+0x58>)
 800198a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800198c:	4b0f      	ldr	r3, [pc, #60]	@ (80019cc <MX_I2C2_Init+0x50>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001992:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <MX_I2C2_Init+0x50>)
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001998:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <MX_I2C2_Init+0x50>)
 800199a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800199e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a0:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <MX_I2C2_Init+0x50>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_I2C2_Init+0x50>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ac:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <MX_I2C2_Init+0x50>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <MX_I2C2_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019b8:	4804      	ldr	r0, [pc, #16]	@ (80019cc <MX_I2C2_Init+0x50>)
 80019ba:	f003 f9c1 	bl	8004d40 <HAL_I2C_Init>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019c4:	f000 fdcc 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200002d4 	.word	0x200002d4
 80019d0:	40005800 	.word	0x40005800
 80019d4:	000186a0 	.word	0x000186a0

080019d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08c      	sub	sp, #48	@ 0x30
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	2224      	movs	r2, #36	@ 0x24
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f00b f89e 	bl	800cb28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ec:	1d3b      	adds	r3, r7, #4
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019f4:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 80019f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a02:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a08:	4b1c      	ldr	r3, [pc, #112]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 8001a0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a10:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a16:	4b19      	ldr	r3, [pc, #100]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a20:	2300      	movs	r3, #0
 8001a22:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a24:	2301      	movs	r3, #1
 8001a26:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001a2c:	230a      	movs	r3, #10
 8001a2e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a30:	2300      	movs	r3, #0
 8001a32:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a34:	2301      	movs	r3, #1
 8001a36:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001a3c:	230a      	movs	r3, #10
 8001a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001a40:	f107 030c 	add.w	r3, r7, #12
 8001a44:	4619      	mov	r1, r3
 8001a46:	480d      	ldr	r0, [pc, #52]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 8001a48:	f005 fb5e 	bl	8007108 <HAL_TIM_Encoder_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a52:	f000 fd85 	bl	8002560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	4619      	mov	r1, r3
 8001a62:	4806      	ldr	r0, [pc, #24]	@ (8001a7c <MX_TIM2_Init+0xa4>)
 8001a64:	f006 fc3c 	bl	80082e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a6e:	f000 fd77 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a72:	bf00      	nop
 8001a74:	3730      	adds	r7, #48	@ 0x30
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000328 	.word	0x20000328

08001a80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08c      	sub	sp, #48	@ 0x30
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	2224      	movs	r2, #36	@ 0x24
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f00b f84a 	bl	800cb28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a9c:	4b20      	ldr	r3, [pc, #128]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001a9e:	4a21      	ldr	r2, [pc, #132]	@ (8001b24 <MX_TIM3_Init+0xa4>)
 8001aa0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001ab0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ab4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aca:	2301      	movs	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001ad2:	230a      	movs	r3, #10
 8001ad4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ada:	2301      	movs	r3, #1
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001ae2:	230a      	movs	r3, #10
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001aee:	f005 fb0b 	bl	8007108 <HAL_TIM_Encoder_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001af8:	f000 fd32 	bl	8002560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <MX_TIM3_Init+0xa0>)
 8001b0a:	f006 fbe9 	bl	80082e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b14:	f000 fd24 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3730      	adds	r7, #48	@ 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000370 	.word	0x20000370
 8001b24:	40000400 	.word	0x40000400

08001b28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08e      	sub	sp, #56	@ 0x38
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	605a      	str	r2, [r3, #4]
 8001b38:	609a      	str	r2, [r3, #8]
 8001b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3c:	f107 0320 	add.w	r3, r7, #32
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]
 8001b54:	615a      	str	r2, [r3, #20]
 8001b56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b58:	4b32      	ldr	r3, [pc, #200]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b5a:	4a33      	ldr	r2, [pc, #204]	@ (8001c28 <MX_TIM4_Init+0x100>)
 8001b5c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b5e:	4b31      	ldr	r3, [pc, #196]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b64:	4b2f      	ldr	r3, [pc, #188]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8001b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b6c:	f240 321f 	movw	r2, #799	@ 0x31f
 8001b70:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b72:	4b2c      	ldr	r3, [pc, #176]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b78:	4b2a      	ldr	r3, [pc, #168]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b7a:	2280      	movs	r2, #128	@ 0x80
 8001b7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b7e:	4829      	ldr	r0, [pc, #164]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b80:	f004 feb0 	bl	80068e4 <HAL_TIM_Base_Init>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001b8a:	f000 fce9 	bl	8002560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4822      	ldr	r0, [pc, #136]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001b9c:	f005 fe36 	bl	800780c <HAL_TIM_ConfigClockSource>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001ba6:	f000 fcdb 	bl	8002560 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001baa:	481e      	ldr	r0, [pc, #120]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001bac:	f004 ff5a 	bl	8006a64 <HAL_TIM_PWM_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001bb6:	f000 fcd3 	bl	8002560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bba:	2320      	movs	r3, #32
 8001bbc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 0320 	add.w	r3, r7, #32
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4816      	ldr	r0, [pc, #88]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001bca:	f006 fb89 	bl	80082e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001bd4:	f000 fcc4 	bl	8002560 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd8:	2360      	movs	r3, #96	@ 0x60
 8001bda:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	2208      	movs	r2, #8
 8001bec:	4619      	mov	r1, r3
 8001bee:	480d      	ldr	r0, [pc, #52]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001bf0:	f005 fd4a 	bl	8007688 <HAL_TIM_PWM_ConfigChannel>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001bfa:	f000 fcb1 	bl	8002560 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	220c      	movs	r2, #12
 8001c02:	4619      	mov	r1, r3
 8001c04:	4807      	ldr	r0, [pc, #28]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001c06:	f005 fd3f 	bl	8007688 <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001c10:	f000 fca6 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c14:	4803      	ldr	r0, [pc, #12]	@ (8001c24 <MX_TIM4_Init+0xfc>)
 8001c16:	f002 fa7d 	bl	8004114 <HAL_TIM_MspPostInit>

}
 8001c1a:	bf00      	nop
 8001c1c:	3738      	adds	r7, #56	@ 0x38
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200003b8 	.word	0x200003b8
 8001c28:	40000800 	.word	0x40000800

08001c2c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0308 	add.w	r3, r7, #8
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	463b      	mov	r3, r7
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c48:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc4 <MX_TIM5_Init+0x98>)
 8001c4c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c50:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001c54:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c56:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c5e:	2263      	movs	r2, #99	@ 0x63
 8001c60:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c62:	4b17      	ldr	r3, [pc, #92]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c68:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c6e:	4814      	ldr	r0, [pc, #80]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c70:	f004 fe38 	bl	80068e4 <HAL_TIM_Base_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001c7a:	f000 fc71 	bl	8002560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c82:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001c84:	f107 0308 	add.w	r3, r7, #8
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480d      	ldr	r0, [pc, #52]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001c8c:	f005 fdbe 	bl	800780c <HAL_TIM_ConfigClockSource>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001c96:	f000 fc63 	bl	8002560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ca2:	463b      	mov	r3, r7
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <MX_TIM5_Init+0x94>)
 8001ca8:	f006 fb1a 	bl	80082e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001cb2:	f000 fc55 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000400 	.word	0x20000400
 8001cc4:	40000c00 	.word	0x40000c00

08001cc8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b096      	sub	sp, #88	@ 0x58
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	60da      	str	r2, [r3, #12]
 8001cf4:	611a      	str	r2, [r3, #16]
 8001cf6:	615a      	str	r2, [r3, #20]
 8001cf8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	2220      	movs	r2, #32
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f00a ff11 	bl	800cb28 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d06:	4b3e      	ldr	r3, [pc, #248]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d08:	4a3e      	ldr	r2, [pc, #248]	@ (8001e04 <MX_TIM8_Init+0x13c>)
 8001d0a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 8001d0c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d0e:	220f      	movs	r2, #15
 8001d10:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d12:	4b3b      	ldr	r3, [pc, #236]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8001d18:	4b39      	ldr	r3, [pc, #228]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d1a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001d1e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d20:	4b37      	ldr	r3, [pc, #220]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d26:	4b36      	ldr	r3, [pc, #216]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d2c:	4b34      	ldr	r3, [pc, #208]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d2e:	2280      	movs	r2, #128	@ 0x80
 8001d30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001d32:	4833      	ldr	r0, [pc, #204]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d34:	f004 fdd6 	bl	80068e4 <HAL_TIM_Base_Init>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001d3e:	f000 fc0f 	bl	8002560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d46:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001d48:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	482c      	ldr	r0, [pc, #176]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d50:	f005 fd5c 	bl	800780c <HAL_TIM_ConfigClockSource>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001d5a:	f000 fc01 	bl	8002560 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001d5e:	4828      	ldr	r0, [pc, #160]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d60:	f004 fe80 	bl	8006a64 <HAL_TIM_PWM_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001d6a:	f000 fbf9 	bl	8002560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d72:	2300      	movs	r3, #0
 8001d74:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d76:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4820      	ldr	r0, [pc, #128]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001d7e:	f006 faaf 	bl	80082e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001d88:	f000 fbea 	bl	8002560 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d8c:	2360      	movs	r3, #96	@ 0x60
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d90:	2300      	movs	r3, #0
 8001d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001da0:	2300      	movs	r3, #0
 8001da2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001da4:	2300      	movs	r3, #0
 8001da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dac:	2200      	movs	r2, #0
 8001dae:	4619      	mov	r1, r3
 8001db0:	4813      	ldr	r0, [pc, #76]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001db2:	f005 fc69 	bl	8007688 <HAL_TIM_PWM_ConfigChannel>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001dbc:	f000 fbd0 	bl	8002560 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dd4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dd8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001dde:	1d3b      	adds	r3, r7, #4
 8001de0:	4619      	mov	r1, r3
 8001de2:	4807      	ldr	r0, [pc, #28]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001de4:	f006 faf8 	bl	80083d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8001dee:	f000 fbb7 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001df2:	4803      	ldr	r0, [pc, #12]	@ (8001e00 <MX_TIM8_Init+0x138>)
 8001df4:	f002 f98e 	bl	8004114 <HAL_TIM_MspPostInit>

}
 8001df8:	bf00      	nop
 8001dfa:	3758      	adds	r7, #88	@ 0x58
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000448 	.word	0x20000448
 8001e04:	40010400 	.word	0x40010400

08001e08 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08c      	sub	sp, #48	@ 0x30
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0e:	f107 0320 	add.w	r3, r7, #32
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
 8001e2a:	615a      	str	r2, [r3, #20]
 8001e2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e30:	4a2b      	ldr	r2, [pc, #172]	@ (8001ee0 <MX_TIM9_Init+0xd8>)
 8001e32:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001e34:	4b29      	ldr	r3, [pc, #164]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3a:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8001e40:	4b26      	ldr	r3, [pc, #152]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e42:	f240 321f 	movw	r2, #799	@ 0x31f
 8001e46:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e48:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e4e:	4b23      	ldr	r3, [pc, #140]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e50:	2280      	movs	r2, #128	@ 0x80
 8001e52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001e54:	4821      	ldr	r0, [pc, #132]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e56:	f004 fd45 	bl	80068e4 <HAL_TIM_Base_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001e60:	f000 fb7e 	bl	8002560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e68:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001e6a:	f107 0320 	add.w	r3, r7, #32
 8001e6e:	4619      	mov	r1, r3
 8001e70:	481a      	ldr	r0, [pc, #104]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e72:	f005 fccb 	bl	800780c <HAL_TIM_ConfigClockSource>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001e7c:	f000 fb70 	bl	8002560 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001e80:	4816      	ldr	r0, [pc, #88]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001e82:	f004 fdef 	bl	8006a64 <HAL_TIM_PWM_Init>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001e8c:	f000 fb68 	bl	8002560 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e90:	2360      	movs	r3, #96	@ 0x60
 8001e92:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480d      	ldr	r0, [pc, #52]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001ea8:	f005 fbee 	bl	8007688 <HAL_TIM_PWM_ConfigChannel>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001eb2:	f000 fb55 	bl	8002560 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	2204      	movs	r2, #4
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4807      	ldr	r0, [pc, #28]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001ebe:	f005 fbe3 	bl	8007688 <HAL_TIM_PWM_ConfigChannel>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001ec8:	f000 fb4a 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001ecc:	4803      	ldr	r0, [pc, #12]	@ (8001edc <MX_TIM9_Init+0xd4>)
 8001ece:	f002 f921 	bl	8004114 <HAL_TIM_MspPostInit>

}
 8001ed2:	bf00      	nop
 8001ed4:	3730      	adds	r7, #48	@ 0x30
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20000490 	.word	0x20000490
 8001ee0:	40014000 	.word	0x40014000

08001ee4 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eea:	f107 0310 	add.w	r3, r7, #16
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ef8:	463b      	mov	r3, r7
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001f04:	4b23      	ldr	r3, [pc, #140]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f06:	4a24      	ldr	r2, [pc, #144]	@ (8001f98 <MX_TIM12_Init+0xb4>)
 8001f08:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 15;
 8001f0a:	4b22      	ldr	r3, [pc, #136]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f10:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001f16:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f1c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f24:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001f2a:	481a      	ldr	r0, [pc, #104]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f2c:	f004 fcda 	bl	80068e4 <HAL_TIM_Base_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 8001f36:	f000 fb13 	bl	8002560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001f40:	f107 0310 	add.w	r3, r7, #16
 8001f44:	4619      	mov	r1, r3
 8001f46:	4813      	ldr	r0, [pc, #76]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f48:	f005 fc60 	bl	800780c <HAL_TIM_ConfigClockSource>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8001f52:	f000 fb05 	bl	8002560 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8001f56:	480f      	ldr	r0, [pc, #60]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f58:	f004 fea6 	bl	8006ca8 <HAL_TIM_IC_Init>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8001f62:	f000 fafd 	bl	8002560 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001f66:	230a      	movs	r3, #10
 8001f68:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f76:	463b      	mov	r3, r7
 8001f78:	2200      	movs	r2, #0
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4805      	ldr	r0, [pc, #20]	@ (8001f94 <MX_TIM12_Init+0xb0>)
 8001f7e:	f005 fae7 	bl	8007550 <HAL_TIM_IC_ConfigChannel>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8001f88:	f000 faea 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8001f8c:	bf00      	nop
 8001f8e:	3720      	adds	r7, #32
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	200004d8 	.word	0x200004d8
 8001f98:	40001800 	.word	0x40001800

08001f9c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fa0:	4b11      	ldr	r3, [pc, #68]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fa2:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <MX_USART3_UART_Init+0x50>)
 8001fa4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fa6:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fae:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fba:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fc0:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fc2:	220c      	movs	r2, #12
 8001fc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc6:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fd2:	4805      	ldr	r0, [pc, #20]	@ (8001fe8 <MX_USART3_UART_Init+0x4c>)
 8001fd4:	f006 fa66 	bl	80084a4 <HAL_UART_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001fde:	f000 fabf 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000520 	.word	0x20000520
 8001fec:	40004800 	.word	0x40004800

08001ff0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	@ 0x28
 8001ff4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
 8002000:	609a      	str	r2, [r3, #8]
 8002002:	60da      	str	r2, [r3, #12]
 8002004:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	4b49      	ldr	r3, [pc, #292]	@ (8002130 <MX_GPIO_Init+0x140>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a48      	ldr	r2, [pc, #288]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002010:	f043 0310 	orr.w	r3, r3, #16
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b46      	ldr	r3, [pc, #280]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0310 	and.w	r3, r3, #16
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	4b42      	ldr	r3, [pc, #264]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	4a41      	ldr	r2, [pc, #260]	@ (8002130 <MX_GPIO_Init+0x140>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	6313      	str	r3, [r2, #48]	@ 0x30
 8002032:	4b3f      	ldr	r3, [pc, #252]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60bb      	str	r3, [r7, #8]
 8002042:	4b3b      	ldr	r3, [pc, #236]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	4a3a      	ldr	r2, [pc, #232]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002048:	f043 0308 	orr.w	r3, r3, #8
 800204c:	6313      	str	r3, [r2, #48]	@ 0x30
 800204e:	4b38      	ldr	r3, [pc, #224]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f003 0308 	and.w	r3, r3, #8
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	4b34      	ldr	r3, [pc, #208]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	4a33      	ldr	r2, [pc, #204]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	6313      	str	r3, [r2, #48]	@ 0x30
 800206a:	4b31      	ldr	r3, [pc, #196]	@ (8002130 <MX_GPIO_Init+0x140>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	603b      	str	r3, [r7, #0]
 800207a:	4b2d      	ldr	r3, [pc, #180]	@ (8002130 <MX_GPIO_Init+0x140>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	4a2c      	ldr	r2, [pc, #176]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002080:	f043 0301 	orr.w	r3, r3, #1
 8002084:	6313      	str	r3, [r2, #48]	@ 0x30
 8002086:	4b2a      	ldr	r3, [pc, #168]	@ (8002130 <MX_GPIO_Init+0x140>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	603b      	str	r3, [r7, #0]
 8002090:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8002092:	2200      	movs	r2, #0
 8002094:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002098:	4826      	ldr	r0, [pc, #152]	@ (8002134 <MX_GPIO_Init+0x144>)
 800209a:	f002 fe37 	bl	8004d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 800209e:	2200      	movs	r2, #0
 80020a0:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 80020a4:	4824      	ldr	r0, [pc, #144]	@ (8002138 <MX_GPIO_Init+0x148>)
 80020a6:	f002 fe31 	bl	8004d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 80020aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2300      	movs	r3, #0
 80020ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4619      	mov	r1, r3
 80020c2:	481c      	ldr	r0, [pc, #112]	@ (8002134 <MX_GPIO_Init+0x144>)
 80020c4:	f002 fc86 	bl	80049d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 80020c8:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80020cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ce:	2301      	movs	r3, #1
 80020d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	4619      	mov	r1, r3
 80020e0:	4815      	ldr	r0, [pc, #84]	@ (8002138 <MX_GPIO_Init+0x148>)
 80020e2:	f002 fc77 	bl	80049d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80020e6:	2301      	movs	r3, #1
 80020e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80020f2:	f107 0314 	add.w	r3, r7, #20
 80020f6:	4619      	mov	r1, r3
 80020f8:	480e      	ldr	r0, [pc, #56]	@ (8002134 <MX_GPIO_Init+0x144>)
 80020fa:	f002 fc6b 	bl	80049d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // Ultrasonic TRIG on PB13 as push-pull output low
  GPIO_InitStruct.Pin = ULTRASONIC_TRIG_Pin;
 80020fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002104:	2301      	movs	r3, #1
 8002106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210c:	2300      	movs	r3, #0
 800210e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ULTRASONIC_TRIG_GPIO_Port, &GPIO_InitStruct);
 8002110:	f107 0314 	add.w	r3, r7, #20
 8002114:	4619      	mov	r1, r3
 8002116:	4809      	ldr	r0, [pc, #36]	@ (800213c <MX_GPIO_Init+0x14c>)
 8002118:	f002 fc5c 	bl	80049d4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(ULTRASONIC_TRIG_GPIO_Port, ULTRASONIC_TRIG_Pin, GPIO_PIN_RESET);
 800211c:	2200      	movs	r2, #0
 800211e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002122:	4806      	ldr	r0, [pc, #24]	@ (800213c <MX_GPIO_Init+0x14c>)
 8002124:	f002 fdf2 	bl	8004d0c <HAL_GPIO_WritePin>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	@ 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40023800 	.word	0x40023800
 8002134:	40021000 	.word	0x40021000
 8002138:	40020c00 	.word	0x40020c00
 800213c:	40020400 	.word	0x40020400

08002140 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // Idle: default task unused per request
  for(;;) { osDelay(1000); }
 8002148:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800214c:	f007 fb30 	bl	80097b0 <osDelay>
 8002150:	e7fa      	b.n	8002148 <StartDefaultTask+0x8>
	...

08002154 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8002154:	b5b0      	push	{r4, r5, r7, lr}
 8002156:	b098      	sub	sp, #96	@ 0x60
 8002158:	af02      	add	r7, sp, #8
 800215a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */

// Initialize servo on TIM8 CH1. Compute tick_us from current timer clock and prescaler.
{
  uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 800215c:	f004 fbae 	bl	80068bc <HAL_RCC_GetPCLK2Freq>
 8002160:	6538      	str	r0, [r7, #80]	@ 0x50
  // On STM32F4, timer clock on APB2 is doubled when APB2 prescaler > 1.
  // HAL doesn't expose current divider easily; assume standard Cube defaults where APB2 prescaler == 1.
  // If you change APB2 prescaler later, update this to reflect doubling.
  uint32_t timclk = pclk2; // adjust to pclk2*2 if APB2 prescaler > 1
 8002162:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002164:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float tick_us = ((float)(htim8.Init.Prescaler + 1U)) * (1000000.0f / (float)timclk);
 8002166:	4b4f      	ldr	r3, [pc, #316]	@ (80022a4 <motor+0x150>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	3301      	adds	r3, #1
 800216c:	ee07 3a90 	vmov	s15, r3
 8002170:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002176:	ee07 3a90 	vmov	s15, r3
 800217a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800217e:	ed9f 6a4a 	vldr	s12, [pc, #296]	@ 80022a8 <motor+0x154>
 8002182:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800218a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
  // Example with HSI=16MHz, APB2=16MHz, PSC=319 => tick_us ~ 20.0, ARR=999 => 50 Hz PWM
  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, tick_us, 1000, 1500, 2000);
 800218e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800219e:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 80021a2:	2200      	movs	r2, #0
 80021a4:	493f      	ldr	r1, [pc, #252]	@ (80022a4 <motor+0x150>)
 80021a6:	4841      	ldr	r0, [pc, #260]	@ (80022ac <motor+0x158>)
 80021a8:	f001 fcec 	bl	8003b84 <Servo_Attach>
}

  if (Servo_Start(&global_steer) != HAL_OK) {
 80021ac:	483f      	ldr	r0, [pc, #252]	@ (80022ac <motor+0x158>)
 80021ae:	f001 fd12 	bl	8003bd6 <Servo_Start>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d004      	beq.n	80021c2 <motor+0x6e>
    for(;;) { osDelay(1000); }
 80021b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021bc:	f007 faf8 	bl	80097b0 <osDelay>
 80021c0:	e7fa      	b.n	80021b8 <motor+0x64>
  }
  Servo_Center(&global_steer);
 80021c2:	483a      	ldr	r0, [pc, #232]	@ (80022ac <motor+0x158>)
 80021c4:	f7ff faaa 	bl	800171c <Servo_Center>

  // Execute instruction list once: [[S,20],[L,0],[s,10]]
  // Define instructions
  typedef struct { char dir; float dist_cm; } instr_t;
  const instr_t program[] = {{'S',20.0f}, {'L',0.0f}, {'R',0.0f}, {'R',0.0f}, {'L',0.0f}, {'s',155.0f}};
 80021c8:	4b39      	ldr	r3, [pc, #228]	@ (80022b0 <motor+0x15c>)
 80021ca:	f107 040c 	add.w	r4, r7, #12
 80021ce:	461d      	mov	r5, r3
 80021d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021d8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80021dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //const instr_t program[] = {{'S',120.0f}};
  const int program_len = sizeof(program)/sizeof(program[0]);
 80021e0:	2306      	movs	r3, #6
 80021e2:	647b      	str	r3, [r7, #68]	@ 0x44

  for (int i = 0; i < program_len; ++i) {
 80021e4:	2300      	movs	r3, #0
 80021e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80021e8:	e04d      	b.n	8002286 <motor+0x132>
    char d = program[i].dir;
 80021ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	3358      	adds	r3, #88	@ 0x58
 80021f0:	443b      	add	r3, r7
 80021f2:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80021f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    float cm = program[i].dist_cm;
 80021fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	3358      	adds	r3, #88	@ 0x58
 8002200:	443b      	add	r3, r7
 8002202:	3b48      	subs	r3, #72	@ 0x48
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	63fb      	str	r3, [r7, #60]	@ 0x3c

  g_current_instr = d; // publish current instruction for OLED
 8002208:	4a2a      	ldr	r2, [pc, #168]	@ (80022b4 <motor+0x160>)
 800220a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800220e:	7013      	strb	r3, [r2, #0]
  if (d == 'S') {
 8002210:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002214:	2b53      	cmp	r3, #83	@ 0x53
 8002216:	d104      	bne.n	8002222 <motor+0xce>
      move_start_straight(cm);
 8002218:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800221c:	f000 fbcc 	bl	80029b8 <move_start_straight>
 8002220:	e029      	b.n	8002276 <motor+0x122>
    } else if (d == 's') {
 8002222:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002226:	2b73      	cmp	r3, #115	@ 0x73
 8002228:	d108      	bne.n	800223c <motor+0xe8>
      move_start_straight(-cm);
 800222a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800222e:	eef1 7a67 	vneg.f32	s15, s15
 8002232:	eeb0 0a67 	vmov.f32	s0, s15
 8002236:	f000 fbbf 	bl	80029b8 <move_start_straight>
 800223a:	e01c      	b.n	8002276 <motor+0x122>
    } else if (d == 'L' || d == 'R' || d == 'l' || d == 'r') {
 800223c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002240:	2b4c      	cmp	r3, #76	@ 0x4c
 8002242:	d00b      	beq.n	800225c <motor+0x108>
 8002244:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002248:	2b52      	cmp	r3, #82	@ 0x52
 800224a:	d007      	beq.n	800225c <motor+0x108>
 800224c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002250:	2b6c      	cmp	r3, #108	@ 0x6c
 8002252:	d003      	beq.n	800225c <motor+0x108>
 8002254:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002258:	2b72      	cmp	r3, #114	@ 0x72
 800225a:	d105      	bne.n	8002268 <motor+0x114>
      move_start_turn(d);
 800225c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fc4b 	bl	8002afc <move_start_turn>
 8002266:	e002      	b.n	800226e <motor+0x11a>
    } else {
      // Unknown directive: stop and break
      move_abort();
 8002268:	f000 fb18 	bl	800289c <move_abort>
      break;
 800226c:	e00f      	b.n	800228e <motor+0x13a>
    }

    // Wait until current movement completes
  while (move_is_active()) {
 800226e:	e002      	b.n	8002276 <motor+0x122>
      osDelay(5);
 8002270:	2005      	movs	r0, #5
 8002272:	f007 fa9d 	bl	80097b0 <osDelay>
  while (move_is_active()) {
 8002276:	f000 fb05 	bl	8002884 <move_is_active>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f7      	bne.n	8002270 <motor+0x11c>
  for (int i = 0; i < program_len; ++i) {
 8002280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002282:	3301      	adds	r3, #1
 8002284:	657b      	str	r3, [r7, #84]	@ 0x54
 8002286:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800228a:	429a      	cmp	r2, r3
 800228c:	dbad      	blt.n	80021ea <motor+0x96>

  // Immediately continue to next instruction
  }

  // Program complete: ensure motors are stopped
  move_abort();
 800228e:	f000 fb05 	bl	800289c <move_abort>
  g_current_instr = '-';
 8002292:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <motor+0x160>)
 8002294:	222d      	movs	r2, #45	@ 0x2d
 8002296:	701a      	strb	r2, [r3, #0]
  for(;;) { osDelay(1000); }
 8002298:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800229c:	f007 fa88 	bl	80097b0 <osDelay>
 80022a0:	e7fa      	b.n	8002298 <motor+0x144>
 80022a2:	bf00      	nop
 80022a4:	20000448 	.word	0x20000448
 80022a8:	49742400 	.word	0x49742400
 80022ac:	20000580 	.word	0x20000580
 80022b0:	0800f594 	.word	0x0800f594
 80022b4:	20000001 	.word	0x20000001

080022b8 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b092      	sub	sp, #72	@ 0x48
 80022bc:	af02      	add	r7, sp, #8
 80022be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  // Update OLED at ~5 Hz; initialize static layout once, then update dynamic values only
  uint32_t last_tick = HAL_GetTick();
 80022c0:	f002 f9b4 	bl	800462c <HAL_GetTick>
 80022c4:	63f8      	str	r0, [r7, #60]	@ 0x3c

  // Static layout (draw once)
  OLED_Clear();
 80022c6:	f000 feb3 	bl	8003030 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Yaw: ");
 80022ca:	4a8b      	ldr	r2, [pc, #556]	@ (80024f8 <encoder_task+0x240>)
 80022cc:	2100      	movs	r1, #0
 80022ce:	2000      	movs	r0, #0
 80022d0:	f001 f82a 	bl	8003328 <OLED_ShowString>
  OLED_ShowString(88, 0, (uint8_t*)" deg");
 80022d4:	4a89      	ldr	r2, [pc, #548]	@ (80024fc <encoder_task+0x244>)
 80022d6:	2100      	movs	r1, #0
 80022d8:	2058      	movs	r0, #88	@ 0x58
 80022da:	f001 f825 	bl	8003328 <OLED_ShowString>
  OLED_ShowString(0, 16, (uint8_t*)"Dist: ");
 80022de:	4a88      	ldr	r2, [pc, #544]	@ (8002500 <encoder_task+0x248>)
 80022e0:	2110      	movs	r1, #16
 80022e2:	2000      	movs	r0, #0
 80022e4:	f001 f820 	bl	8003328 <OLED_ShowString>
  OLED_ShowString(88, 16, (uint8_t*)" cm");
 80022e8:	4a86      	ldr	r2, [pc, #536]	@ (8002504 <encoder_task+0x24c>)
 80022ea:	2110      	movs	r1, #16
 80022ec:	2058      	movs	r0, #88	@ 0x58
 80022ee:	f001 f81b 	bl	8003328 <OLED_ShowString>
  OLED_ShowString(0, 32, (uint8_t*)"T:");
 80022f2:	4a85      	ldr	r2, [pc, #532]	@ (8002508 <encoder_task+0x250>)
 80022f4:	2120      	movs	r1, #32
 80022f6:	2000      	movs	r0, #0
 80022f8:	f001 f816 	bl	8003328 <OLED_ShowString>
  OLED_ShowChar(48, 32, ',', 12, 1);
 80022fc:	2301      	movs	r3, #1
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	230c      	movs	r3, #12
 8002302:	222c      	movs	r2, #44	@ 0x2c
 8002304:	2120      	movs	r1, #32
 8002306:	2030      	movs	r0, #48	@ 0x30
 8002308:	f000 ff12 	bl	8003130 <OLED_ShowChar>
  OLED_ShowString(0, 48, (uint8_t*)"M:");
 800230c:	4a7f      	ldr	r2, [pc, #508]	@ (800250c <encoder_task+0x254>)
 800230e:	2130      	movs	r1, #48	@ 0x30
 8002310:	2000      	movs	r0, #0
 8002312:	f001 f809 	bl	8003328 <OLED_ShowString>
  OLED_ShowChar(48, 48, ',', 12, 1);
 8002316:	2301      	movs	r3, #1
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	230c      	movs	r3, #12
 800231c:	222c      	movs	r2, #44	@ 0x2c
 800231e:	2130      	movs	r1, #48	@ 0x30
 8002320:	2030      	movs	r0, #48	@ 0x30
 8002322:	f000 ff05 	bl	8003130 <OLED_ShowChar>
  OLED_Refresh_Gram();
 8002326:	f000 fdfd 	bl	8002f24 <OLED_Refresh_Gram>

  for(;;)
  {
    uint32_t now = HAL_GetTick();
 800232a:	f002 f97f 	bl	800462c <HAL_GetTick>
 800232e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (now - last_tick >= 200) {
 8002330:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2bc7      	cmp	r3, #199	@ 0xc7
 8002338:	f240 80da 	bls.w	80024f0 <encoder_task+0x238>
      last_tick = now;
 800233c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800233e:	63fb      	str	r3, [r7, #60]	@ 0x3c

      float yawf = imu_get_yaw();
 8002340:	f7ff f96e 	bl	8001620 <imu_get_yaw>
 8002344:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
      int32_t tL=0,tR=0,mL=0,mR=0;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	2300      	movs	r3, #0
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
      control_get_target_and_measured(&tL, &tR, &mL, &mR);
 8002358:	f107 030c 	add.w	r3, r7, #12
 800235c:	f107 0210 	add.w	r2, r7, #16
 8002360:	f107 0114 	add.w	r1, r7, #20
 8002364:	f107 0018 	add.w	r0, r7, #24
 8002368:	f7ff f866 	bl	8001438 <control_get_target_and_measured>
  // Kick off a new ultrasonic measurement periodically
  ultrasonic_trigger();
 800236c:	f001 fa84 	bl	8003878 <ultrasonic_trigger>
  // Distance (cm)
  float distf = ultrasonic_get_distance_cm();
 8002370:	f001 faee 	bl	8003950 <ultrasonic_get_distance_cm>
 8002374:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

      // Lightweight rounding to avoid libm dependency
      int yaw10 = (int)(yawf * 10.0f + (yawf >= 0.0f ? 0.5f : -0.5f));
 8002378:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800237c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002384:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002388:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800238c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002390:	db02      	blt.n	8002398 <encoder_task+0xe0>
 8002392:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002396:	e001      	b.n	800239c <encoder_task+0xe4>
 8002398:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800239c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023a4:	ee17 3a90 	vmov	r3, s15
 80023a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      int sign = (yaw10 < 0) ? -1 : 1;
 80023aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	da02      	bge.n	80023b6 <encoder_task+0xfe>
 80023b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023b4:	e000      	b.n	80023b8 <encoder_task+0x100>
 80023b6:	2301      	movs	r3, #1
 80023b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if (yaw10 < 0) yaw10 = -yaw10;
 80023ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023bc:	2b00      	cmp	r3, #0
 80023be:	da02      	bge.n	80023c6 <encoder_task+0x10e>
 80023c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023c2:	425b      	negs	r3, r3
 80023c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      int yaw_deg = yaw10 / 10;
 80023c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023c8:	4a51      	ldr	r2, [pc, #324]	@ (8002510 <encoder_task+0x258>)
 80023ca:	fb82 1203 	smull	r1, r2, r2, r3
 80023ce:	1092      	asrs	r2, r2, #2
 80023d0:	17db      	asrs	r3, r3, #31
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	627b      	str	r3, [r7, #36]	@ 0x24
      int yaw_tenth = yaw10 % 10;
 80023d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002510 <encoder_task+0x258>)
 80023da:	fb83 1302 	smull	r1, r3, r3, r2
 80023de:	1099      	asrs	r1, r3, #2
 80023e0:	17d3      	asrs	r3, r2, #31
 80023e2:	1ac9      	subs	r1, r1, r3
 80023e4:	460b      	mov	r3, r1
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	440b      	add	r3, r1
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	623b      	str	r3, [r7, #32]

      // Dynamic updates only (no full clear)
      // Yaw
      OLED_ShowChar(40, 0, (sign < 0) ? '-' : ' ', 12, 1);
 80023f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	da01      	bge.n	80023fa <encoder_task+0x142>
 80023f6:	222d      	movs	r2, #45	@ 0x2d
 80023f8:	e000      	b.n	80023fc <encoder_task+0x144>
 80023fa:	2220      	movs	r2, #32
 80023fc:	2301      	movs	r3, #1
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	230c      	movs	r3, #12
 8002402:	2100      	movs	r1, #0
 8002404:	2028      	movs	r0, #40	@ 0x28
 8002406:	f000 fe93 	bl	8003130 <OLED_ShowChar>
      OLED_ShowNumber(48, 0, (uint32_t)yaw_deg, 3, 12);
 800240a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800240c:	230c      	movs	r3, #12
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2303      	movs	r3, #3
 8002412:	2100      	movs	r1, #0
 8002414:	2030      	movs	r0, #48	@ 0x30
 8002416:	f000 ff19 	bl	800324c <OLED_ShowNumber>
      OLED_ShowChar(72, 0, '.', 12, 1);
 800241a:	2301      	movs	r3, #1
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	230c      	movs	r3, #12
 8002420:	222e      	movs	r2, #46	@ 0x2e
 8002422:	2100      	movs	r1, #0
 8002424:	2048      	movs	r0, #72	@ 0x48
 8002426:	f000 fe83 	bl	8003130 <OLED_ShowChar>
      OLED_ShowChar(80, 0, (char)('0' + yaw_tenth), 12, 1);
 800242a:	6a3b      	ldr	r3, [r7, #32]
 800242c:	b2db      	uxtb	r3, r3
 800242e:	3330      	adds	r3, #48	@ 0x30
 8002430:	b2da      	uxtb	r2, r3
 8002432:	2301      	movs	r3, #1
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	230c      	movs	r3, #12
 8002438:	2100      	movs	r1, #0
 800243a:	2050      	movs	r0, #80	@ 0x50
 800243c:	f000 fe78 	bl	8003130 <OLED_ShowChar>

  // Distance (nearest whole cm)
  int dist_cm = (int)(distf + 0.5f);
 8002440:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002444:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002448:	ee77 7a87 	vadd.f32	s15, s15, s14
 800244c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002450:	ee17 3a90 	vmov	r3, s15
 8002454:	61fb      	str	r3, [r7, #28]
  // Clear previous number area then print
  OLED_ShowString(48, 16, (uint8_t*)"    ");
 8002456:	4a2f      	ldr	r2, [pc, #188]	@ (8002514 <encoder_task+0x25c>)
 8002458:	2110      	movs	r1, #16
 800245a:	2030      	movs	r0, #48	@ 0x30
 800245c:	f000 ff64 	bl	8003328 <OLED_ShowString>
  OLED_ShowNumber(48, 16, (uint32_t)(dist_cm & 0x7FFFFFFF), 3, 12);
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002466:	230c      	movs	r3, #12
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2303      	movs	r3, #3
 800246c:	2110      	movs	r1, #16
 800246e:	2030      	movs	r0, #48	@ 0x30
 8002470:	f000 feec 	bl	800324c <OLED_ShowNumber>

  // Targets: clear small areas first to avoid ghosting, then draw
  OLED_ShowString(16, 32, (uint8_t*)"    ");
 8002474:	4a27      	ldr	r2, [pc, #156]	@ (8002514 <encoder_task+0x25c>)
 8002476:	2120      	movs	r1, #32
 8002478:	2010      	movs	r0, #16
 800247a:	f000 ff55 	bl	8003328 <OLED_ShowString>
  OLED_ShowString(56, 32, (uint8_t*)"    ");
 800247e:	4a25      	ldr	r2, [pc, #148]	@ (8002514 <encoder_task+0x25c>)
 8002480:	2120      	movs	r1, #32
 8002482:	2038      	movs	r0, #56	@ 0x38
 8002484:	f000 ff50 	bl	8003328 <OLED_ShowString>
      OLED_ShowNumber(16, 32, (uint32_t)(tL & 0x7FFFFFFF), 4, 12);
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800248e:	230c      	movs	r3, #12
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	2304      	movs	r3, #4
 8002494:	2120      	movs	r1, #32
 8002496:	2010      	movs	r0, #16
 8002498:	f000 fed8 	bl	800324c <OLED_ShowNumber>
      OLED_ShowNumber(56, 32, (uint32_t)(tR & 0x7FFFFFFF), 4, 12);
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024a2:	230c      	movs	r3, #12
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	2304      	movs	r3, #4
 80024a8:	2120      	movs	r1, #32
 80024aa:	2038      	movs	r0, #56	@ 0x38
 80024ac:	f000 fece 	bl	800324c <OLED_ShowNumber>

  // Measured: clear small areas first to avoid ghosting, then draw
  OLED_ShowString(16, 48, (uint8_t*)"    ");
 80024b0:	4a18      	ldr	r2, [pc, #96]	@ (8002514 <encoder_task+0x25c>)
 80024b2:	2130      	movs	r1, #48	@ 0x30
 80024b4:	2010      	movs	r0, #16
 80024b6:	f000 ff37 	bl	8003328 <OLED_ShowString>
  OLED_ShowString(56, 48, (uint8_t*)"    ");
 80024ba:	4a16      	ldr	r2, [pc, #88]	@ (8002514 <encoder_task+0x25c>)
 80024bc:	2130      	movs	r1, #48	@ 0x30
 80024be:	2038      	movs	r0, #56	@ 0x38
 80024c0:	f000 ff32 	bl	8003328 <OLED_ShowString>
      OLED_ShowNumber(16, 48, (uint32_t)(mL & 0x7FFFFFFF), 4, 12);
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024ca:	230c      	movs	r3, #12
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	2304      	movs	r3, #4
 80024d0:	2130      	movs	r1, #48	@ 0x30
 80024d2:	2010      	movs	r0, #16
 80024d4:	f000 feba 	bl	800324c <OLED_ShowNumber>
      OLED_ShowNumber(56, 48, (uint32_t)(mR & 0x7FFFFFFF), 4, 12);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024de:	230c      	movs	r3, #12
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2304      	movs	r3, #4
 80024e4:	2130      	movs	r1, #48	@ 0x30
 80024e6:	2038      	movs	r0, #56	@ 0x38
 80024e8:	f000 feb0 	bl	800324c <OLED_ShowNumber>

      // Refresh
      OLED_Refresh_Gram();
 80024ec:	f000 fd1a 	bl	8002f24 <OLED_Refresh_Gram>
    }
    osDelay(5);
 80024f0:	2005      	movs	r0, #5
 80024f2:	f007 f95d 	bl	80097b0 <osDelay>
  {
 80024f6:	e718      	b.n	800232a <encoder_task+0x72>
 80024f8:	0800f5c4 	.word	0x0800f5c4
 80024fc:	0800f5cc 	.word	0x0800f5cc
 8002500:	0800f5d4 	.word	0x0800f5d4
 8002504:	0800f5dc 	.word	0x0800f5dc
 8002508:	0800f5e0 	.word	0x0800f5e0
 800250c:	0800f5e4 	.word	0x0800f5e4
 8002510:	66666667 	.word	0x66666667
 8002514:	0800f5e8 	.word	0x0800f5e8

08002518 <controlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTask */
void controlTask(void *argument)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTask */
  // Run the 100 Hz speed control loop when due
  for(;;) {
    if (control_is_due()) {
 8002520:	f7fe fe12 	bl	8001148 <control_is_due>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <controlTask+0x1e>
      control_step();
 800252a:	f7fe fe9d 	bl	8001268 <control_step>
  // Tick movement planner at the same 100 Hz cadence
  move_tick_100Hz();
 800252e:	f000 fb7d 	bl	8002c2c <move_tick_100Hz>
      control_clear_due();
 8002532:	f7fe fe15 	bl	8001160 <control_clear_due>
    }
    osDelay(1);
 8002536:	2001      	movs	r0, #1
 8002538:	f007 f93a 	bl	80097b0 <osDelay>
    if (control_is_due()) {
 800253c:	e7f0      	b.n	8002520 <controlTask+0x8>

0800253e <servoTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servoTask */
void servoTask(void *argument)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servoTask */
  // Unused. Servo is controlled from MotorTask for this simple scenario.
  for(;;) { osDelay(1000); }
 8002546:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800254a:	f007 f931 	bl	80097b0 <osDelay>
 800254e:	e7fa      	b.n	8002546 <servoTask+0x8>

08002550 <userButtonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_userButtonTask */
void userButtonTask(void *argument)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN userButtonTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002558:	2001      	movs	r0, #1
 800255a:	f007 f929 	bl	80097b0 <osDelay>
 800255e:	e7fb      	b.n	8002558 <userButtonTask+0x8>

08002560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002564:	b672      	cpsid	i
}
 8002566:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <Error_Handler+0x8>

0800256c <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8002570:	210c      	movs	r1, #12
 8002572:	480d      	ldr	r0, [pc, #52]	@ (80025a8 <motor_init+0x3c>)
 8002574:	f004 fad0 	bl	8006b18 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8002578:	2108      	movs	r1, #8
 800257a:	480b      	ldr	r0, [pc, #44]	@ (80025a8 <motor_init+0x3c>)
 800257c:	f004 facc 	bl	8006b18 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8002580:	2100      	movs	r1, #0
 8002582:	480a      	ldr	r0, [pc, #40]	@ (80025ac <motor_init+0x40>)
 8002584:	f004 fac8 	bl	8006b18 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8002588:	2104      	movs	r1, #4
 800258a:	4808      	ldr	r0, [pc, #32]	@ (80025ac <motor_init+0x40>)
 800258c:	f004 fac4 	bl	8006b18 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8002590:	213c      	movs	r1, #60	@ 0x3c
 8002592:	4807      	ldr	r0, [pc, #28]	@ (80025b0 <motor_init+0x44>)
 8002594:	f004 fe5e 	bl	8007254 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8002598:	213c      	movs	r1, #60	@ 0x3c
 800259a:	4806      	ldr	r0, [pc, #24]	@ (80025b4 <motor_init+0x48>)
 800259c:	f004 fe5a 	bl	8007254 <HAL_TIM_Encoder_Start>

    motor_stop();
 80025a0:	f000 f8da 	bl	8002758 <motor_stop>
}
 80025a4:	bf00      	nop
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	200003b8 	.word	0x200003b8
 80025ac:	20000490 	.word	0x20000490
 80025b0:	20000328 	.word	0x20000328
 80025b4:	20000370 	.word	0x20000370

080025b8 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 80025b8:	b480      	push	{r7}
 80025ba:	b089      	sub	sp, #36	@ 0x24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	460a      	mov	r2, r1
 80025c2:	71fb      	strb	r3, [r7, #7]
 80025c4:	4613      	mov	r3, r2
 80025c6:	71bb      	strb	r3, [r7, #6]
    float scaled_speedL;
    float scaled_speedR;
    uint32_t pulseL;
    uint32_t pulseR;

    if (left_speed_percent > 100)  left_speed_percent  = 100;
 80025c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025cc:	2b64      	cmp	r3, #100	@ 0x64
 80025ce:	dd01      	ble.n	80025d4 <motor_set_speeds+0x1c>
 80025d0:	2364      	movs	r3, #100	@ 0x64
 80025d2:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 80025d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d8:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80025dc:	da01      	bge.n	80025e2 <motor_set_speeds+0x2a>
 80025de:	239c      	movs	r3, #156	@ 0x9c
 80025e0:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 80025e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80025e6:	2b64      	cmp	r3, #100	@ 0x64
 80025e8:	dd01      	ble.n	80025ee <motor_set_speeds+0x36>
 80025ea:	2364      	movs	r3, #100	@ 0x64
 80025ec:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 80025ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80025f2:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80025f6:	da01      	bge.n	80025fc <motor_set_speeds+0x44>
 80025f8:	239c      	movs	r3, #156	@ 0x9c
 80025fa:	71bb      	strb	r3, [r7, #6]

    // Use each timer's own ARR
    arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 80025fc:	4b51      	ldr	r3, [pc, #324]	@ (8002744 <motor_set_speeds+0x18c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002602:	61fb      	str	r3, [r7, #28]
    arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 8002604:	4b50      	ldr	r3, [pc, #320]	@ (8002748 <motor_set_speeds+0x190>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260a:	61bb      	str	r3, [r7, #24]

    // --- Left Motor (TIM4) ---
    if (left_speed_percent == 0) {
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d108      	bne.n	8002626 <motor_set_speeds+0x6e>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8002614:	4b4b      	ldr	r3, [pc, #300]	@ (8002744 <motor_set_speeds+0x18c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2200      	movs	r2, #0
 800261a:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800261c:	4b49      	ldr	r3, [pc, #292]	@ (8002744 <motor_set_speeds+0x18c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2200      	movs	r2, #0
 8002622:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002624:	e03d      	b.n	80026a2 <motor_set_speeds+0xea>
    } else {
        scaled_speedL = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	ee07 3a90 	vmov	s15, r3
 800262e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002632:	eeb0 7ae7 	vabs.f32	s14, s15
 8002636:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800274c <motor_set_speeds+0x194>
 800263a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800263e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002750 <motor_set_speeds+0x198>
 8002642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002646:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002754 <motor_set_speeds+0x19c>
 800264a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800264e:	edc7 7a05 	vstr	s15, [r7, #20]
        pulseL = (uint32_t)((scaled_speedL * (float)(arrL + 1)) / 100.0f);
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3301      	adds	r3, #1
 8002656:	ee07 3a90 	vmov	s15, r3
 800265a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800265e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002662:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002666:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800274c <motor_set_speeds+0x194>
 800266a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800266e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002672:	ee17 3a90 	vmov	r3, s15
 8002676:	613b      	str	r3, [r7, #16]

        if (left_speed_percent > 0) {           // Forward
 8002678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	dd08      	ble.n	8002692 <motor_set_speeds+0xda>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 8002680:	4b30      	ldr	r3, [pc, #192]	@ (8002744 <motor_set_speeds+0x18c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8002688:	4b2e      	ldr	r3, [pc, #184]	@ (8002744 <motor_set_speeds+0x18c>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2200      	movs	r2, #0
 800268e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002690:	e007      	b.n	80026a2 <motor_set_speeds+0xea>
        } else {                                  // Reverse
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 8002692:	4b2c      	ldr	r3, [pc, #176]	@ (8002744 <motor_set_speeds+0x18c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2200      	movs	r2, #0
 8002698:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 800269a:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <motor_set_speeds+0x18c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (TIM9) ---
    if (right_speed_percent == 0) {
 80026a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d108      	bne.n	80026bc <motor_set_speeds+0x104>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80026aa:	4b27      	ldr	r3, [pc, #156]	@ (8002748 <motor_set_speeds+0x190>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2200      	movs	r2, #0
 80026b0:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80026b2:	4b25      	ldr	r3, [pc, #148]	@ (8002748 <motor_set_speeds+0x190>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2200      	movs	r2, #0
 80026b8:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {                                   // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
        }
    }
}
 80026ba:	e03d      	b.n	8002738 <motor_set_speeds+0x180>
        scaled_speedR = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 80026bc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80026c0:	ee07 3a90 	vmov	s15, r3
 80026c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026c8:	eeb0 7ae7 	vabs.f32	s14, s15
 80026cc:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800274c <motor_set_speeds+0x194>
 80026d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026d4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002750 <motor_set_speeds+0x198>
 80026d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026dc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002754 <motor_set_speeds+0x19c>
 80026e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026e4:	edc7 7a03 	vstr	s15, [r7, #12]
        pulseR = (uint32_t)((scaled_speedR * (float)(arrR + 1)) / 100.0f);
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	3301      	adds	r3, #1
 80026ec:	ee07 3a90 	vmov	s15, r3
 80026f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80026f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026fc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800274c <motor_set_speeds+0x194>
 8002700:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002708:	ee17 3a90 	vmov	r3, s15
 800270c:	60bb      	str	r3, [r7, #8]
        if (right_speed_percent > 0) {            // Forward
 800270e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002712:	2b00      	cmp	r3, #0
 8002714:	dd08      	ble.n	8002728 <motor_set_speeds+0x170>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <motor_set_speeds+0x190>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2200      	movs	r2, #0
 800271c:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 800271e:	4b0a      	ldr	r3, [pc, #40]	@ (8002748 <motor_set_speeds+0x190>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002726:	e007      	b.n	8002738 <motor_set_speeds+0x180>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 8002728:	4b07      	ldr	r3, [pc, #28]	@ (8002748 <motor_set_speeds+0x190>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68ba      	ldr	r2, [r7, #8]
 800272e:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 8002730:	4b05      	ldr	r3, [pc, #20]	@ (8002748 <motor_set_speeds+0x190>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2200      	movs	r2, #0
 8002736:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002738:	bf00      	nop
 800273a:	3724      	adds	r7, #36	@ 0x24
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	200003b8 	.word	0x200003b8
 8002748:	20000490 	.word	0x20000490
 800274c:	42c80000 	.word	0x42c80000
 8002750:	42380000 	.word	0x42380000
 8002754:	42580000 	.word	0x42580000

08002758 <motor_stop>:


void motor_stop(void) {
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800275c:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <motor_stop+0x30>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2200      	movs	r2, #0
 8002762:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <motor_stop+0x30>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2200      	movs	r2, #0
 800276a:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 800276c:	4b07      	ldr	r3, [pc, #28]	@ (800278c <motor_stop+0x34>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2200      	movs	r2, #0
 8002772:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8002774:	4b05      	ldr	r3, [pc, #20]	@ (800278c <motor_stop+0x34>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2200      	movs	r2, #0
 800277a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200003b8 	.word	0x200003b8
 800278c:	20000490 	.word	0x20000490

08002790 <motor_brake_ms>:

void motor_brake_ms(uint16_t ms) {
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	80fb      	strh	r3, [r7, #6]
    // Set both inputs HIGH on each H-bridge to short-brake
    uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4);
 800279a:	4b19      	ldr	r3, [pc, #100]	@ (8002800 <motor_brake_ms+0x70>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a0:	60fb      	str	r3, [r7, #12]
    uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9);
 80027a2:	4b18      	ldr	r3, [pc, #96]	@ (8002804 <motor_brake_ms+0x74>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a8:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, arrL); // IN1 = 100%
 80027aa:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <motor_brake_ms+0x70>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, arrL); // IN2 = 100%
 80027b2:	4b13      	ldr	r3, [pc, #76]	@ (8002800 <motor_brake_ms+0x70>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, arrR); // IN1 = 100%
 80027ba:	4b12      	ldr	r3, [pc, #72]	@ (8002804 <motor_brake_ms+0x74>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, arrR); // IN2 = 100%
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <motor_brake_ms+0x74>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	639a      	str	r2, [r3, #56]	@ 0x38

    if (ms > 0) {
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <motor_brake_ms+0x48>
        HAL_Delay(ms);
 80027d0:	88fb      	ldrh	r3, [r7, #6]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f001 ff36 	bl	8004644 <HAL_Delay>
    }

    // Release to zero to avoid heating the bridge
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80027d8:	4b09      	ldr	r3, [pc, #36]	@ (8002800 <motor_brake_ms+0x70>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2200      	movs	r2, #0
 80027de:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80027e0:	4b07      	ldr	r3, [pc, #28]	@ (8002800 <motor_brake_ms+0x70>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2200      	movs	r2, #0
 80027e6:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80027e8:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <motor_brake_ms+0x74>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2200      	movs	r2, #0
 80027ee:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80027f0:	4b04      	ldr	r3, [pc, #16]	@ (8002804 <motor_brake_ms+0x74>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2200      	movs	r2, #0
 80027f6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80027f8:	bf00      	nop
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	200003b8 	.word	0x200003b8
 8002804:	20000490 	.word	0x20000490

08002808 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 800280c:	4b04      	ldr	r3, [pc, #16]	@ (8002820 <motor_get_left_encoder_counts+0x18>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002812:	b21b      	sxth	r3, r3
}
 8002814:	4618      	mov	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	20000328 	.word	0x20000328

08002824 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8002828:	4b04      	ldr	r3, [pc, #16]	@ (800283c <motor_get_right_encoder_counts+0x18>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282e:	b21b      	sxth	r3, r3
 8002830:	425b      	negs	r3, r3
}
 8002832:	4618      	mov	r0, r3
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	20000370 	.word	0x20000370

08002840 <motor_reset_encoders>:

void motor_reset_encoders(void) {
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002844:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <motor_reset_encoders+0x20>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2200      	movs	r2, #0
 800284a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 800284c:	4b05      	ldr	r3, [pc, #20]	@ (8002864 <motor_reset_encoders+0x24>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2200      	movs	r2, #0
 8002852:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000328 	.word	0x20000328
 8002864:	20000370 	.word	0x20000370

08002868 <Servo_Center>:
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	8a5b      	ldrh	r3, [r3, #18]
 8002874:	4619      	mov	r1, r3
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f001 f9d1 	bl	8003c1e <Servo_WriteUS>
 800287c:	bf00      	nop
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <move_is_active>:

// =================================================================================
// P U B L I C   A P I
// =================================================================================

uint8_t move_is_active(void) {
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ms.active;
 8002888:	4b03      	ldr	r3, [pc, #12]	@ (8002898 <move_is_active+0x14>)
 800288a:	781b      	ldrb	r3, [r3, #0]
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	2000059c 	.word	0x2000059c

0800289c <move_abort>:

void move_abort(void) {
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  if (!ms.active) return;
 80028a0:	4b09      	ldr	r3, [pc, #36]	@ (80028c8 <move_abort+0x2c>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00c      	beq.n	80028c2 <move_abort+0x26>
  ms.active = 0;
 80028a8:	4b07      	ldr	r3, [pc, #28]	@ (80028c8 <move_abort+0x2c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_IDLE;
 80028ae:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <move_abort+0x2c>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	705a      	strb	r2, [r3, #1]
  control_set_target_ticks_per_dt(0, 0);
 80028b4:	2100      	movs	r1, #0
 80028b6:	2000      	movs	r0, #0
 80028b8:	f7fe fca8 	bl	800120c <control_set_target_ticks_per_dt>
  motor_stop();
 80028bc:	f7ff ff4c 	bl	8002758 <motor_stop>
 80028c0:	e000      	b.n	80028c4 <move_abort+0x28>
  if (!ms.active) return;
 80028c2:	bf00      	nop
}
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	2000059c 	.word	0x2000059c

080028cc <calculate_ackermann_speeds>:

void calculate_ackermann_speeds(float base_speed, float steer_angle_deg, int32_t* inner_speed, int32_t* outer_speed) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80028d6:	edc7 0a02 	vstr	s1, [r7, #8]
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  if (fabsf(steer_angle_deg) < 0.1f) {
 80028de:	edd7 7a02 	vldr	s15, [r7, #8]
 80028e2:	eef0 7ae7 	vabs.f32	s15, s15
 80028e6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80029a4 <calculate_ackermann_speeds+0xd8>
 80028ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f2:	d50e      	bpl.n	8002912 <calculate_ackermann_speeds+0x46>
    // Driving straight, no differential
    *inner_speed = (int32_t)lroundf(base_speed);
 80028f4:	ed97 0a03 	vldr	s0, [r7, #12]
 80028f8:	f00c f98a 	bl	800ec10 <lroundf>
 80028fc:	4602      	mov	r2, r0
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	601a      	str	r2, [r3, #0]
    *outer_speed = (int32_t)lroundf(base_speed);
 8002902:	ed97 0a03 	vldr	s0, [r7, #12]
 8002906:	f00c f983 	bl	800ec10 <lroundf>
 800290a:	4602      	mov	r2, r0
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	601a      	str	r2, [r3, #0]
    return;
 8002910:	e045      	b.n	800299e <calculate_ackermann_speeds+0xd2>
  }
  // Convert angle to radians for tan()
  float steer_angle_rad = fabsf(steer_angle_deg) * M_PI / 180.0f;
 8002912:	edd7 7a02 	vldr	s15, [r7, #8]
 8002916:	eef0 7ae7 	vabs.f32	s15, s15
 800291a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80029a8 <calculate_ackermann_speeds+0xdc>
 800291e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002922:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80029ac <calculate_ackermann_speeds+0xe0>
 8002926:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800292a:	edc7 7a07 	vstr	s15, [r7, #28]
  // 1. Calculate main turning radius
  float r_turn = WHEELBASE_CM / tanf(steer_angle_rad);
 800292e:	ed97 0a07 	vldr	s0, [r7, #28]
 8002932:	f00c f861 	bl	800e9f8 <tanf>
 8002936:	eeb0 7a40 	vmov.f32	s14, s0
 800293a:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80029b0 <calculate_ackermann_speeds+0xe4>
 800293e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002942:	edc7 7a06 	vstr	s15, [r7, #24]
  // 2. Calculate speed ratio
  float ratio = TRACK_WIDTH_CM / (2.0f * r_turn);
 8002946:	edd7 7a06 	vldr	s15, [r7, #24]
 800294a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800294e:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80029b4 <calculate_ackermann_speeds+0xe8>
 8002952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002956:	edc7 7a05 	vstr	s15, [r7, #20]
  // 3. Calculate wheel speeds
  *inner_speed = (int32_t)lroundf(base_speed * (1.0f - ratio));
 800295a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800295e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002962:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002966:	edd7 7a03 	vldr	s15, [r7, #12]
 800296a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800296e:	eeb0 0a67 	vmov.f32	s0, s15
 8002972:	f00c f94d 	bl	800ec10 <lroundf>
 8002976:	4602      	mov	r2, r0
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	601a      	str	r2, [r3, #0]
  *outer_speed = (int32_t)lroundf(base_speed * (1.0f + ratio));
 800297c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002980:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002984:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002988:	edd7 7a03 	vldr	s15, [r7, #12]
 800298c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002990:	eeb0 0a67 	vmov.f32	s0, s15
 8002994:	f00c f93c 	bl	800ec10 <lroundf>
 8002998:	4602      	mov	r2, r0
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	601a      	str	r2, [r3, #0]
}
 800299e:	3720      	adds	r7, #32
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	3dcccccd 	.word	0x3dcccccd
 80029a8:	40490fdb 	.word	0x40490fdb
 80029ac:	43340000 	.word	0x43340000
 80029b0:	4164cccd 	.word	0x4164cccd
 80029b4:	41833333 	.word	0x41833333

080029b8 <move_start_straight>:

void move_start_straight(float distance_cm) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	ed87 0a01 	vstr	s0, [r7, #4]
  // 1. Reset hardware and state
  motor_reset_encoders();
 80029c2:	f7ff ff3d 	bl	8002840 <motor_reset_encoders>
  control_sync_encoders();
 80029c6:	f7fe fc37 	bl	8001238 <control_sync_encoders>
  imu_zero_yaw(); // Ensure we start with a target heading of 0 degrees
 80029ca:	f7fe fe37 	bl	800163c <imu_zero_yaw>
  ms.active = 1;
 80029ce:	4b46      	ldr	r3, [pc, #280]	@ (8002ae8 <move_start_straight+0x130>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_STRAIGHT;
 80029d4:	4b44      	ldr	r3, [pc, #272]	@ (8002ae8 <move_start_straight+0x130>)
 80029d6:	2201      	movs	r2, #1
 80029d8:	705a      	strb	r2, [r3, #1]
  ms.dir = (distance_cm >= 0.0f) ? 1 : -1;
 80029da:	edd7 7a01 	vldr	s15, [r7, #4]
 80029de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e6:	db01      	blt.n	80029ec <move_start_straight+0x34>
 80029e8:	2201      	movs	r2, #1
 80029ea:	e001      	b.n	80029f0 <move_start_straight+0x38>
 80029ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029f0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae8 <move_start_straight+0x130>)
 80029f2:	709a      	strb	r2, [r3, #2]

  // Center steering for straight driving
  Servo_Center(&global_steer);
 80029f4:	483d      	ldr	r0, [pc, #244]	@ (8002aec <move_start_straight+0x134>)
 80029f6:	f7ff ff37 	bl	8002868 <Servo_Center>

  // 2. Calculate target distances in encoder ticks
  ms.total_ticks_abs = (int32_t)lroundf(fabsf(distance_cm) * TICKS_PER_CM);
 80029fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80029fe:	eef0 7ae7 	vabs.f32	s15, s15
 8002a02:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002af0 <move_start_straight+0x138>
 8002a06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a0e:	f00c f8ff 	bl	800ec10 <lroundf>
 8002a12:	4603      	mov	r3, r0
 8002a14:	4a34      	ldr	r2, [pc, #208]	@ (8002ae8 <move_start_straight+0x130>)
 8002a16:	6053      	str	r3, [r2, #4]
  if (ms.total_ticks_abs < 10) { // Avoid trivial movements
 8002a18:	4b33      	ldr	r3, [pc, #204]	@ (8002ae8 <move_start_straight+0x130>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b09      	cmp	r3, #9
 8002a1e:	dc03      	bgt.n	8002a28 <move_start_straight+0x70>
    ms.active = 0;
 8002a20:	4b31      	ldr	r3, [pc, #196]	@ (8002ae8 <move_start_straight+0x130>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	701a      	strb	r2, [r3, #0]
    return;
 8002a26:	e05c      	b.n	8002ae2 <move_start_straight+0x12a>
  }

  // 3. Define the motion profile key points using fixed distances (in cm)
  float accel_cm = (g_accel_dist_cm < 0.0f) ? 0.0f : g_accel_dist_cm;
 8002a28:	4b32      	ldr	r3, [pc, #200]	@ (8002af4 <move_start_straight+0x13c>)
 8002a2a:	edd3 7a00 	vldr	s15, [r3]
 8002a2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a36:	d502      	bpl.n	8002a3e <move_start_straight+0x86>
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	e001      	b.n	8002a42 <move_start_straight+0x8a>
 8002a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002af4 <move_start_straight+0x13c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	60fb      	str	r3, [r7, #12]
  float decel_cm = (g_decel_dist_cm < 0.0f) ? 0.0f : g_decel_dist_cm;
 8002a44:	4b2c      	ldr	r3, [pc, #176]	@ (8002af8 <move_start_straight+0x140>)
 8002a46:	edd3 7a00 	vldr	s15, [r3]
 8002a4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a52:	d502      	bpl.n	8002a5a <move_start_straight+0xa2>
 8002a54:	f04f 0300 	mov.w	r3, #0
 8002a58:	e001      	b.n	8002a5e <move_start_straight+0xa6>
 8002a5a:	4b27      	ldr	r3, [pc, #156]	@ (8002af8 <move_start_straight+0x140>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	60bb      	str	r3, [r7, #8]
  int32_t accel_ticks = (int32_t)lroundf(accel_cm * TICKS_PER_CM);
 8002a60:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8002af0 <move_start_straight+0x138>
 8002a64:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a70:	f00c f8ce 	bl	800ec10 <lroundf>
 8002a74:	6178      	str	r0, [r7, #20]
  int32_t decel_ticks = (int32_t)lroundf(decel_cm * TICKS_PER_CM);
 8002a76:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002af0 <move_start_straight+0x138>
 8002a7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a82:	eeb0 0a67 	vmov.f32	s0, s15
 8002a86:	f00c f8c3 	bl	800ec10 <lroundf>
 8002a8a:	6138      	str	r0, [r7, #16]
  if (accel_ticks < 0) accel_ticks = 0;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	da01      	bge.n	8002a96 <move_start_straight+0xde>
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
  if (decel_ticks < 0) decel_ticks = 0;
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	da01      	bge.n	8002aa0 <move_start_straight+0xe8>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	613b      	str	r3, [r7, #16]

  // If total distance is too short, use a symmetric triangle (accel then decel)
  if (ms.total_ticks_abs <= (accel_ticks + decel_ticks)) {
 8002aa0:	4b11      	ldr	r3, [pc, #68]	@ (8002ae8 <move_start_straight+0x130>)
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	6979      	ldr	r1, [r7, #20]
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	440b      	add	r3, r1
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	dc0c      	bgt.n	8002ac8 <move_start_straight+0x110>
    ms.accel_end_ticks   = ms.total_ticks_abs / 2;
 8002aae:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae8 <move_start_straight+0x130>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	0fda      	lsrs	r2, r3, #31
 8002ab4:	4413      	add	r3, r2
 8002ab6:	105b      	asrs	r3, r3, #1
 8002ab8:	461a      	mov	r2, r3
 8002aba:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae8 <move_start_straight+0x130>)
 8002abc:	609a      	str	r2, [r3, #8]
    ms.decel_start_ticks = ms.accel_end_ticks;
 8002abe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae8 <move_start_straight+0x130>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	4a09      	ldr	r2, [pc, #36]	@ (8002ae8 <move_start_straight+0x130>)
 8002ac4:	60d3      	str	r3, [r2, #12]
 8002ac6:	e008      	b.n	8002ada <move_start_straight+0x122>
  } else {
    ms.accel_end_ticks   = accel_ticks;
 8002ac8:	4a07      	ldr	r2, [pc, #28]	@ (8002ae8 <move_start_straight+0x130>)
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	6093      	str	r3, [r2, #8]
    ms.decel_start_ticks = ms.total_ticks_abs - decel_ticks;
 8002ace:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <move_start_straight+0x130>)
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	4a04      	ldr	r2, [pc, #16]	@ (8002ae8 <move_start_straight+0x130>)
 8002ad8:	60d3      	str	r3, [r2, #12]
  }

  // 4. Set initial speed target (zero, the tick function will handle the rest)
  control_set_target_ticks_per_dt(0, 0);
 8002ada:	2100      	movs	r1, #0
 8002adc:	2000      	movs	r0, #0
 8002ade:	f7fe fb95 	bl	800120c <control_set_target_ticks_per_dt>
}
 8002ae2:	3718      	adds	r7, #24
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	2000059c 	.word	0x2000059c
 8002aec:	20000580 	.word	0x20000580
 8002af0:	42967949 	.word	0x42967949
 8002af4:	20000004 	.word	0x20000004
 8002af8:	20000008 	.word	0x20000008

08002afc <move_start_turn>:

void move_start_turn(char dir_char)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	71fb      	strb	r3, [r7, #7]
  // Prepare state
  motor_reset_encoders();   // not strictly needed for turn, but keeps odom clean
 8002b06:	f7ff fe9b 	bl	8002840 <motor_reset_encoders>
  control_sync_encoders();
 8002b0a:	f7fe fb95 	bl	8001238 <control_sync_encoders>
  imu_zero_yaw();           // measure delta from current heading
 8002b0e:	f7fe fd95 	bl	800163c <imu_zero_yaw>
  ms.active = 1;
 8002b12:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <move_start_turn+0x118>)
 8002b14:	2201      	movs	r2, #1
 8002b16:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_TURN;
 8002b18:	4b3e      	ldr	r3, [pc, #248]	@ (8002c14 <move_start_turn+0x118>)
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	705a      	strb	r2, [r3, #1]
  // Determine turn side and drive direction
  if (dir_char == 'L') {
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b4c      	cmp	r3, #76	@ 0x4c
 8002b22:	d106      	bne.n	8002b32 <move_start_turn+0x36>
    ms.turn_sign = +1; // left
 8002b24:	4b3b      	ldr	r3, [pc, #236]	@ (8002c14 <move_start_turn+0x118>)
 8002b26:	2201      	movs	r2, #1
 8002b28:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 8002b2a:	4b3a      	ldr	r3, [pc, #232]	@ (8002c14 <move_start_turn+0x118>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	745a      	strb	r2, [r3, #17]
 8002b30:	e019      	b.n	8002b66 <move_start_turn+0x6a>
  } else if (dir_char == 'R') {
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	2b52      	cmp	r3, #82	@ 0x52
 8002b36:	d106      	bne.n	8002b46 <move_start_turn+0x4a>
    ms.turn_sign = -1; // right
 8002b38:	4b36      	ldr	r3, [pc, #216]	@ (8002c14 <move_start_turn+0x118>)
 8002b3a:	22ff      	movs	r2, #255	@ 0xff
 8002b3c:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 8002b3e:	4b35      	ldr	r3, [pc, #212]	@ (8002c14 <move_start_turn+0x118>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	745a      	strb	r2, [r3, #17]
 8002b44:	e00f      	b.n	8002b66 <move_start_turn+0x6a>
  } else if (dir_char == 'l') {
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	2b6c      	cmp	r3, #108	@ 0x6c
 8002b4a:	d106      	bne.n	8002b5a <move_start_turn+0x5e>
    ms.turn_sign = +1; // left yaw target
 8002b4c:	4b31      	ldr	r3, [pc, #196]	@ (8002c14 <move_start_turn+0x118>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8002b52:	4b30      	ldr	r3, [pc, #192]	@ (8002c14 <move_start_turn+0x118>)
 8002b54:	22ff      	movs	r2, #255	@ 0xff
 8002b56:	745a      	strb	r2, [r3, #17]
 8002b58:	e005      	b.n	8002b66 <move_start_turn+0x6a>
  } else { // 'r'
    ms.turn_sign = -1; // right yaw target
 8002b5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002c14 <move_start_turn+0x118>)
 8002b5c:	22ff      	movs	r2, #255	@ 0xff
 8002b5e:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8002b60:	4b2c      	ldr	r3, [pc, #176]	@ (8002c14 <move_start_turn+0x118>)
 8002b62:	22ff      	movs	r2, #255	@ 0xff
 8002b64:	745a      	strb	r2, [r3, #17]
  }
  ms.yaw_target_deg = TURN_YAW_TARGET_DEG * (float)ms.turn_sign;
 8002b66:	4b2b      	ldr	r3, [pc, #172]	@ (8002c14 <move_start_turn+0x118>)
 8002b68:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b74:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002c18 <move_start_turn+0x11c>
 8002b78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7c:	4b25      	ldr	r3, [pc, #148]	@ (8002c14 <move_start_turn+0x118>)
 8002b7e:	edc3 7a05 	vstr	s15, [r3, #20]

  // Set steering angle for Ackermann turn
  float steer_angle = (ms.turn_sign > 0) ? -STEER_ANGLE_MAG : +STEER_ANGLE_MAG; // negative=left
 8002b82:	4b24      	ldr	r3, [pc, #144]	@ (8002c14 <move_start_turn+0x118>)
 8002b84:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	dd01      	ble.n	8002b90 <move_start_turn+0x94>
 8002b8c:	4b23      	ldr	r3, [pc, #140]	@ (8002c1c <move_start_turn+0x120>)
 8002b8e:	e000      	b.n	8002b92 <move_start_turn+0x96>
 8002b90:	4b23      	ldr	r3, [pc, #140]	@ (8002c20 <move_start_turn+0x124>)
 8002b92:	61fb      	str	r3, [r7, #28]
  // When reversing, to achieve the same yaw direction, steering must be opposite
  if (ms.drive_sign < 0) steer_angle = -steer_angle;
 8002b94:	4b1f      	ldr	r3, [pc, #124]	@ (8002c14 <move_start_turn+0x118>)
 8002b96:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	da05      	bge.n	8002baa <move_start_turn+0xae>
 8002b9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ba2:	eef1 7a67 	vneg.f32	s15, s15
 8002ba6:	edc7 7a07 	vstr	s15, [r7, #28]
  Servo_WriteAngle(&global_steer, steer_angle);
 8002baa:	ed97 0a07 	vldr	s0, [r7, #28]
 8002bae:	481d      	ldr	r0, [pc, #116]	@ (8002c24 <move_start_turn+0x128>)
 8002bb0:	f001 f880 	bl	8003cb4 <Servo_WriteAngle>

  // --- NEW CALCULATION ---
  int32_t inner_v, outer_v;
  // NOTE: We use the magnitude of the steer angle for the calculation
  calculate_ackermann_speeds(TURN_BASE_TICKS_PER_DT, STEER_ANGLE_MAG, &inner_v, &outer_v);
 8002bb4:	f107 020c 	add.w	r2, r7, #12
 8002bb8:	f107 0310 	add.w	r3, r7, #16
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8002c28 <move_start_turn+0x12c>
 8002bc4:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8002bc8:	f7ff fe80 	bl	80028cc <calculate_ackermann_speeds>

  int32_t left_v, right_v;
  if (ms.turn_sign > 0) { // Turning Left
 8002bcc:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <move_start_turn+0x118>)
 8002bce:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	dd04      	ble.n	8002be0 <move_start_turn+0xe4>
      left_v = inner_v;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	61bb      	str	r3, [r7, #24]
      right_v = outer_v;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	617b      	str	r3, [r7, #20]
 8002bde:	e003      	b.n	8002be8 <move_start_turn+0xec>
  } else { // Turning Right
      left_v = outer_v;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	61bb      	str	r3, [r7, #24]
      right_v = inner_v;
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	617b      	str	r3, [r7, #20]
  }

  // Apply drive direction
  control_set_target_ticks_per_dt(left_v * ms.drive_sign, right_v * ms.drive_sign);
 8002be8:	4b0a      	ldr	r3, [pc, #40]	@ (8002c14 <move_start_turn+0x118>)
 8002bea:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	fb03 f202 	mul.w	r2, r3, r2
 8002bf6:	4b07      	ldr	r3, [pc, #28]	@ (8002c14 <move_start_turn+0x118>)
 8002bf8:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	fb01 f303 	mul.w	r3, r1, r3
 8002c04:	4619      	mov	r1, r3
 8002c06:	4610      	mov	r0, r2
 8002c08:	f7fe fb00 	bl	800120c <control_set_target_ticks_per_dt>
}
 8002c0c:	bf00      	nop
 8002c0e:	3720      	adds	r7, #32
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	2000059c 	.word	0x2000059c
 8002c18:	42b40000 	.word	0x42b40000
 8002c1c:	c2c80000 	.word	0xc2c80000
 8002c20:	42c80000 	.word	0x42c80000
 8002c24:	20000580 	.word	0x20000580
 8002c28:	42c80000 	.word	0x42c80000

08002c2c <move_tick_100Hz>:


// Call this function at exactly 100 Hz (every 10ms)
void move_tick_100Hz(void) {
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b094      	sub	sp, #80	@ 0x50
 8002c30:	af00      	add	r7, sp, #0
  if (!ms.active) return;
 8002c32:	4bb8      	ldr	r3, [pc, #736]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 8167 	beq.w	8002f0a <move_tick_100Hz+0x2de>

  // 1. Update IMU yaw at 100 Hz for both modes
  imu_update_yaw_100Hz();
 8002c3c:	f7fe fd0c 	bl	8001658 <imu_update_yaw_100Hz>
  float current_yaw = imu_get_yaw();
 8002c40:	f7fe fcee 	bl	8001620 <imu_get_yaw>
 8002c44:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

  // Branch by mode
  if (ms.mode == MOVE_TURN) {
 8002c48:	4bb2      	ldr	r3, [pc, #712]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002c4a:	785b      	ldrb	r3, [r3, #1]
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d16f      	bne.n	8002d30 <move_tick_100Hz+0x104>
    // Compute remaining angle to target
    float err = ms.yaw_target_deg - current_yaw; // degrees
 8002c50:	4bb0      	ldr	r3, [pc, #704]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002c52:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c56:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c5e:	edc7 7a05 	vstr	s15, [r7, #20]

    // If within tolerance, stop
    if (fabsf(err) <= TURN_YAW_TOLERANCE_DEG) {
 8002c62:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c66:	eef0 7ae7 	vabs.f32	s15, s15
 8002c6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c76:	d812      	bhi.n	8002c9e <move_tick_100Hz+0x72>
      ms.active = 0;
 8002c78:	4ba6      	ldr	r3, [pc, #664]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
      ms.mode = MOVE_IDLE;
 8002c7e:	4ba5      	ldr	r3, [pc, #660]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	705a      	strb	r2, [r3, #1]
      control_set_target_ticks_per_dt(0, 0);
 8002c84:	2100      	movs	r1, #0
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7fe fac0 	bl	800120c <control_set_target_ticks_per_dt>
      // Center steering on completion
      Servo_Center(&global_steer);
 8002c8c:	48a2      	ldr	r0, [pc, #648]	@ (8002f18 <move_tick_100Hz+0x2ec>)
 8002c8e:	f7ff fdeb 	bl	8002868 <Servo_Center>
      motor_brake_ms(50);
 8002c92:	2032      	movs	r0, #50	@ 0x32
 8002c94:	f7ff fd7c 	bl	8002790 <motor_brake_ms>
      motor_stop();
 8002c98:	f7ff fd5e 	bl	8002758 <motor_stop>
      return;
 8002c9c:	e136      	b.n	8002f0c <move_tick_100Hz+0x2e0>
    }

    // Scale per-wheel ticks as we approach target for smooth stop
    int32_t base = TURN_BASE_TICKS_PER_DT;
 8002c9e:	230a      	movs	r3, #10
 8002ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float aerr = fabsf(err);
 8002ca2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ca6:	eef0 7ae7 	vabs.f32	s15, s15
 8002caa:	edc7 7a04 	vstr	s15, [r7, #16]
    if (aerr < TURN_YAW_SLOW_BAND_DEG) {
 8002cae:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cb2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002cb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cbe:	d522      	bpl.n	8002d06 <move_tick_100Hz+0xda>
      float scale = aerr / TURN_YAW_SLOW_BAND_DEG; // 1 -> 0 as we approach
 8002cc0:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cc4:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8002cc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ccc:	edc7 7a03 	vstr	s15, [r7, #12]
      int32_t slow = (int32_t)lroundf((float)TURN_BASE_TICKS_PER_DT * scale);
 8002cd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002cd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cdc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ce0:	f00b ff96 	bl	800ec10 <lroundf>
 8002ce4:	64b8      	str	r0, [r7, #72]	@ 0x48
      if (slow < TURN_MIN_TICKS_PER_DT) slow = TURN_MIN_TICKS_PER_DT;
 8002ce6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce8:	ee07 3a90 	vmov	s15, r3
 8002cec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cf0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfc:	d501      	bpl.n	8002d02 <move_tick_100Hz+0xd6>
 8002cfe:	2305      	movs	r3, #5
 8002d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      base = slow;
 8002d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    int32_t left  = base * ms.drive_sign;
 8002d06:	4b83      	ldr	r3, [pc, #524]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002d08:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d10:	fb02 f303 	mul.w	r3, r2, r3
 8002d14:	60bb      	str	r3, [r7, #8]
    int32_t right = base * ms.drive_sign;
 8002d16:	4b7f      	ldr	r3, [pc, #508]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002d18:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d20:	fb02 f303 	mul.w	r3, r2, r3
 8002d24:	607b      	str	r3, [r7, #4]
    control_set_target_ticks_per_dt(left, right);
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	68b8      	ldr	r0, [r7, #8]
 8002d2a:	f7fe fa6f 	bl	800120c <control_set_target_ticks_per_dt>
    return;
 8002d2e:	e0ed      	b.n	8002f0c <move_tick_100Hz+0x2e0>
  }

  // --- Straight mode ---
  // Use the average of both encoders for a robust distance measurement
  int32_t left_ticks = motor_get_left_encoder_counts();
 8002d30:	f7ff fd6a 	bl	8002808 <motor_get_left_encoder_counts>
 8002d34:	6338      	str	r0, [r7, #48]	@ 0x30
  int32_t right_ticks = motor_get_right_encoder_counts();
 8002d36:	f7ff fd75 	bl	8002824 <motor_get_right_encoder_counts>
 8002d3a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  int32_t distance_travelled_ticks = (abs(left_ticks) + abs(right_ticks)) / 2;
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d3e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002d42:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bfb8      	it	lt
 8002d4c:	425b      	neglt	r3, r3
 8002d4e:	4413      	add	r3, r2
 8002d50:	0fda      	lsrs	r2, r3, #31
 8002d52:	4413      	add	r3, r2
 8002d54:	105b      	asrs	r3, r3, #1
 8002d56:	62bb      	str	r3, [r7, #40]	@ 0x28

  // 2. Check for completion
  if (distance_travelled_ticks >= ms.total_ticks_abs) {
 8002d58:	4b6e      	ldr	r3, [pc, #440]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	db0c      	blt.n	8002d7c <move_tick_100Hz+0x150>
    ms.active = 0;
 8002d62:	4b6c      	ldr	r3, [pc, #432]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	701a      	strb	r2, [r3, #0]
    control_set_target_ticks_per_dt(0, 0);
 8002d68:	2100      	movs	r1, #0
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	f7fe fa4e 	bl	800120c <control_set_target_ticks_per_dt>
    motor_brake_ms(80); // Apply a short active brake for a crisp stop
 8002d70:	2050      	movs	r0, #80	@ 0x50
 8002d72:	f7ff fd0d 	bl	8002790 <motor_brake_ms>
    motor_stop();       // Ensure H-bridge is off after braking
 8002d76:	f7ff fcef 	bl	8002758 <motor_stop>
    return;
 8002d7a:	e0c7      	b.n	8002f0c <move_tick_100Hz+0x2e0>
  }

  // 3. Determine target base speed based on position in the trapezoidal profile
  float target_base_speed_ticks;

  if (distance_travelled_ticks < ms.accel_end_ticks) {
 8002d7c:	4b65      	ldr	r3, [pc, #404]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d82:	429a      	cmp	r2, r3
 8002d84:	da1b      	bge.n	8002dbe <move_tick_100Hz+0x192>
    // --- ACCELERATION PHASE ---
    float progress = (float)distance_travelled_ticks / (float)ms.accel_end_ticks;
 8002d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d88:	ee07 3a90 	vmov	s15, r3
 8002d8c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d90:	4b60      	ldr	r3, [pc, #384]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	ee07 3a90 	vmov	s15, r3
 8002d98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002da0:	edc7 7a08 	vstr	s15, [r7, #32]
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8002da4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002da8:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002dac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002db4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002db8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002dbc:	e028      	b.n	8002e10 <move_tick_100Hz+0x1e4>
  }
  else if (distance_travelled_ticks > ms.decel_start_ticks) {
 8002dbe:	4b55      	ldr	r3, [pc, #340]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	dd21      	ble.n	8002e0c <move_tick_100Hz+0x1e0>
    // --- DECELERATION PHASE ---
    float progress = (float)(ms.total_ticks_abs - distance_travelled_ticks) / (float)(ms.total_ticks_abs - ms.decel_start_ticks);
 8002dc8:	4b52      	ldr	r3, [pc, #328]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	ee07 3a90 	vmov	s15, r3
 8002dd4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002dd8:	4b4e      	ldr	r3, [pc, #312]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	4b4d      	ldr	r3, [pc, #308]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8002df2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002df6:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002dfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dfe:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002e02:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e06:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002e0a:	e001      	b.n	8002e10 <move_tick_100Hz+0x1e4>
  }
  else {
    // --- CRUISE PHASE ---
    target_base_speed_ticks = V_MAX_TICKS_PER_DT;
 8002e0c:	4b43      	ldr	r3, [pc, #268]	@ (8002f1c <move_tick_100Hz+0x2f0>)
 8002e0e:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  // Ensure speed never drops below minimum while moving
  if (target_base_speed_ticks < V_MIN_TICKS_PER_DT) {
 8002e10:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e14:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e20:	d501      	bpl.n	8002e26 <move_tick_100Hz+0x1fa>
    target_base_speed_ticks = V_MIN_TICKS_PER_DT;
 8002e22:	4b3f      	ldr	r3, [pc, #252]	@ (8002f20 <move_tick_100Hz+0x2f4>)
 8002e24:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  // 4) Respect remaining distance so we don't command more ticks than available
  int32_t remaining_ticks = ms.total_ticks_abs - distance_travelled_ticks;
 8002e26:	4b3b      	ldr	r3, [pc, #236]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  if (remaining_ticks < 0) remaining_ticks = 0;
 8002e30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	da01      	bge.n	8002e3a <move_tick_100Hz+0x20e>
 8002e36:	2300      	movs	r3, #0
 8002e38:	643b      	str	r3, [r7, #64]	@ 0x40
  int32_t base_ticks = (int32_t)lroundf(target_base_speed_ticks);
 8002e3a:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002e3e:	f00b fee7 	bl	800ec10 <lroundf>
 8002e42:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (base_ticks > remaining_ticks) base_ticks = remaining_ticks;
 8002e44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	dd01      	ble.n	8002e50 <move_tick_100Hz+0x224>
 8002e4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (base_ticks < 0) base_ticks = 0;
 8002e50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	da01      	bge.n	8002e5a <move_tick_100Hz+0x22e>
 8002e56:	2300      	movs	r3, #0
 8002e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (base_ticks == 0 && remaining_ticks > 0) base_ticks = 1; // ensure progress
 8002e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d104      	bne.n	8002e6a <move_tick_100Hz+0x23e>
 8002e60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	dd01      	ble.n	8002e6a <move_tick_100Hz+0x23e>
 8002e66:	2301      	movs	r3, #1
 8002e68:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // 5) Calculate yaw correction, clamp so both sides remain non-negative
  // Invert sign so that positive yaw (left of target) reduces right speed and increases left
  int32_t yaw_bias = -(int32_t)lroundf(current_yaw * YAW_KP_TICKS_PER_DEG);
 8002e6a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002e6e:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8002e72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e76:	eeb0 0a67 	vmov.f32	s0, s15
 8002e7a:	f00b fec9 	bl	800ec10 <lroundf>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	425b      	negs	r3, r3
 8002e82:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (yaw_bias > base_ticks/2) yaw_bias = base_ticks/2;
 8002e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e86:	0fda      	lsrs	r2, r3, #31
 8002e88:	4413      	add	r3, r2
 8002e8a:	105b      	asrs	r3, r3, #1
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e90:	4293      	cmp	r3, r2
 8002e92:	dd04      	ble.n	8002e9e <move_tick_100Hz+0x272>
 8002e94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e96:	0fda      	lsrs	r2, r3, #31
 8002e98:	4413      	add	r3, r2
 8002e9a:	105b      	asrs	r3, r3, #1
 8002e9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (yaw_bias < -(base_ticks/2)) yaw_bias = -(base_ticks/2);
 8002e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ea0:	0fda      	lsrs	r2, r3, #31
 8002ea2:	4413      	add	r3, r2
 8002ea4:	105b      	asrs	r3, r3, #1
 8002ea6:	425b      	negs	r3, r3
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eac:	4293      	cmp	r3, r2
 8002eae:	da05      	bge.n	8002ebc <move_tick_100Hz+0x290>
 8002eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eb2:	0fda      	lsrs	r2, r3, #31
 8002eb4:	4413      	add	r3, r2
 8002eb6:	105b      	asrs	r3, r3, #1
 8002eb8:	425b      	negs	r3, r3
 8002eba:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  // 6) Combine base and yaw correction
  int32_t left_target_ticks  = base_ticks - (yaw_bias * ms.dir);
 8002ebc:	4b15      	ldr	r3, [pc, #84]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002ebe:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec6:	fb02 f303 	mul.w	r3, r2, r3
 8002eca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	61fb      	str	r3, [r7, #28]
  int32_t right_target_ticks = base_ticks + (yaw_bias * ms.dir);
 8002ed0:	4b10      	ldr	r3, [pc, #64]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002ed2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eda:	fb02 f303 	mul.w	r3, r2, r3
 8002ede:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ee0:	4413      	add	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]

  // 6. Set the targets for the low-level PID speed controllers
  control_set_target_ticks_per_dt(left_target_ticks * ms.dir, right_target_ticks * ms.dir);
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002ee6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002eea:	461a      	mov	r2, r3
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	fb03 f202 	mul.w	r2, r3, r2
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <move_tick_100Hz+0x2e8>)
 8002ef4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002ef8:	4619      	mov	r1, r3
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	fb01 f303 	mul.w	r3, r1, r3
 8002f00:	4619      	mov	r1, r3
 8002f02:	4610      	mov	r0, r2
 8002f04:	f7fe f982 	bl	800120c <control_set_target_ticks_per_dt>
 8002f08:	e000      	b.n	8002f0c <move_tick_100Hz+0x2e0>
  if (!ms.active) return;
 8002f0a:	bf00      	nop
}
 8002f0c:	3750      	adds	r7, #80	@ 0x50
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	2000059c 	.word	0x2000059c
 8002f18:	20000580 	.word	0x20000580
 8002f1c:	41f00000 	.word	0x41f00000
 8002f20:	40a00000 	.word	0x40a00000

08002f24 <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	71fb      	strb	r3, [r7, #7]
 8002f2e:	e026      	b.n	8002f7e <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	3b50      	subs	r3, #80	@ 0x50
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2100      	movs	r1, #0
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 f82b 	bl	8002f94 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8002f3e:	2100      	movs	r1, #0
 8002f40:	2000      	movs	r0, #0
 8002f42:	f000 f827 	bl	8002f94 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8002f46:	2100      	movs	r1, #0
 8002f48:	2010      	movs	r0, #16
 8002f4a:	f000 f823 	bl	8002f94 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8002f4e:	2300      	movs	r3, #0
 8002f50:	71bb      	strb	r3, [r7, #6]
 8002f52:	e00d      	b.n	8002f70 <OLED_Refresh_Gram+0x4c>
 8002f54:	79ba      	ldrb	r2, [r7, #6]
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	490d      	ldr	r1, [pc, #52]	@ (8002f90 <OLED_Refresh_Gram+0x6c>)
 8002f5a:	00d2      	lsls	r2, r2, #3
 8002f5c:	440a      	add	r2, r1
 8002f5e:	4413      	add	r3, r2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2101      	movs	r1, #1
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 f815 	bl	8002f94 <OLED_WR_Byte>
 8002f6a:	79bb      	ldrb	r3, [r7, #6]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	71bb      	strb	r3, [r7, #6]
 8002f70:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	daed      	bge.n	8002f54 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	71fb      	strb	r3, [r7, #7]
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	2b07      	cmp	r3, #7
 8002f82:	d9d5      	bls.n	8002f30 <OLED_Refresh_Gram+0xc>
	}   
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	200005b4 	.word	0x200005b4

08002f94 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	460a      	mov	r2, r1
 8002f9e:	71fb      	strb	r3, [r7, #7]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8002fa4:	79bb      	ldrb	r3, [r7, #6]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d006      	beq.n	8002fb8 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8002faa:	2201      	movs	r2, #1
 8002fac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002fb0:	481e      	ldr	r0, [pc, #120]	@ (800302c <OLED_WR_Byte+0x98>)
 8002fb2:	f001 feab 	bl	8004d0c <HAL_GPIO_WritePin>
 8002fb6:	e005      	b.n	8002fc4 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002fbe:	481b      	ldr	r0, [pc, #108]	@ (800302c <OLED_WR_Byte+0x98>)
 8002fc0:	f001 fea4 	bl	8004d0c <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	73fb      	strb	r3, [r7, #15]
 8002fc8:	e022      	b.n	8003010 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002fd0:	4816      	ldr	r0, [pc, #88]	@ (800302c <OLED_WR_Byte+0x98>)
 8002fd2:	f001 fe9b 	bl	8004d0c <HAL_GPIO_WritePin>
		if(dat&0x80)
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	da06      	bge.n	8002fec <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002fe4:	4811      	ldr	r0, [pc, #68]	@ (800302c <OLED_WR_Byte+0x98>)
 8002fe6:	f001 fe91 	bl	8004d0c <HAL_GPIO_WritePin>
 8002fea:	e005      	b.n	8002ff8 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002fec:	2200      	movs	r2, #0
 8002fee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ff2:	480e      	ldr	r0, [pc, #56]	@ (800302c <OLED_WR_Byte+0x98>)
 8002ff4:	f001 fe8a 	bl	8004d0c <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002ffe:	480b      	ldr	r0, [pc, #44]	@ (800302c <OLED_WR_Byte+0x98>)
 8003000:	f001 fe84 	bl	8004d0c <HAL_GPIO_WritePin>
		dat<<=1;   
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800300a:	7bfb      	ldrb	r3, [r7, #15]
 800300c:	3301      	adds	r3, #1
 800300e:	73fb      	strb	r3, [r7, #15]
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	2b07      	cmp	r3, #7
 8003014:	d9d9      	bls.n	8002fca <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8003016:	2201      	movs	r2, #1
 8003018:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800301c:	4803      	ldr	r0, [pc, #12]	@ (800302c <OLED_WR_Byte+0x98>)
 800301e:	f001 fe75 	bl	8004d0c <HAL_GPIO_WritePin>
} 
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40020c00 	.word	0x40020c00

08003030 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8003036:	2300      	movs	r3, #0
 8003038:	71fb      	strb	r3, [r7, #7]
 800303a:	e014      	b.n	8003066 <OLED_Clear+0x36>
 800303c:	2300      	movs	r3, #0
 800303e:	71bb      	strb	r3, [r7, #6]
 8003040:	e00a      	b.n	8003058 <OLED_Clear+0x28>
 8003042:	79ba      	ldrb	r2, [r7, #6]
 8003044:	79fb      	ldrb	r3, [r7, #7]
 8003046:	490c      	ldr	r1, [pc, #48]	@ (8003078 <OLED_Clear+0x48>)
 8003048:	00d2      	lsls	r2, r2, #3
 800304a:	440a      	add	r2, r1
 800304c:	4413      	add	r3, r2
 800304e:	2200      	movs	r2, #0
 8003050:	701a      	strb	r2, [r3, #0]
 8003052:	79bb      	ldrb	r3, [r7, #6]
 8003054:	3301      	adds	r3, #1
 8003056:	71bb      	strb	r3, [r7, #6]
 8003058:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	daf0      	bge.n	8003042 <OLED_Clear+0x12>
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	3301      	adds	r3, #1
 8003064:	71fb      	strb	r3, [r7, #7]
 8003066:	79fb      	ldrb	r3, [r7, #7]
 8003068:	2b07      	cmp	r3, #7
 800306a:	d9e7      	bls.n	800303c <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 800306c:	f7ff ff5a 	bl	8002f24 <OLED_Refresh_Gram>
}
 8003070:	bf00      	nop
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	200005b4 	.word	0x200005b4

0800307c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	71fb      	strb	r3, [r7, #7]
 8003086:	460b      	mov	r3, r1
 8003088:	71bb      	strb	r3, [r7, #6]
 800308a:	4613      	mov	r3, r2
 800308c:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	2b00      	cmp	r3, #0
 8003098:	db41      	blt.n	800311e <OLED_DrawPoint+0xa2>
 800309a:	79bb      	ldrb	r3, [r7, #6]
 800309c:	2b3f      	cmp	r3, #63	@ 0x3f
 800309e:	d83e      	bhi.n	800311e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80030a0:	79bb      	ldrb	r3, [r7, #6]
 80030a2:	08db      	lsrs	r3, r3, #3
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f1c3 0307 	rsb	r3, r3, #7
 80030aa:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80030ac:	79bb      	ldrb	r3, [r7, #6]
 80030ae:	f003 0307 	and.w	r3, r3, #7
 80030b2:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80030b4:	7b7b      	ldrb	r3, [r7, #13]
 80030b6:	f1c3 0307 	rsb	r3, r3, #7
 80030ba:	2201      	movs	r2, #1
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80030c2:	797b      	ldrb	r3, [r7, #5]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d012      	beq.n	80030ee <OLED_DrawPoint+0x72>
 80030c8:	79fa      	ldrb	r2, [r7, #7]
 80030ca:	7bbb      	ldrb	r3, [r7, #14]
 80030cc:	4917      	ldr	r1, [pc, #92]	@ (800312c <OLED_DrawPoint+0xb0>)
 80030ce:	00d2      	lsls	r2, r2, #3
 80030d0:	440a      	add	r2, r1
 80030d2:	4413      	add	r3, r2
 80030d4:	7818      	ldrb	r0, [r3, #0]
 80030d6:	79fa      	ldrb	r2, [r7, #7]
 80030d8:	7bbb      	ldrb	r3, [r7, #14]
 80030da:	7bf9      	ldrb	r1, [r7, #15]
 80030dc:	4301      	orrs	r1, r0
 80030de:	b2c8      	uxtb	r0, r1
 80030e0:	4912      	ldr	r1, [pc, #72]	@ (800312c <OLED_DrawPoint+0xb0>)
 80030e2:	00d2      	lsls	r2, r2, #3
 80030e4:	440a      	add	r2, r1
 80030e6:	4413      	add	r3, r2
 80030e8:	4602      	mov	r2, r0
 80030ea:	701a      	strb	r2, [r3, #0]
 80030ec:	e018      	b.n	8003120 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 80030ee:	79fa      	ldrb	r2, [r7, #7]
 80030f0:	7bbb      	ldrb	r3, [r7, #14]
 80030f2:	490e      	ldr	r1, [pc, #56]	@ (800312c <OLED_DrawPoint+0xb0>)
 80030f4:	00d2      	lsls	r2, r2, #3
 80030f6:	440a      	add	r2, r1
 80030f8:	4413      	add	r3, r2
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	b25a      	sxtb	r2, r3
 80030fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003102:	43db      	mvns	r3, r3
 8003104:	b25b      	sxtb	r3, r3
 8003106:	4013      	ands	r3, r2
 8003108:	b259      	sxtb	r1, r3
 800310a:	79fa      	ldrb	r2, [r7, #7]
 800310c:	7bbb      	ldrb	r3, [r7, #14]
 800310e:	b2c8      	uxtb	r0, r1
 8003110:	4906      	ldr	r1, [pc, #24]	@ (800312c <OLED_DrawPoint+0xb0>)
 8003112:	00d2      	lsls	r2, r2, #3
 8003114:	440a      	add	r2, r1
 8003116:	4413      	add	r3, r2
 8003118:	4602      	mov	r2, r0
 800311a:	701a      	strb	r2, [r3, #0]
 800311c:	e000      	b.n	8003120 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800311e:	bf00      	nop
}
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	200005b4 	.word	0x200005b4

08003130 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	4604      	mov	r4, r0
 8003138:	4608      	mov	r0, r1
 800313a:	4611      	mov	r1, r2
 800313c:	461a      	mov	r2, r3
 800313e:	4623      	mov	r3, r4
 8003140:	71fb      	strb	r3, [r7, #7]
 8003142:	4603      	mov	r3, r0
 8003144:	71bb      	strb	r3, [r7, #6]
 8003146:	460b      	mov	r3, r1
 8003148:	717b      	strb	r3, [r7, #5]
 800314a:	4613      	mov	r3, r2
 800314c:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800314e:	79bb      	ldrb	r3, [r7, #6]
 8003150:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8003152:	797b      	ldrb	r3, [r7, #5]
 8003154:	3b20      	subs	r3, #32
 8003156:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8003158:	2300      	movs	r3, #0
 800315a:	73bb      	strb	r3, [r7, #14]
 800315c:	e04d      	b.n	80031fa <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800315e:	793b      	ldrb	r3, [r7, #4]
 8003160:	2b0c      	cmp	r3, #12
 8003162:	d10b      	bne.n	800317c <OLED_ShowChar+0x4c>
 8003164:	797a      	ldrb	r2, [r7, #5]
 8003166:	7bb9      	ldrb	r1, [r7, #14]
 8003168:	4828      	ldr	r0, [pc, #160]	@ (800320c <OLED_ShowChar+0xdc>)
 800316a:	4613      	mov	r3, r2
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	4413      	add	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	4403      	add	r3, r0
 8003174:	440b      	add	r3, r1
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	73fb      	strb	r3, [r7, #15]
 800317a:	e007      	b.n	800318c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 800317c:	797a      	ldrb	r2, [r7, #5]
 800317e:	7bbb      	ldrb	r3, [r7, #14]
 8003180:	4923      	ldr	r1, [pc, #140]	@ (8003210 <OLED_ShowChar+0xe0>)
 8003182:	0112      	lsls	r2, r2, #4
 8003184:	440a      	add	r2, r1
 8003186:	4413      	add	r3, r2
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800318c:	2300      	movs	r3, #0
 800318e:	737b      	strb	r3, [r7, #13]
 8003190:	e02d      	b.n	80031ee <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8003192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003196:	2b00      	cmp	r3, #0
 8003198:	da07      	bge.n	80031aa <OLED_ShowChar+0x7a>
 800319a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800319e:	79b9      	ldrb	r1, [r7, #6]
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ff6a 	bl	800307c <OLED_DrawPoint>
 80031a8:	e00c      	b.n	80031c4 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80031aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	bf0c      	ite	eq
 80031b2:	2301      	moveq	r3, #1
 80031b4:	2300      	movne	r3, #0
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	461a      	mov	r2, r3
 80031ba:	79b9      	ldrb	r1, [r7, #6]
 80031bc:	79fb      	ldrb	r3, [r7, #7]
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff ff5c 	bl	800307c <OLED_DrawPoint>
			temp<<=1;
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
			y++;
 80031ca:	79bb      	ldrb	r3, [r7, #6]
 80031cc:	3301      	adds	r3, #1
 80031ce:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80031d0:	79ba      	ldrb	r2, [r7, #6]
 80031d2:	7b3b      	ldrb	r3, [r7, #12]
 80031d4:	1ad2      	subs	r2, r2, r3
 80031d6:	793b      	ldrb	r3, [r7, #4]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d105      	bne.n	80031e8 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80031dc:	7b3b      	ldrb	r3, [r7, #12]
 80031de:	71bb      	strb	r3, [r7, #6]
				x++;
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	3301      	adds	r3, #1
 80031e4:	71fb      	strb	r3, [r7, #7]
				break;
 80031e6:	e005      	b.n	80031f4 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80031e8:	7b7b      	ldrb	r3, [r7, #13]
 80031ea:	3301      	adds	r3, #1
 80031ec:	737b      	strb	r3, [r7, #13]
 80031ee:	7b7b      	ldrb	r3, [r7, #13]
 80031f0:	2b07      	cmp	r3, #7
 80031f2:	d9ce      	bls.n	8003192 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 80031f4:	7bbb      	ldrb	r3, [r7, #14]
 80031f6:	3301      	adds	r3, #1
 80031f8:	73bb      	strb	r3, [r7, #14]
 80031fa:	7bba      	ldrb	r2, [r7, #14]
 80031fc:	793b      	ldrb	r3, [r7, #4]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d3ad      	bcc.n	800315e <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8003202:	bf00      	nop
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	bd90      	pop	{r4, r7, pc}
 800320c:	0800f6e0 	.word	0x0800f6e0
 8003210:	0800fb54 	.word	0x0800fb54

08003214 <oled_pow>:

uint32_t oled_pow(uint8_t m,uint8_t n)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	460a      	mov	r2, r1
 800321e:	71fb      	strb	r3, [r7, #7]
 8003220:	4613      	mov	r3, r2
 8003222:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;	 
 8003224:	2301      	movs	r3, #1
 8003226:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 8003228:	e004      	b.n	8003234 <oled_pow+0x20>
 800322a:	79fa      	ldrb	r2, [r7, #7]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	79bb      	ldrb	r3, [r7, #6]
 8003236:	1e5a      	subs	r2, r3, #1
 8003238:	71ba      	strb	r2, [r7, #6]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f5      	bne.n	800322a <oled_pow+0x16>
	return result;
 800323e:	68fb      	ldr	r3, [r7, #12]
}
 8003240:	4618      	mov	r0, r3
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <OLED_ShowNumber>:

/**************************************************************************
Show Two Number
**************************************************************************/
void OLED_ShowNumber(uint8_t x,uint8_t y,uint32_t num,uint8_t len,uint8_t size)
{         	
 800324c:	b590      	push	{r4, r7, lr}
 800324e:	b087      	sub	sp, #28
 8003250:	af02      	add	r7, sp, #8
 8003252:	603a      	str	r2, [r7, #0]
 8003254:	461a      	mov	r2, r3
 8003256:	4603      	mov	r3, r0
 8003258:	71fb      	strb	r3, [r7, #7]
 800325a:	460b      	mov	r3, r1
 800325c:	71bb      	strb	r3, [r7, #6]
 800325e:	4613      	mov	r3, r2
 8003260:	717b      	strb	r3, [r7, #5]
	uint8_t t,temp;
	uint8_t enshow=0;						   
 8003262:	2300      	movs	r3, #0
 8003264:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]
 800326a:	e051      	b.n	8003310 <OLED_ShowNumber+0xc4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 800326c:	797a      	ldrb	r2, [r7, #5]
 800326e:	7bfb      	ldrb	r3, [r7, #15]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b2db      	uxtb	r3, r3
 8003278:	4619      	mov	r1, r3
 800327a:	200a      	movs	r0, #10
 800327c:	f7ff ffca 	bl	8003214 <oled_pow>
 8003280:	4602      	mov	r2, r0
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	fbb3 f1f2 	udiv	r1, r3, r2
 8003288:	4b26      	ldr	r3, [pc, #152]	@ (8003324 <OLED_ShowNumber+0xd8>)
 800328a:	fba3 2301 	umull	r2, r3, r3, r1
 800328e:	08da      	lsrs	r2, r3, #3
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	1aca      	subs	r2, r1, r3
 800329a:	4613      	mov	r3, r2
 800329c:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 800329e:	7bbb      	ldrb	r3, [r7, #14]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d11d      	bne.n	80032e0 <OLED_ShowNumber+0x94>
 80032a4:	7bfa      	ldrb	r2, [r7, #15]
 80032a6:	797b      	ldrb	r3, [r7, #5]
 80032a8:	3b01      	subs	r3, #1
 80032aa:	429a      	cmp	r2, r3
 80032ac:	da18      	bge.n	80032e0 <OLED_ShowNumber+0x94>
		{
			if(temp==0)
 80032ae:	7b7b      	ldrb	r3, [r7, #13]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d113      	bne.n	80032dc <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ',size,1);
 80032b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032b8:	085b      	lsrs	r3, r3, #1
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	7bfa      	ldrb	r2, [r7, #15]
 80032be:	fb12 f303 	smulbb	r3, r2, r3
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	4413      	add	r3, r2
 80032c8:	b2d8      	uxtb	r0, r3
 80032ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032ce:	79b9      	ldrb	r1, [r7, #6]
 80032d0:	2201      	movs	r2, #1
 80032d2:	9200      	str	r2, [sp, #0]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f7ff ff2b 	bl	8003130 <OLED_ShowChar>
				continue;
 80032da:	e016      	b.n	800330a <OLED_ShowNumber+0xbe>
			}else enshow=1; 
 80032dc:	2301      	movs	r3, #1
 80032de:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0',size,1); 
 80032e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032e4:	085b      	lsrs	r3, r3, #1
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	7bfa      	ldrb	r2, [r7, #15]
 80032ea:	fb12 f303 	smulbb	r3, r2, r3
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	79fb      	ldrb	r3, [r7, #7]
 80032f2:	4413      	add	r3, r2
 80032f4:	b2d8      	uxtb	r0, r3
 80032f6:	7b7b      	ldrb	r3, [r7, #13]
 80032f8:	3330      	adds	r3, #48	@ 0x30
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003300:	79b9      	ldrb	r1, [r7, #6]
 8003302:	2401      	movs	r4, #1
 8003304:	9400      	str	r4, [sp, #0]
 8003306:	f7ff ff13 	bl	8003130 <OLED_ShowChar>
	for(t=0;t<len;t++)
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	3301      	adds	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	797b      	ldrb	r3, [r7, #5]
 8003314:	429a      	cmp	r2, r3
 8003316:	d3a9      	bcc.n	800326c <OLED_ShowNumber+0x20>
	}
} 
 8003318:	bf00      	nop
 800331a:	bf00      	nop
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	bd90      	pop	{r4, r7, pc}
 8003322:	bf00      	nop
 8003324:	cccccccd 	.word	0xcccccccd

08003328 <OLED_ShowString>:
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af02      	add	r7, sp, #8
 800332e:	4603      	mov	r3, r0
 8003330:	603a      	str	r2, [r7, #0]
 8003332:	71fb      	strb	r3, [r7, #7]
 8003334:	460b      	mov	r3, r1
 8003336:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8003338:	e01f      	b.n	800337a <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	2b7a      	cmp	r3, #122	@ 0x7a
 800333e:	d904      	bls.n	800334a <OLED_ShowString+0x22>
 8003340:	2300      	movs	r3, #0
 8003342:	71fb      	strb	r3, [r7, #7]
 8003344:	79bb      	ldrb	r3, [r7, #6]
 8003346:	3310      	adds	r3, #16
 8003348:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800334a:	79bb      	ldrb	r3, [r7, #6]
 800334c:	2b3a      	cmp	r3, #58	@ 0x3a
 800334e:	d905      	bls.n	800335c <OLED_ShowString+0x34>
 8003350:	2300      	movs	r3, #0
 8003352:	71fb      	strb	r3, [r7, #7]
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	71bb      	strb	r3, [r7, #6]
 8003358:	f7ff fe6a 	bl	8003030 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	781a      	ldrb	r2, [r3, #0]
 8003360:	79b9      	ldrb	r1, [r7, #6]
 8003362:	79f8      	ldrb	r0, [r7, #7]
 8003364:	2301      	movs	r3, #1
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	230c      	movs	r3, #12
 800336a:	f7ff fee1 	bl	8003130 <OLED_ShowChar>
        x+=8;
 800336e:	79fb      	ldrb	r3, [r7, #7]
 8003370:	3308      	adds	r3, #8
 8003372:	71fb      	strb	r3, [r7, #7]
        p++;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	3301      	adds	r3, #1
 8003378:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1db      	bne.n	800333a <OLED_ShowString+0x12>
    }  
}	 
 8003382:	bf00      	nop
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <OLED_Init>:

void OLED_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8003390:	f002 fe28 	bl	8005fe4 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8003394:	4b42      	ldr	r3, [pc, #264]	@ (80034a0 <OLED_Init+0x114>)
 8003396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003398:	4a41      	ldr	r2, [pc, #260]	@ (80034a0 <OLED_Init+0x114>)
 800339a:	f023 0301 	bic.w	r3, r3, #1
 800339e:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a0:	4b3f      	ldr	r3, [pc, #252]	@ (80034a0 <OLED_Init+0x114>)
 80033a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a4:	4a3e      	ldr	r2, [pc, #248]	@ (80034a0 <OLED_Init+0x114>)
 80033a6:	f023 0304 	bic.w	r3, r3, #4
 80033aa:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80033ac:	f002 fe2e 	bl	800600c <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80033b0:	2200      	movs	r2, #0
 80033b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80033b6:	483b      	ldr	r0, [pc, #236]	@ (80034a4 <OLED_Init+0x118>)
 80033b8:	f001 fca8 	bl	8004d0c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80033bc:	2064      	movs	r0, #100	@ 0x64
 80033be:	f001 f941 	bl	8004644 <HAL_Delay>
	OLED_RST_Set();
 80033c2:	2201      	movs	r2, #1
 80033c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80033c8:	4836      	ldr	r0, [pc, #216]	@ (80034a4 <OLED_Init+0x118>)
 80033ca:	f001 fc9f 	bl	8004d0c <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80033ce:	2100      	movs	r1, #0
 80033d0:	20ae      	movs	r0, #174	@ 0xae
 80033d2:	f7ff fddf 	bl	8002f94 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80033d6:	2100      	movs	r1, #0
 80033d8:	20d5      	movs	r0, #213	@ 0xd5
 80033da:	f7ff fddb 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80033de:	2100      	movs	r1, #0
 80033e0:	2050      	movs	r0, #80	@ 0x50
 80033e2:	f7ff fdd7 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80033e6:	2100      	movs	r1, #0
 80033e8:	20a8      	movs	r0, #168	@ 0xa8
 80033ea:	f7ff fdd3 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80033ee:	2100      	movs	r1, #0
 80033f0:	203f      	movs	r0, #63	@ 0x3f
 80033f2:	f7ff fdcf 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80033f6:	2100      	movs	r1, #0
 80033f8:	20d3      	movs	r0, #211	@ 0xd3
 80033fa:	f7ff fdcb 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80033fe:	2100      	movs	r1, #0
 8003400:	2000      	movs	r0, #0
 8003402:	f7ff fdc7 	bl	8002f94 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8003406:	2100      	movs	r1, #0
 8003408:	2040      	movs	r0, #64	@ 0x40
 800340a:	f7ff fdc3 	bl	8002f94 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800340e:	2100      	movs	r1, #0
 8003410:	208d      	movs	r0, #141	@ 0x8d
 8003412:	f7ff fdbf 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8003416:	2100      	movs	r1, #0
 8003418:	2014      	movs	r0, #20
 800341a:	f7ff fdbb 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800341e:	2100      	movs	r1, #0
 8003420:	2020      	movs	r0, #32
 8003422:	f7ff fdb7 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8003426:	2100      	movs	r1, #0
 8003428:	2002      	movs	r0, #2
 800342a:	f7ff fdb3 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800342e:	2100      	movs	r1, #0
 8003430:	20a1      	movs	r0, #161	@ 0xa1
 8003432:	f7ff fdaf 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8003436:	2100      	movs	r1, #0
 8003438:	20c0      	movs	r0, #192	@ 0xc0
 800343a:	f7ff fdab 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800343e:	2100      	movs	r1, #0
 8003440:	20da      	movs	r0, #218	@ 0xda
 8003442:	f7ff fda7 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8003446:	2100      	movs	r1, #0
 8003448:	2012      	movs	r0, #18
 800344a:	f7ff fda3 	bl	8002f94 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800344e:	2100      	movs	r1, #0
 8003450:	2081      	movs	r0, #129	@ 0x81
 8003452:	f7ff fd9f 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8003456:	2100      	movs	r1, #0
 8003458:	20ef      	movs	r0, #239	@ 0xef
 800345a:	f7ff fd9b 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800345e:	2100      	movs	r1, #0
 8003460:	20d9      	movs	r0, #217	@ 0xd9
 8003462:	f7ff fd97 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8003466:	2100      	movs	r1, #0
 8003468:	20f1      	movs	r0, #241	@ 0xf1
 800346a:	f7ff fd93 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800346e:	2100      	movs	r1, #0
 8003470:	20db      	movs	r0, #219	@ 0xdb
 8003472:	f7ff fd8f 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8003476:	2100      	movs	r1, #0
 8003478:	2030      	movs	r0, #48	@ 0x30
 800347a:	f7ff fd8b 	bl	8002f94 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800347e:	2100      	movs	r1, #0
 8003480:	20a4      	movs	r0, #164	@ 0xa4
 8003482:	f7ff fd87 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8003486:	2100      	movs	r1, #0
 8003488:	20a6      	movs	r0, #166	@ 0xa6
 800348a:	f7ff fd83 	bl	8002f94 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800348e:	2100      	movs	r1, #0
 8003490:	20af      	movs	r0, #175	@ 0xaf
 8003492:	f7ff fd7f 	bl	8002f94 <OLED_WR_Byte>
	OLED_Clear(); 
 8003496:	f7ff fdcb 	bl	8003030 <OLED_Clear>
}
 800349a:	bf00      	nop
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	40023800 	.word	0x40023800
 80034a4:	40020c00 	.word	0x40020c00

080034a8 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6178      	str	r0, [r7, #20]
 80034b0:	6139      	str	r1, [r7, #16]
 80034b2:	ed87 0a03 	vstr	s0, [r7, #12]
 80034b6:	edc7 0a02 	vstr	s1, [r7, #8]
 80034ba:	ed87 1a01 	vstr	s2, [r7, #4]
 80034be:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d04d      	beq.n	8003564 <PID_init_with_dt+0xbc>
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d04a      	beq.n	8003564 <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	3304      	adds	r3, #4
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	3308      	adds	r3, #8
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	649a      	str	r2, [r3, #72]	@ 0x48
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	645a      	str	r2, [r3, #68]	@ 0x44
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	639a      	str	r2, [r3, #56]	@ 0x38
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	615a      	str	r2, [r3, #20]
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	695a      	ldr	r2, [r3, #20]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	621a      	str	r2, [r3, #32]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	6a1a      	ldr	r2, [r3, #32]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	61da      	str	r2, [r3, #28]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	69da      	ldr	r2, [r3, #28]
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	611a      	str	r2, [r3, #16]
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	691a      	ldr	r2, [r3, #16]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	60da      	str	r2, [r3, #12]
 8003562:	e000      	b.n	8003566 <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 8003564:	bf00      	nop
}
 8003566:	371c      	adds	r7, #28
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <PID_calc_with_dt>:

fp32 PID_calc_with_dt(pid_type_def *pid, fp32 input, fp32 target)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	ed87 0a02 	vstr	s0, [r7, #8]
 800357c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d102      	bne.n	800358c <PID_calc_with_dt+0x1c>
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	e0e5      	b.n	8003758 <PID_calc_with_dt+0x1e8>

    pid->error[2] = pid->error[1];
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	63da      	str	r2, [r3, #60]	@ 0x3c
    pid->error[1] = pid->error[0];
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->set = target;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	60da      	str	r2, [r3, #12]
    pid->fdb = input;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	611a      	str	r2, [r3, #16]
    pid->error[0] = target - input;
 80035a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80035ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80035b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Proportional
    pid->Pout = pid->Kp * pid->error[0];
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	ed93 7a00 	vldr	s14, [r3]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80035c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	edc3 7a06 	vstr	s15, [r3, #24]

    // Integral (scaled by dt)
    pid->Iout += pid->Ki * pid->error[0] * pid->dT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	ed93 7a07 	vldr	s14, [r3, #28]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80035e2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80035ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	edc3 7a07 	vstr	s15, [r3, #28]
    CLAMP_ABS(pid->Iout, pid->max_iout);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	ed93 7a07 	vldr	s14, [r3, #28]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003606:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800360a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800360e:	dd04      	ble.n	800361a <PID_calc_with_dt+0xaa>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	61da      	str	r2, [r3, #28]
 8003618:	e014      	b.n	8003644 <PID_calc_with_dt+0xd4>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003626:	eef1 7a67 	vneg.f32	s15, s15
 800362a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800362e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003632:	d507      	bpl.n	8003644 <PID_calc_with_dt+0xd4>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800363a:	eef1 7a67 	vneg.f32	s15, s15
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	edc3 7a07 	vstr	s15, [r3, #28]

    // Derivative based on error difference (scaled by dt)
    pid->Dbuf[2] = pid->Dbuf[1];
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	649a      	str	r2, [r3, #72]	@ 0x48
    pid->Dbuf[1] = pid->Dbuf[0];
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->Dbuf[0] = pid->error[0] - pid->error[1];
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    pid->Dout = pid->Kd * (pid->Dbuf[0] / (pid->dT > 0.0f ? pid->dT : 1.0f));
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	ed93 6a10 	vldr	s12, [r3, #64]	@ 0x40
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800367c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003684:	dd03      	ble.n	800368e <PID_calc_with_dt+0x11e>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800368c:	e001      	b.n	8003692 <PID_calc_with_dt+0x122>
 800368e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003692:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003696:	ee66 7a87 	vmul.f32	s15, s13, s14
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	edc3 7a08 	vstr	s15, [r3, #32]
    CLAMP_ABS(pid->Dout, pid->max_dout);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	ed93 7a08 	vldr	s14, [r3, #32]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80036ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b4:	dd04      	ble.n	80036c0 <PID_calc_with_dt+0x150>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	621a      	str	r2, [r3, #32]
 80036be:	e014      	b.n	80036ea <PID_calc_with_dt+0x17a>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	ed93 7a08 	vldr	s14, [r3, #32]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80036cc:	eef1 7a67 	vneg.f32	s15, s15
 80036d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d8:	d507      	bpl.n	80036ea <PID_calc_with_dt+0x17a>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80036e0:	eef1 7a67 	vneg.f32	s15, s15
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	edc3 7a08 	vstr	s15, [r3, #32]

    // Sum and clamp
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	ed93 7a06 	vldr	s14, [r3, #24]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	edd3 7a07 	vldr	s15, [r3, #28]
 80036f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	edd3 7a08 	vldr	s15, [r3, #32]
 8003700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	edc3 7a05 	vstr	s15, [r3, #20]
    CLAMP_ABS(pid->out, pid->max_out);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	ed93 7a05 	vldr	s14, [r3, #20]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800371a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800371e:	dd04      	ble.n	800372a <PID_calc_with_dt+0x1ba>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	615a      	str	r2, [r3, #20]
 8003728:	e014      	b.n	8003754 <PID_calc_with_dt+0x1e4>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	ed93 7a05 	vldr	s14, [r3, #20]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003736:	eef1 7a67 	vneg.f32	s15, s15
 800373a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800373e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003742:	d507      	bpl.n	8003754 <PID_calc_with_dt+0x1e4>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800374a:	eef1 7a67 	vneg.f32	s15, s15
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	edc3 7a05 	vstr	s15, [r3, #20]

    return pid->out;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	695b      	ldr	r3, [r3, #20]
}
 8003758:	ee07 3a90 	vmov	s15, r3
 800375c:	eeb0 0a67 	vmov.f32	s0, s15
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <PID_clear>:

void PID_clear(pid_type_def *pid)
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d030      	beq.n	80037da <PID_clear+0x70>
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f04f 0200 	mov.w	r2, #0
 800377e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	639a      	str	r2, [r3, #56]	@ 0x38
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f04f 0200 	mov.w	r2, #0
 8003796:	649a      	str	r2, [r3, #72]	@ 0x48
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	645a      	str	r2, [r3, #68]	@ 0x44
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->out = pid->Pout = pid->Iout = pid->Dout = 0.0f;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f04f 0200 	mov.w	r2, #0
 80037ae:	621a      	str	r2, [r3, #32]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a1a      	ldr	r2, [r3, #32]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	61da      	str	r2, [r3, #28]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69da      	ldr	r2, [r3, #28]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	619a      	str	r2, [r3, #24]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	699a      	ldr	r2, [r3, #24]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	615a      	str	r2, [r3, #20]
    pid->fdb = pid->set = 0.0f;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	60da      	str	r2, [r3, #12]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	611a      	str	r2, [r3, #16]
 80037d8:	e000      	b.n	80037dc <PID_clear+0x72>
    if (!pid) return;
 80037da:	bf00      	nop
}
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <ultrasonic_init_ex>:
 // === PUBLIC FUNCTION IMPLEMENTATIONS ===
 
 void ultrasonic_init_ex(TIM_HandleTypeDef *htim_echo, uint32_t ic_channel,
                        GPIO_TypeDef* trig_port, uint16_t trig_pin,
                        float tick_us)
 {
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6178      	str	r0, [r7, #20]
 80037f0:	6139      	str	r1, [r7, #16]
 80037f2:	60fa      	str	r2, [r7, #12]
 80037f4:	ed87 0a01 	vstr	s0, [r7, #4]
 80037f8:	817b      	strh	r3, [r7, #10]
     gp_htim_echo = htim_echo;
 80037fa:	4a18      	ldr	r2, [pc, #96]	@ (800385c <ultrasonic_init_ex+0x74>)
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	6013      	str	r3, [r2, #0]
     gp_trig_port = trig_port;
 8003800:	4a17      	ldr	r2, [pc, #92]	@ (8003860 <ultrasonic_init_ex+0x78>)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6013      	str	r3, [r2, #0]
     g_trig_pin = trig_pin;
 8003806:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <ultrasonic_init_ex+0x7c>)
 8003808:	897b      	ldrh	r3, [r7, #10]
 800380a:	8013      	strh	r3, [r2, #0]
     g_ic_channel = ic_channel;
 800380c:	4a16      	ldr	r2, [pc, #88]	@ (8003868 <ultrasonic_init_ex+0x80>)
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	6013      	str	r3, [r2, #0]
     g_tick_us = (tick_us > 0.0f) ? tick_us : 1.0f;
 8003812:	edd7 7a01 	vldr	s15, [r7, #4]
 8003816:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800381a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800381e:	dd01      	ble.n	8003824 <ultrasonic_init_ex+0x3c>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	e001      	b.n	8003828 <ultrasonic_init_ex+0x40>
 8003824:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003828:	4a10      	ldr	r2, [pc, #64]	@ (800386c <ultrasonic_init_ex+0x84>)
 800382a:	6013      	str	r3, [r2, #0]
     // Guard: do not attach to TIM8 (servo)
     g_disabled = (gp_htim_echo && gp_htim_echo->Instance == htim8.Instance) ? 1 : 0;
 800382c:	4b0b      	ldr	r3, [pc, #44]	@ (800385c <ultrasonic_init_ex+0x74>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d008      	beq.n	8003846 <ultrasonic_init_ex+0x5e>
 8003834:	4b09      	ldr	r3, [pc, #36]	@ (800385c <ultrasonic_init_ex+0x74>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	4b0d      	ldr	r3, [pc, #52]	@ (8003870 <ultrasonic_init_ex+0x88>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	429a      	cmp	r2, r3
 8003840:	d101      	bne.n	8003846 <ultrasonic_init_ex+0x5e>
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <ultrasonic_init_ex+0x60>
 8003846:	2300      	movs	r3, #0
 8003848:	b2da      	uxtb	r2, r3
 800384a:	4b0a      	ldr	r3, [pc, #40]	@ (8003874 <ultrasonic_init_ex+0x8c>)
 800384c:	701a      	strb	r2, [r3, #0]
 }
 800384e:	bf00      	nop
 8003850:	371c      	adds	r7, #28
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	200009b4 	.word	0x200009b4
 8003860:	200009c0 	.word	0x200009c0
 8003864:	200009c4 	.word	0x200009c4
 8003868:	200009b8 	.word	0x200009b8
 800386c:	2000000c 	.word	0x2000000c
 8003870:	20000448 	.word	0x20000448
 8003874:	200009bc 	.word	0x200009bc

08003878 <ultrasonic_trigger>:
 {
     ultrasonic_init_ex(htim_echo, TIM_CHANNEL_1, trig_port, trig_pin, 1.0f);
 }
 
 void ultrasonic_trigger(void)
 {
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 800387e:	4b2d      	ldr	r3, [pc, #180]	@ (8003934 <ultrasonic_trigger+0xbc>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d14f      	bne.n	8003926 <ultrasonic_trigger+0xae>
 8003886:	4b2c      	ldr	r3, [pc, #176]	@ (8003938 <ultrasonic_trigger+0xc0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d04b      	beq.n	8003926 <ultrasonic_trigger+0xae>
 800388e:	4b2b      	ldr	r3, [pc, #172]	@ (800393c <ultrasonic_trigger+0xc4>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d047      	beq.n	8003926 <ultrasonic_trigger+0xae>
     // Don't start a new measurement if one is already in progress
     if (g_capture_state != IDLE) {
 8003896:	4b2a      	ldr	r3, [pc, #168]	@ (8003940 <ultrasonic_trigger+0xc8>)
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	d144      	bne.n	800392a <ultrasonic_trigger+0xb2>
         return;
     }
 
     // 1. Set the trigger pin HIGH for 10 microseconds
     HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_SET);
 80038a0:	4b26      	ldr	r3, [pc, #152]	@ (800393c <ultrasonic_trigger+0xc4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a27      	ldr	r2, [pc, #156]	@ (8003944 <ultrasonic_trigger+0xcc>)
 80038a6:	8811      	ldrh	r1, [r2, #0]
 80038a8:	2201      	movs	r2, #1
 80038aa:	4618      	mov	r0, r3
 80038ac:	f001 fa2e 	bl	8004d0c <HAL_GPIO_WritePin>
     
     // A simple busy-wait for a very short delay.
     // NOTE: For a real application, a more precise delay (like from DWT cycle counter) is better.
     for(int i=0; i<100; i++); // This delay needs to be tuned for your clock speed to be ~10s.
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	e002      	b.n	80038bc <ultrasonic_trigger+0x44>
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	3301      	adds	r3, #1
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2b63      	cmp	r3, #99	@ 0x63
 80038c0:	ddf9      	ble.n	80038b6 <ultrasonic_trigger+0x3e>
     
     HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_RESET);
 80038c2:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <ultrasonic_trigger+0xc4>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a1f      	ldr	r2, [pc, #124]	@ (8003944 <ultrasonic_trigger+0xcc>)
 80038c8:	8811      	ldrh	r1, [r2, #0]
 80038ca:	2200      	movs	r2, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 fa1d 	bl	8004d0c <HAL_GPIO_WritePin>
 
    // 2. Configure for rising edge capture and start
    TIM_IC_InitTypeDef sConfig = {0};
 80038d2:	1d3b      	adds	r3, r7, #4
 80038d4:	2200      	movs	r2, #0
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	605a      	str	r2, [r3, #4]
 80038da:	609a      	str	r2, [r3, #8]
 80038dc:	60da      	str	r2, [r3, #12]
    sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 80038de:	2300      	movs	r3, #0
 80038e0:	607b      	str	r3, [r7, #4]
    sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80038e2:	2301      	movs	r3, #1
 80038e4:	60bb      	str	r3, [r7, #8]
    sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
    sConfig.ICFilter    = 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	613b      	str	r3, [r7, #16]
    HAL_TIM_IC_ConfigChannel(gp_htim_echo, &sConfig, g_ic_channel);
 80038ee:	4b12      	ldr	r3, [pc, #72]	@ (8003938 <ultrasonic_trigger+0xc0>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a15      	ldr	r2, [pc, #84]	@ (8003948 <ultrasonic_trigger+0xd0>)
 80038f4:	6812      	ldr	r2, [r2, #0]
 80038f6:	1d39      	adds	r1, r7, #4
 80038f8:	4618      	mov	r0, r3
 80038fa:	f003 fe29 	bl	8007550 <HAL_TIM_IC_ConfigChannel>
    g_is_first_capture = 1;
 80038fe:	4b13      	ldr	r3, [pc, #76]	@ (800394c <ultrasonic_trigger+0xd4>)
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
    g_capture_state = WAITING_FOR_RISING_EDGE;
 8003904:	4b0e      	ldr	r3, [pc, #56]	@ (8003940 <ultrasonic_trigger+0xc8>)
 8003906:	2201      	movs	r2, #1
 8003908:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(gp_htim_echo, 0);
 800390a:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <ultrasonic_trigger+0xc0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2200      	movs	r2, #0
 8003912:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Start_IT(gp_htim_echo, g_ic_channel);
 8003914:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <ultrasonic_trigger+0xc0>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a0b      	ldr	r2, [pc, #44]	@ (8003948 <ultrasonic_trigger+0xd0>)
 800391a:	6812      	ldr	r2, [r2, #0]
 800391c:	4611      	mov	r1, r2
 800391e:	4618      	mov	r0, r3
 8003920:	f003 fa1c 	bl	8006d5c <HAL_TIM_IC_Start_IT>
 8003924:	e002      	b.n	800392c <ultrasonic_trigger+0xb4>
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 8003926:	bf00      	nop
 8003928:	e000      	b.n	800392c <ultrasonic_trigger+0xb4>
         return;
 800392a:	bf00      	nop
 }
 800392c:	3718      	adds	r7, #24
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	200009bc 	.word	0x200009bc
 8003938:	200009b4 	.word	0x200009b4
 800393c:	200009c0 	.word	0x200009c0
 8003940:	200009c6 	.word	0x200009c6
 8003944:	200009c4 	.word	0x200009c4
 8003948:	200009b8 	.word	0x200009b8
 800394c:	20000010 	.word	0x20000010

08003950 <ultrasonic_get_distance_cm>:
 
 float ultrasonic_get_distance_cm(void)
 {
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
     return g_distance_cm;
 8003954:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <ultrasonic_get_distance_cm+0x18>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	ee07 3a90 	vmov	s15, r3
 }
 800395c:	eeb0 0a67 	vmov.f32	s0, s15
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	200009d0 	.word	0x200009d0

0800396c <HAL_TIM_IC_CaptureCallback>:
 /**
   * @brief  Input Capture callback. This is called by the HAL_TIM_IRQHandler.
   * @param  htim: pointer to the TIM_HandleTypeDef structure.
   */
  void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
  {
 800396c:	b580      	push	{r7, lr}
 800396e:	b08a      	sub	sp, #40	@ 0x28
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
      // Ensure the interrupt is from our echo timer
      if (g_disabled || gp_htim_echo == NULL) return;
 8003974:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa4 <HAL_TIM_IC_CaptureCallback+0x138>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	f040 808f 	bne.w	8003a9c <HAL_TIM_IC_CaptureCallback+0x130>
 800397e:	4b4a      	ldr	r3, [pc, #296]	@ (8003aa8 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	f000 808a 	beq.w	8003a9c <HAL_TIM_IC_CaptureCallback+0x130>
      if (htim->Instance == gp_htim_echo->Instance)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b46      	ldr	r3, [pc, #280]	@ (8003aa8 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	429a      	cmp	r2, r3
 8003994:	f040 8083 	bne.w	8003a9e <HAL_TIM_IC_CaptureCallback+0x132>
      {
          if (g_is_first_capture)
 8003998:	4b44      	ldr	r3, [pc, #272]	@ (8003aac <HAL_TIM_IC_CaptureCallback+0x140>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d032      	beq.n	8003a08 <HAL_TIM_IC_CaptureCallback+0x9c>
          {
              // --- First capture: Rising Edge ---
              g_rising_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 80039a2:	4b43      	ldr	r3, [pc, #268]	@ (8003ab0 <HAL_TIM_IC_CaptureCallback+0x144>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4619      	mov	r1, r3
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f003 fff7 	bl	800799c <HAL_TIM_ReadCapturedValue>
 80039ae:	4603      	mov	r3, r0
 80039b0:	4a40      	ldr	r2, [pc, #256]	@ (8003ab4 <HAL_TIM_IC_CaptureCallback+0x148>)
 80039b2:	6013      	str	r3, [r2, #0]
              g_is_first_capture = 0; // Next capture is falling edge
 80039b4:	4b3d      	ldr	r3, [pc, #244]	@ (8003aac <HAL_TIM_IC_CaptureCallback+0x140>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	701a      	strb	r2, [r3, #0]
              g_capture_state = WAITING_FOR_FALLING_EDGE;
 80039ba:	4b3f      	ldr	r3, [pc, #252]	@ (8003ab8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80039bc:	2202      	movs	r2, #2
 80039be:	701a      	strb	r2, [r3, #0]
              // Switch to falling edge
              TIM_IC_InitTypeDef sConfig = {0};
 80039c0:	f107 030c 	add.w	r3, r7, #12
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]
              sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 80039ce:	2302      	movs	r3, #2
 80039d0:	60fb      	str	r3, [r7, #12]
              sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80039d2:	2301      	movs	r3, #1
 80039d4:	613b      	str	r3, [r7, #16]
              sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 80039d6:	2300      	movs	r3, #0
 80039d8:	617b      	str	r3, [r7, #20]
              sConfig.ICFilter    = 0;
 80039da:	2300      	movs	r3, #0
 80039dc:	61bb      	str	r3, [r7, #24]
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 80039de:	4b34      	ldr	r3, [pc, #208]	@ (8003ab0 <HAL_TIM_IC_CaptureCallback+0x144>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4619      	mov	r1, r3
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f003 fae1 	bl	8006fac <HAL_TIM_IC_Stop_IT>
              HAL_TIM_IC_ConfigChannel(htim, &sConfig, g_ic_channel);
 80039ea:	4b31      	ldr	r3, [pc, #196]	@ (8003ab0 <HAL_TIM_IC_CaptureCallback+0x144>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	f107 030c 	add.w	r3, r7, #12
 80039f2:	4619      	mov	r1, r3
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f003 fdab 	bl	8007550 <HAL_TIM_IC_ConfigChannel>
              HAL_TIM_IC_Start_IT(htim, g_ic_channel);
 80039fa:	4b2d      	ldr	r3, [pc, #180]	@ (8003ab0 <HAL_TIM_IC_CaptureCallback+0x144>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4619      	mov	r1, r3
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f003 f9ab 	bl	8006d5c <HAL_TIM_IC_Start_IT>
 8003a06:	e04a      	b.n	8003a9e <HAL_TIM_IC_CaptureCallback+0x132>
          }
          else
          {
              // --- Second capture: Falling Edge ---
              g_falling_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 8003a08:	4b29      	ldr	r3, [pc, #164]	@ (8003ab0 <HAL_TIM_IC_CaptureCallback+0x144>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f003 ffc4 	bl	800799c <HAL_TIM_ReadCapturedValue>
 8003a14:	4603      	mov	r3, r0
 8003a16:	4a29      	ldr	r2, [pc, #164]	@ (8003abc <HAL_TIM_IC_CaptureCallback+0x150>)
 8003a18:	6013      	str	r3, [r2, #0]
  
              // Stop the timer to prevent further interrupts until the next trigger
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 8003a1a:	4b25      	ldr	r3, [pc, #148]	@ (8003ab0 <HAL_TIM_IC_CaptureCallback+0x144>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4619      	mov	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f003 fac3 	bl	8006fac <HAL_TIM_IC_Stop_IT>
  
              // Calculate the pulse duration
              uint32_t pulse_ticks;
              if (g_falling_edge_time >= g_rising_edge_time) {
 8003a26:	4b25      	ldr	r3, [pc, #148]	@ (8003abc <HAL_TIM_IC_CaptureCallback+0x150>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	4b22      	ldr	r3, [pc, #136]	@ (8003ab4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d306      	bcc.n	8003a40 <HAL_TIM_IC_CaptureCallback+0xd4>
                  pulse_ticks = g_falling_edge_time - g_rising_edge_time;
 8003a32:	4b22      	ldr	r3, [pc, #136]	@ (8003abc <HAL_TIM_IC_CaptureCallback+0x150>)
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	4b1f      	ldr	r3, [pc, #124]	@ (8003ab4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a3e:	e00d      	b.n	8003a5c <HAL_TIM_IC_CaptureCallback+0xf0>
              } else { // Timer overflowed
                  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(gp_htim_echo);
 8003a40:	4b19      	ldr	r3, [pc, #100]	@ (8003aa8 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a48:	623b      	str	r3, [r7, #32]
                  pulse_ticks = (arr + 1u - g_rising_edge_time) + g_falling_edge_time;
 8003a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6a3a      	ldr	r2, [r7, #32]
 8003a50:	1ad2      	subs	r2, r2, r3
 8003a52:	4b1a      	ldr	r3, [pc, #104]	@ (8003abc <HAL_TIM_IC_CaptureCallback+0x150>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4413      	add	r3, r2
 8003a58:	3301      	adds	r3, #1
 8003a5a:	627b      	str	r3, [r7, #36]	@ 0x24
              }
  
              // Calculate the distance
              float pulse_us = (float)pulse_ticks * g_tick_us;
 8003a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5e:	ee07 3a90 	vmov	s15, r3
 8003a62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a66:	4b16      	ldr	r3, [pc, #88]	@ (8003ac0 <HAL_TIM_IC_CaptureCallback+0x154>)
 8003a68:	edd3 7a00 	vldr	s15, [r3]
 8003a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a70:	edc7 7a07 	vstr	s15, [r7, #28]
              g_distance_cm = (pulse_us * SPEED_OF_SOUND_CM_PER_US) / 2.0f;
 8003a74:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a78:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003ac4 <HAL_TIM_IC_CaptureCallback+0x158>
 8003a7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a80:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003a84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a88:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac8 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8003a8a:	edc3 7a00 	vstr	s15, [r3]
  
              // --- Cleanup for next measurement ---
              g_is_first_capture = 1; // Reset flag for the next trigger
 8003a8e:	4b07      	ldr	r3, [pc, #28]	@ (8003aac <HAL_TIM_IC_CaptureCallback+0x140>)
 8003a90:	2201      	movs	r2, #1
 8003a92:	701a      	strb	r2, [r3, #0]
              g_capture_state = IDLE; // Ready for another trigger
 8003a94:	4b08      	ldr	r3, [pc, #32]	@ (8003ab8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	701a      	strb	r2, [r3, #0]
 8003a9a:	e000      	b.n	8003a9e <HAL_TIM_IC_CaptureCallback+0x132>
      if (g_disabled || gp_htim_echo == NULL) return;
 8003a9c:	bf00      	nop
            }
        }
 8003a9e:	3728      	adds	r7, #40	@ 0x28
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	200009bc 	.word	0x200009bc
 8003aa8:	200009b4 	.word	0x200009b4
 8003aac:	20000010 	.word	0x20000010
 8003ab0:	200009b8 	.word	0x200009b8
 8003ab4:	200009c8 	.word	0x200009c8
 8003ab8:	200009c6 	.word	0x200009c6
 8003abc:	200009cc 	.word	0x200009cc
 8003ac0:	2000000c 	.word	0x2000000c
 8003ac4:	3d0c7e28 	.word	0x3d0c7e28
 8003ac8:	200009d0 	.word	0x200009d0

08003acc <Servo_Center>:
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	8a5b      	ldrh	r3, [r3, #18]
 8003ad8:	4619      	mov	r1, r3
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f89f 	bl	8003c1e <Servo_WriteUS>
 8003ae0:	bf00      	nop
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 8003af4:	887b      	ldrh	r3, [r7, #2]
 8003af6:	ee07 3a90 	vmov	s15, r3
 8003afa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b08:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 8003b0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b18:	d502      	bpl.n	8003b20 <Servo_US2CCR+0x38>
 8003b1a:	f04f 0300 	mov.w	r3, #0
 8003b1e:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	ee07 3a90 	vmov	s15, r3
 8003b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003b30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b38:	dd07      	ble.n	8003b4a <Servo_US2CCR+0x62>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	ee07 3a90 	vmov	s15, r3
 8003b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b46:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 8003b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b4e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b5a:	ee17 3a90 	vmov	r3, s15
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3714      	adds	r7, #20
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr

08003b6a <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6178      	str	r0, [r7, #20]
 8003b8c:	6139      	str	r1, [r7, #16]
 8003b8e:	60fa      	str	r2, [r7, #12]
 8003b90:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b94:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d018      	beq.n	8003bce <Servo_Attach+0x4a>
    s->htim       = htim;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 8003bae:	6938      	ldr	r0, [r7, #16]
 8003bb0:	f7ff ffdb 	bl	8003b6a <_get_arr>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	88fa      	ldrh	r2, [r7, #6]
 8003bbe:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	8c3a      	ldrh	r2, [r7, #32]
 8003bc4:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003bca:	829a      	strh	r2, [r3, #20]
 8003bcc:	e000      	b.n	8003bd0 <Servo_Attach+0x4c>
    if (!s) return;
 8003bce:	bf00      	nop
}
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b084      	sub	sp, #16
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d003      	beq.n	8003bec <Servo_Start+0x16>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <Servo_Start+0x1a>
 8003bec:	2301      	movs	r3, #1
 8003bee:	e012      	b.n	8003c16 <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	f002 ff8c 	bl	8006b18 <HAL_TIM_PWM_Start>
 8003c00:	4603      	mov	r3, r0
 8003c02:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <Servo_Start+0x38>
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	e003      	b.n	8003c16 <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff ff5c 	bl	8003acc <Servo_Center>
    return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b084      	sub	sp, #16
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
 8003c26:	460b      	mov	r3, r1
 8003c28:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d03d      	beq.n	8003cac <Servo_WriteUS+0x8e>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d039      	beq.n	8003cac <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8a1b      	ldrh	r3, [r3, #16]
 8003c3c:	887a      	ldrh	r2, [r7, #2]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d202      	bcs.n	8003c48 <Servo_WriteUS+0x2a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	8a1b      	ldrh	r3, [r3, #16]
 8003c46:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	8a9b      	ldrh	r3, [r3, #20]
 8003c4c:	887a      	ldrh	r2, [r7, #2]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d902      	bls.n	8003c58 <Servo_WriteUS+0x3a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	8a9b      	ldrh	r3, [r3, #20]
 8003c56:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 8003c58:	887b      	ldrh	r3, [r7, #2]
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7ff ff43 	bl	8003ae8 <Servo_US2CCR>
 8003c62:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <Servo_WriteUS+0x5a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c76:	e01a      	b.n	8003cae <Servo_WriteUS+0x90>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2b04      	cmp	r3, #4
 8003c7e:	d105      	bne.n	8003c8c <Servo_WriteUS+0x6e>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6393      	str	r3, [r2, #56]	@ 0x38
 8003c8a:	e010      	b.n	8003cae <Servo_WriteUS+0x90>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d105      	bne.n	8003ca0 <Servo_WriteUS+0x82>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003c9e:	e006      	b.n	8003cae <Servo_WriteUS+0x90>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003caa:	e000      	b.n	8003cae <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 8003cac:	bf00      	nop
}
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d058      	beq.n	8003d78 <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 8003cc6:	edd7 7a00 	vldr	s15, [r7]
 8003cca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cd2:	d528      	bpl.n	8003d26 <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 8003cd4:	ed97 7a00 	vldr	s14, [r7]
 8003cd8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003d80 <Servo_WriteAngle+0xcc>
 8003cdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ce0:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	8a5b      	ldrh	r3, [r3, #18]
 8003ce8:	ee07 3a90 	vmov	s15, r3
 8003cec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8a5b      	ldrh	r3, [r3, #18]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	8a1b      	ldrh	r3, [r3, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	ee07 3a90 	vmov	s15, r3
 8003d00:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003d04:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d14:	ee17 3a90 	vmov	r3, s15
 8003d18:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 8003d1a:	897b      	ldrh	r3, [r7, #10]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7ff ff7d 	bl	8003c1e <Servo_WriteUS>
 8003d24:	e029      	b.n	8003d7a <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 8003d26:	ed97 7a00 	vldr	s14, [r7]
 8003d2a:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8003d84 <Servo_WriteAngle+0xd0>
 8003d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d32:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8a5b      	ldrh	r3, [r3, #18]
 8003d3a:	ee07 3a90 	vmov	s15, r3
 8003d3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	8a9b      	ldrh	r3, [r3, #20]
 8003d46:	461a      	mov	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	8a5b      	ldrh	r3, [r3, #18]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	ee07 3a90 	vmov	s15, r3
 8003d52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003d56:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d66:	ee17 3a90 	vmov	r3, s15
 8003d6a:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8003d6c:	8a7b      	ldrh	r3, [r7, #18]
 8003d6e:	4619      	mov	r1, r3
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7ff ff54 	bl	8003c1e <Servo_WriteUS>
 8003d76:	e000      	b.n	8003d7a <Servo_WriteAngle+0xc6>
    if (!s) return;
 8003d78:	bf00      	nop
    }
}
 8003d7a:	3718      	adds	r7, #24
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	c2c80000 	.word	0xc2c80000
 8003d84:	42c80000 	.word	0x42c80000

08003d88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d8e:	2300      	movs	r3, #0
 8003d90:	607b      	str	r3, [r7, #4]
 8003d92:	4b12      	ldr	r3, [pc, #72]	@ (8003ddc <HAL_MspInit+0x54>)
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	4a11      	ldr	r2, [pc, #68]	@ (8003ddc <HAL_MspInit+0x54>)
 8003d98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003ddc <HAL_MspInit+0x54>)
 8003da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003da6:	607b      	str	r3, [r7, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003daa:	2300      	movs	r3, #0
 8003dac:	603b      	str	r3, [r7, #0]
 8003dae:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <HAL_MspInit+0x54>)
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	4a0a      	ldr	r2, [pc, #40]	@ (8003ddc <HAL_MspInit+0x54>)
 8003db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003db8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dba:	4b08      	ldr	r3, [pc, #32]	@ (8003ddc <HAL_MspInit+0x54>)
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	210f      	movs	r1, #15
 8003dca:	f06f 0001 	mvn.w	r0, #1
 8003dce:	f000 fd38 	bl	8004842 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40023800 	.word	0x40023800

08003de0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08a      	sub	sp, #40	@ 0x28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de8:	f107 0314 	add.w	r3, r7, #20
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a19      	ldr	r2, [pc, #100]	@ (8003e64 <HAL_I2C_MspInit+0x84>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d12c      	bne.n	8003e5c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e02:	2300      	movs	r3, #0
 8003e04:	613b      	str	r3, [r7, #16]
 8003e06:	4b18      	ldr	r3, [pc, #96]	@ (8003e68 <HAL_I2C_MspInit+0x88>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0a:	4a17      	ldr	r2, [pc, #92]	@ (8003e68 <HAL_I2C_MspInit+0x88>)
 8003e0c:	f043 0302 	orr.w	r3, r3, #2
 8003e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e12:	4b15      	ldr	r3, [pc, #84]	@ (8003e68 <HAL_I2C_MspInit+0x88>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 8003e1e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e24:	2312      	movs	r3, #18
 8003e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003e30:	2304      	movs	r3, #4
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e34:	f107 0314 	add.w	r3, r7, #20
 8003e38:	4619      	mov	r1, r3
 8003e3a:	480c      	ldr	r0, [pc, #48]	@ (8003e6c <HAL_I2C_MspInit+0x8c>)
 8003e3c:	f000 fdca 	bl	80049d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	4b08      	ldr	r3, [pc, #32]	@ (8003e68 <HAL_I2C_MspInit+0x88>)
 8003e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e48:	4a07      	ldr	r2, [pc, #28]	@ (8003e68 <HAL_I2C_MspInit+0x88>)
 8003e4a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e50:	4b05      	ldr	r3, [pc, #20]	@ (8003e68 <HAL_I2C_MspInit+0x88>)
 8003e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003e5c:	bf00      	nop
 8003e5e:	3728      	adds	r7, #40	@ 0x28
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40005800 	.word	0x40005800
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	40020400 	.word	0x40020400

08003e70 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08c      	sub	sp, #48	@ 0x30
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e78:	f107 031c 	add.w	r3, r7, #28
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	605a      	str	r2, [r3, #4]
 8003e82:	609a      	str	r2, [r3, #8]
 8003e84:	60da      	str	r2, [r3, #12]
 8003e86:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e90:	d14b      	bne.n	8003f2a <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	61bb      	str	r3, [r7, #24]
 8003e96:	4b3f      	ldr	r3, [pc, #252]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	61bb      	str	r3, [r7, #24]
 8003eac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	617b      	str	r3, [r7, #20]
 8003eb2:	4b38      	ldr	r3, [pc, #224]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	4a37      	ldr	r2, [pc, #220]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ebe:	4b35      	ldr	r3, [pc, #212]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eca:	2300      	movs	r3, #0
 8003ecc:	613b      	str	r3, [r7, #16]
 8003ece:	4b31      	ldr	r3, [pc, #196]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed2:	4a30      	ldr	r2, [pc, #192]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003ed4:	f043 0302 	orr.w	r3, r3, #2
 8003ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eda:	4b2e      	ldr	r3, [pc, #184]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	613b      	str	r3, [r7, #16]
 8003ee4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 8003ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eec:	2302      	movs	r3, #2
 8003eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 8003efc:	f107 031c 	add.w	r3, r7, #28
 8003f00:	4619      	mov	r1, r3
 8003f02:	4825      	ldr	r0, [pc, #148]	@ (8003f98 <HAL_TIM_Encoder_MspInit+0x128>)
 8003f04:	f000 fd66 	bl	80049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 8003f08:	2308      	movs	r3, #8
 8003f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f14:	2300      	movs	r3, #0
 8003f16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 8003f1c:	f107 031c 	add.w	r3, r7, #28
 8003f20:	4619      	mov	r1, r3
 8003f22:	481e      	ldr	r0, [pc, #120]	@ (8003f9c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003f24:	f000 fd56 	bl	80049d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003f28:	e030      	b.n	8003f8c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa0 <HAL_TIM_Encoder_MspInit+0x130>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d12b      	bne.n	8003f8c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	4b16      	ldr	r3, [pc, #88]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	4a15      	ldr	r2, [pc, #84]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003f3e:	f043 0302 	orr.w	r3, r3, #2
 8003f42:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f44:	4b13      	ldr	r3, [pc, #76]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f50:	2300      	movs	r3, #0
 8003f52:	60bb      	str	r3, [r7, #8]
 8003f54:	4b0f      	ldr	r3, [pc, #60]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f58:	4a0e      	ldr	r2, [pc, #56]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003f5a:	f043 0302 	orr.w	r3, r3, #2
 8003f5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f60:	4b0c      	ldr	r3, [pc, #48]	@ (8003f94 <HAL_TIM_Encoder_MspInit+0x124>)
 8003f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	60bb      	str	r3, [r7, #8]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8003f6c:	2330      	movs	r3, #48	@ 0x30
 8003f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f70:	2302      	movs	r3, #2
 8003f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f74:	2300      	movs	r3, #0
 8003f76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f80:	f107 031c 	add.w	r3, r7, #28
 8003f84:	4619      	mov	r1, r3
 8003f86:	4805      	ldr	r0, [pc, #20]	@ (8003f9c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003f88:	f000 fd24 	bl	80049d4 <HAL_GPIO_Init>
}
 8003f8c:	bf00      	nop
 8003f8e:	3730      	adds	r7, #48	@ 0x30
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	40020000 	.word	0x40020000
 8003f9c:	40020400 	.word	0x40020400
 8003fa0:	40000400 	.word	0x40000400

08003fa4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08e      	sub	sp, #56	@ 0x38
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
 8003fba:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a4d      	ldr	r2, [pc, #308]	@ (80040f8 <HAL_TIM_Base_MspInit+0x154>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d10e      	bne.n	8003fe4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	623b      	str	r3, [r7, #32]
 8003fca:	4b4c      	ldr	r3, [pc, #304]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	4a4b      	ldr	r2, [pc, #300]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8003fd0:	f043 0304 	orr.w	r3, r3, #4
 8003fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fd6:	4b49      	ldr	r3, [pc, #292]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	f003 0304 	and.w	r3, r3, #4
 8003fde:	623b      	str	r3, [r7, #32]
 8003fe0:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003fe2:	e085      	b.n	80040f0 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM5)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a45      	ldr	r2, [pc, #276]	@ (8004100 <HAL_TIM_Base_MspInit+0x15c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d116      	bne.n	800401c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
 8003ff2:	4b42      	ldr	r3, [pc, #264]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff6:	4a41      	ldr	r2, [pc, #260]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8003ff8:	f043 0308 	orr.w	r3, r3, #8
 8003ffc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ffe:	4b3f      	ldr	r3, [pc, #252]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	61fb      	str	r3, [r7, #28]
 8004008:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800400a:	2200      	movs	r2, #0
 800400c:	2105      	movs	r1, #5
 800400e:	2032      	movs	r0, #50	@ 0x32
 8004010:	f000 fc17 	bl	8004842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004014:	2032      	movs	r0, #50	@ 0x32
 8004016:	f000 fc30 	bl	800487a <HAL_NVIC_EnableIRQ>
}
 800401a:	e069      	b.n	80040f0 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM8)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a38      	ldr	r2, [pc, #224]	@ (8004104 <HAL_TIM_Base_MspInit+0x160>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d116      	bne.n	8004054 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004026:	2300      	movs	r3, #0
 8004028:	61bb      	str	r3, [r7, #24]
 800402a:	4b34      	ldr	r3, [pc, #208]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 800402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402e:	4a33      	ldr	r2, [pc, #204]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004030:	f043 0302 	orr.w	r3, r3, #2
 8004034:	6453      	str	r3, [r2, #68]	@ 0x44
 8004036:	4b31      	ldr	r3, [pc, #196]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	61bb      	str	r3, [r7, #24]
 8004040:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8004042:	2200      	movs	r2, #0
 8004044:	2105      	movs	r1, #5
 8004046:	202b      	movs	r0, #43	@ 0x2b
 8004048:	f000 fbfb 	bl	8004842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800404c:	202b      	movs	r0, #43	@ 0x2b
 800404e:	f000 fc14 	bl	800487a <HAL_NVIC_EnableIRQ>
}
 8004052:	e04d      	b.n	80040f0 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM9)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a2b      	ldr	r2, [pc, #172]	@ (8004108 <HAL_TIM_Base_MspInit+0x164>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d10e      	bne.n	800407c <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	4b26      	ldr	r3, [pc, #152]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004066:	4a25      	ldr	r2, [pc, #148]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800406c:	6453      	str	r3, [r2, #68]	@ 0x44
 800406e:	4b23      	ldr	r3, [pc, #140]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004072:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	697b      	ldr	r3, [r7, #20]
}
 800407a:	e039      	b.n	80040f0 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM12)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a22      	ldr	r2, [pc, #136]	@ (800410c <HAL_TIM_Base_MspInit+0x168>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d134      	bne.n	80040f0 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	613b      	str	r3, [r7, #16]
 800408a:	4b1c      	ldr	r3, [pc, #112]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 800408c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408e:	4a1b      	ldr	r2, [pc, #108]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004094:	6413      	str	r3, [r2, #64]	@ 0x40
 8004096:	4b19      	ldr	r3, [pc, #100]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 8004098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	4b15      	ldr	r3, [pc, #84]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040aa:	4a14      	ldr	r2, [pc, #80]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 80040ac:	f043 0302 	orr.w	r3, r3, #2
 80040b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040b2:	4b12      	ldr	r3, [pc, #72]	@ (80040fc <HAL_TIM_Base_MspInit+0x158>)
 80040b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80040be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80040c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c4:	2302      	movs	r3, #2
 80040c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c8:	2300      	movs	r3, #0
 80040ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040cc:	2300      	movs	r3, #0
 80040ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80040d0:	2309      	movs	r3, #9
 80040d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040d8:	4619      	mov	r1, r3
 80040da:	480d      	ldr	r0, [pc, #52]	@ (8004110 <HAL_TIM_Base_MspInit+0x16c>)
 80040dc:	f000 fc7a 	bl	80049d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 80040e0:	2200      	movs	r2, #0
 80040e2:	2105      	movs	r1, #5
 80040e4:	202b      	movs	r0, #43	@ 0x2b
 80040e6:	f000 fbac 	bl	8004842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80040ea:	202b      	movs	r0, #43	@ 0x2b
 80040ec:	f000 fbc5 	bl	800487a <HAL_NVIC_EnableIRQ>
}
 80040f0:	bf00      	nop
 80040f2:	3738      	adds	r7, #56	@ 0x38
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40000800 	.word	0x40000800
 80040fc:	40023800 	.word	0x40023800
 8004100:	40000c00 	.word	0x40000c00
 8004104:	40010400 	.word	0x40010400
 8004108:	40014000 	.word	0x40014000
 800410c:	40001800 	.word	0x40001800
 8004110:	40020400 	.word	0x40020400

08004114 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08a      	sub	sp, #40	@ 0x28
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800411c:	f107 0314 	add.w	r3, r7, #20
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	605a      	str	r2, [r3, #4]
 8004126:	609a      	str	r2, [r3, #8]
 8004128:	60da      	str	r2, [r3, #12]
 800412a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a36      	ldr	r2, [pc, #216]	@ (800420c <HAL_TIM_MspPostInit+0xf8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d11f      	bne.n	8004176 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	4b35      	ldr	r3, [pc, #212]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 800413c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413e:	4a34      	ldr	r2, [pc, #208]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 8004140:	f043 0302 	orr.w	r3, r3, #2
 8004144:	6313      	str	r3, [r2, #48]	@ 0x30
 8004146:	4b32      	ldr	r3, [pc, #200]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	613b      	str	r3, [r7, #16]
 8004150:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8004152:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004156:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004158:	2302      	movs	r3, #2
 800415a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415c:	2300      	movs	r3, #0
 800415e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004160:	2300      	movs	r3, #0
 8004162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004164:	2302      	movs	r3, #2
 8004166:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004168:	f107 0314 	add.w	r3, r7, #20
 800416c:	4619      	mov	r1, r3
 800416e:	4829      	ldr	r0, [pc, #164]	@ (8004214 <HAL_TIM_MspPostInit+0x100>)
 8004170:	f000 fc30 	bl	80049d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8004174:	e046      	b.n	8004204 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a27      	ldr	r2, [pc, #156]	@ (8004218 <HAL_TIM_MspPostInit+0x104>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d11e      	bne.n	80041be <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004180:	2300      	movs	r3, #0
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	4b22      	ldr	r3, [pc, #136]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 8004186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004188:	4a21      	ldr	r2, [pc, #132]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 800418a:	f043 0304 	orr.w	r3, r3, #4
 800418e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004190:	4b1f      	ldr	r3, [pc, #124]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 8004192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 800419c:	2340      	movs	r3, #64	@ 0x40
 800419e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a0:	2302      	movs	r3, #2
 80041a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a4:	2300      	movs	r3, #0
 80041a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041a8:	2302      	movs	r3, #2
 80041aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80041ac:	2303      	movs	r3, #3
 80041ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 80041b0:	f107 0314 	add.w	r3, r7, #20
 80041b4:	4619      	mov	r1, r3
 80041b6:	4819      	ldr	r0, [pc, #100]	@ (800421c <HAL_TIM_MspPostInit+0x108>)
 80041b8:	f000 fc0c 	bl	80049d4 <HAL_GPIO_Init>
}
 80041bc:	e022      	b.n	8004204 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a17      	ldr	r2, [pc, #92]	@ (8004220 <HAL_TIM_MspPostInit+0x10c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d11d      	bne.n	8004204 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80041c8:	2300      	movs	r3, #0
 80041ca:	60bb      	str	r3, [r7, #8]
 80041cc:	4b10      	ldr	r3, [pc, #64]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 80041ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d0:	4a0f      	ldr	r2, [pc, #60]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 80041d2:	f043 0310 	orr.w	r3, r3, #16
 80041d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80041d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004210 <HAL_TIM_MspPostInit+0xfc>)
 80041da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	60bb      	str	r3, [r7, #8]
 80041e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 80041e4:	2360      	movs	r3, #96	@ 0x60
 80041e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e8:	2302      	movs	r3, #2
 80041ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ec:	2300      	movs	r3, #0
 80041ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041f0:	2300      	movs	r3, #0
 80041f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80041f4:	2303      	movs	r3, #3
 80041f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041f8:	f107 0314 	add.w	r3, r7, #20
 80041fc:	4619      	mov	r1, r3
 80041fe:	4809      	ldr	r0, [pc, #36]	@ (8004224 <HAL_TIM_MspPostInit+0x110>)
 8004200:	f000 fbe8 	bl	80049d4 <HAL_GPIO_Init>
}
 8004204:	bf00      	nop
 8004206:	3728      	adds	r7, #40	@ 0x28
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40000800 	.word	0x40000800
 8004210:	40023800 	.word	0x40023800
 8004214:	40020400 	.word	0x40020400
 8004218:	40010400 	.word	0x40010400
 800421c:	40020800 	.word	0x40020800
 8004220:	40014000 	.word	0x40014000
 8004224:	40021000 	.word	0x40021000

08004228 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b08a      	sub	sp, #40	@ 0x28
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004230:	f107 0314 	add.w	r3, r7, #20
 8004234:	2200      	movs	r2, #0
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	605a      	str	r2, [r3, #4]
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	60da      	str	r2, [r3, #12]
 800423e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a1d      	ldr	r2, [pc, #116]	@ (80042bc <HAL_UART_MspInit+0x94>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d134      	bne.n	80042b4 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800424a:	2300      	movs	r3, #0
 800424c:	613b      	str	r3, [r7, #16]
 800424e:	4b1c      	ldr	r3, [pc, #112]	@ (80042c0 <HAL_UART_MspInit+0x98>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004252:	4a1b      	ldr	r2, [pc, #108]	@ (80042c0 <HAL_UART_MspInit+0x98>)
 8004254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004258:	6413      	str	r3, [r2, #64]	@ 0x40
 800425a:	4b19      	ldr	r3, [pc, #100]	@ (80042c0 <HAL_UART_MspInit+0x98>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	4b15      	ldr	r3, [pc, #84]	@ (80042c0 <HAL_UART_MspInit+0x98>)
 800426c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800426e:	4a14      	ldr	r2, [pc, #80]	@ (80042c0 <HAL_UART_MspInit+0x98>)
 8004270:	f043 0308 	orr.w	r3, r3, #8
 8004274:	6313      	str	r3, [r2, #48]	@ 0x30
 8004276:	4b12      	ldr	r3, [pc, #72]	@ (80042c0 <HAL_UART_MspInit+0x98>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004282:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004288:	2302      	movs	r3, #2
 800428a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428c:	2300      	movs	r3, #0
 800428e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004290:	2303      	movs	r3, #3
 8004292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004294:	2307      	movs	r3, #7
 8004296:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004298:	f107 0314 	add.w	r3, r7, #20
 800429c:	4619      	mov	r1, r3
 800429e:	4809      	ldr	r0, [pc, #36]	@ (80042c4 <HAL_UART_MspInit+0x9c>)
 80042a0:	f000 fb98 	bl	80049d4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80042a4:	2200      	movs	r2, #0
 80042a6:	2105      	movs	r1, #5
 80042a8:	2027      	movs	r0, #39	@ 0x27
 80042aa:	f000 faca 	bl	8004842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80042ae:	2027      	movs	r0, #39	@ 0x27
 80042b0:	f000 fae3 	bl	800487a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80042b4:	bf00      	nop
 80042b6:	3728      	adds	r7, #40	@ 0x28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40004800 	.word	0x40004800
 80042c0:	40023800 	.word	0x40023800
 80042c4:	40020c00 	.word	0x40020c00

080042c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80042cc:	bf00      	nop
 80042ce:	e7fd      	b.n	80042cc <NMI_Handler+0x4>

080042d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042d4:	bf00      	nop
 80042d6:	e7fd      	b.n	80042d4 <HardFault_Handler+0x4>

080042d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042dc:	bf00      	nop
 80042de:	e7fd      	b.n	80042dc <MemManage_Handler+0x4>

080042e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <BusFault_Handler+0x4>

080042e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <UsageFault_Handler+0x4>

080042f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042f4:	bf00      	nop
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004302:	f000 f97f 	bl	8004604 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004306:	f006 fe7b 	bl	800b000 <xTaskGetSchedulerState>
 800430a:	4603      	mov	r3, r0
 800430c:	2b01      	cmp	r3, #1
 800430e:	d001      	beq.n	8004314 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004310:	f007 fc72 	bl	800bbf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004314:	bf00      	nop
 8004316:	bd80      	pop	{r7, pc}

08004318 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800431c:	4802      	ldr	r0, [pc, #8]	@ (8004328 <USART3_IRQHandler+0x10>)
 800431e:	f004 f9c1 	bl	80086a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004322:	bf00      	nop
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	20000520 	.word	0x20000520

0800432c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004330:	4803      	ldr	r0, [pc, #12]	@ (8004340 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8004332:	f003 f81d 	bl	8007370 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8004336:	4803      	ldr	r0, [pc, #12]	@ (8004344 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8004338:	f003 f81a 	bl	8007370 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800433c:	bf00      	nop
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20000448 	.word	0x20000448
 8004344:	200004d8 	.word	0x200004d8

08004348 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800434c:	4802      	ldr	r0, [pc, #8]	@ (8004358 <TIM5_IRQHandler+0x10>)
 800434e:	f003 f80f 	bl	8007370 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004352:	bf00      	nop
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	20000400 	.word	0x20000400

0800435c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  return 1;
 8004360:	2301      	movs	r3, #1
}
 8004362:	4618      	mov	r0, r3
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <_kill>:

int _kill(int pid, int sig)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004376:	f008 fbdf 	bl	800cb38 <__errno>
 800437a:	4603      	mov	r3, r0
 800437c:	2216      	movs	r2, #22
 800437e:	601a      	str	r2, [r3, #0]
  return -1;
 8004380:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004384:	4618      	mov	r0, r3
 8004386:	3708      	adds	r7, #8
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <_exit>:

void _exit (int status)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004394:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f7ff ffe7 	bl	800436c <_kill>
  while (1) {}    /* Make sure we hang here */
 800439e:	bf00      	nop
 80043a0:	e7fd      	b.n	800439e <_exit+0x12>

080043a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b086      	sub	sp, #24
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043ae:	2300      	movs	r3, #0
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	e00a      	b.n	80043ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80043b4:	f3af 8000 	nop.w
 80043b8:	4601      	mov	r1, r0
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	1c5a      	adds	r2, r3, #1
 80043be:	60ba      	str	r2, [r7, #8]
 80043c0:	b2ca      	uxtb	r2, r1
 80043c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	3301      	adds	r3, #1
 80043c8:	617b      	str	r3, [r7, #20]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	dbf0      	blt.n	80043b4 <_read+0x12>
  }

  return len;
 80043d2:	687b      	ldr	r3, [r7, #4]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3718      	adds	r7, #24
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	e009      	b.n	8004402 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	1c5a      	adds	r2, r3, #1
 80043f2:	60ba      	str	r2, [r7, #8]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	3301      	adds	r3, #1
 8004400:	617b      	str	r3, [r7, #20]
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	429a      	cmp	r2, r3
 8004408:	dbf1      	blt.n	80043ee <_write+0x12>
  }
  return len;
 800440a:	687b      	ldr	r3, [r7, #4]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <_close>:

int _close(int file)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800441c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004420:	4618      	mov	r0, r3
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800443c:	605a      	str	r2, [r3, #4]
  return 0;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <_isatty>:

int _isatty(int file)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004454:	2301      	movs	r3, #1
}
 8004456:	4618      	mov	r0, r3
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004462:	b480      	push	{r7}
 8004464:	b085      	sub	sp, #20
 8004466:	af00      	add	r7, sp, #0
 8004468:	60f8      	str	r0, [r7, #12]
 800446a:	60b9      	str	r1, [r7, #8]
 800446c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004484:	4a14      	ldr	r2, [pc, #80]	@ (80044d8 <_sbrk+0x5c>)
 8004486:	4b15      	ldr	r3, [pc, #84]	@ (80044dc <_sbrk+0x60>)
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004490:	4b13      	ldr	r3, [pc, #76]	@ (80044e0 <_sbrk+0x64>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d102      	bne.n	800449e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004498:	4b11      	ldr	r3, [pc, #68]	@ (80044e0 <_sbrk+0x64>)
 800449a:	4a12      	ldr	r2, [pc, #72]	@ (80044e4 <_sbrk+0x68>)
 800449c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800449e:	4b10      	ldr	r3, [pc, #64]	@ (80044e0 <_sbrk+0x64>)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4413      	add	r3, r2
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d207      	bcs.n	80044bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044ac:	f008 fb44 	bl	800cb38 <__errno>
 80044b0:	4603      	mov	r3, r0
 80044b2:	220c      	movs	r2, #12
 80044b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80044ba:	e009      	b.n	80044d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044bc:	4b08      	ldr	r3, [pc, #32]	@ (80044e0 <_sbrk+0x64>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044c2:	4b07      	ldr	r3, [pc, #28]	@ (80044e0 <_sbrk+0x64>)
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4413      	add	r3, r2
 80044ca:	4a05      	ldr	r2, [pc, #20]	@ (80044e0 <_sbrk+0x64>)
 80044cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044ce:	68fb      	ldr	r3, [r7, #12]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	20020000 	.word	0x20020000
 80044dc:	00000400 	.word	0x00000400
 80044e0:	200009d4 	.word	0x200009d4
 80044e4:	20005478 	.word	0x20005478

080044e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044e8:	b480      	push	{r7}
 80044ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044ec:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <SystemInit+0x20>)
 80044ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f2:	4a05      	ldr	r2, [pc, #20]	@ (8004508 <SystemInit+0x20>)
 80044f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044fc:	bf00      	nop
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800450c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004544 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004510:	f7ff ffea 	bl	80044e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004514:	480c      	ldr	r0, [pc, #48]	@ (8004548 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004516:	490d      	ldr	r1, [pc, #52]	@ (800454c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004518:	4a0d      	ldr	r2, [pc, #52]	@ (8004550 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800451a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800451c:	e002      	b.n	8004524 <LoopCopyDataInit>

0800451e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800451e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004522:	3304      	adds	r3, #4

08004524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004528:	d3f9      	bcc.n	800451e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800452a:	4a0a      	ldr	r2, [pc, #40]	@ (8004554 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800452c:	4c0a      	ldr	r4, [pc, #40]	@ (8004558 <LoopFillZerobss+0x22>)
  movs r3, #0
 800452e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004530:	e001      	b.n	8004536 <LoopFillZerobss>

08004532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004534:	3204      	adds	r2, #4

08004536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004538:	d3fb      	bcc.n	8004532 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800453a:	f008 fb03 	bl	800cb44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800453e:	f7fd f8fb 	bl	8001738 <main>
  bx  lr    
 8004542:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004544:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800454c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004550:	080108b4 	.word	0x080108b4
  ldr r2, =_sbss
 8004554:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8004558:	20005478 	.word	0x20005478

0800455c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800455c:	e7fe      	b.n	800455c <ADC_IRQHandler>
	...

08004560 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004564:	4b0e      	ldr	r3, [pc, #56]	@ (80045a0 <HAL_Init+0x40>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a0d      	ldr	r2, [pc, #52]	@ (80045a0 <HAL_Init+0x40>)
 800456a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800456e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004570:	4b0b      	ldr	r3, [pc, #44]	@ (80045a0 <HAL_Init+0x40>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a0a      	ldr	r2, [pc, #40]	@ (80045a0 <HAL_Init+0x40>)
 8004576:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800457a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800457c:	4b08      	ldr	r3, [pc, #32]	@ (80045a0 <HAL_Init+0x40>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a07      	ldr	r2, [pc, #28]	@ (80045a0 <HAL_Init+0x40>)
 8004582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004586:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004588:	2003      	movs	r0, #3
 800458a:	f000 f94f 	bl	800482c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800458e:	200f      	movs	r0, #15
 8004590:	f000 f808 	bl	80045a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004594:	f7ff fbf8 	bl	8003d88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	40023c00 	.word	0x40023c00

080045a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045ac:	4b12      	ldr	r3, [pc, #72]	@ (80045f8 <HAL_InitTick+0x54>)
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	4b12      	ldr	r3, [pc, #72]	@ (80045fc <HAL_InitTick+0x58>)
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	4619      	mov	r1, r3
 80045b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80045be:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f967 	bl	8004896 <HAL_SYSTICK_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e00e      	b.n	80045f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b0f      	cmp	r3, #15
 80045d6:	d80a      	bhi.n	80045ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045d8:	2200      	movs	r2, #0
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045e0:	f000 f92f 	bl	8004842 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045e4:	4a06      	ldr	r2, [pc, #24]	@ (8004600 <HAL_InitTick+0x5c>)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	e000      	b.n	80045f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	20000014 	.word	0x20000014
 80045fc:	2000001c 	.word	0x2000001c
 8004600:	20000018 	.word	0x20000018

08004604 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004604:	b480      	push	{r7}
 8004606:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004608:	4b06      	ldr	r3, [pc, #24]	@ (8004624 <HAL_IncTick+0x20>)
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	461a      	mov	r2, r3
 800460e:	4b06      	ldr	r3, [pc, #24]	@ (8004628 <HAL_IncTick+0x24>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4413      	add	r3, r2
 8004614:	4a04      	ldr	r2, [pc, #16]	@ (8004628 <HAL_IncTick+0x24>)
 8004616:	6013      	str	r3, [r2, #0]
}
 8004618:	bf00      	nop
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	2000001c 	.word	0x2000001c
 8004628:	200009d8 	.word	0x200009d8

0800462c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  return uwTick;
 8004630:	4b03      	ldr	r3, [pc, #12]	@ (8004640 <HAL_GetTick+0x14>)
 8004632:	681b      	ldr	r3, [r3, #0]
}
 8004634:	4618      	mov	r0, r3
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	200009d8 	.word	0x200009d8

08004644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800464c:	f7ff ffee 	bl	800462c <HAL_GetTick>
 8004650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800465c:	d005      	beq.n	800466a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800465e:	4b0a      	ldr	r3, [pc, #40]	@ (8004688 <HAL_Delay+0x44>)
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4413      	add	r3, r2
 8004668:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800466a:	bf00      	nop
 800466c:	f7ff ffde 	bl	800462c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	429a      	cmp	r2, r3
 800467a:	d8f7      	bhi.n	800466c <HAL_Delay+0x28>
  {
  }
}
 800467c:	bf00      	nop
 800467e:	bf00      	nop
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	2000001c 	.word	0x2000001c

0800468c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f003 0307 	and.w	r3, r3, #7
 800469a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800469c:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <__NVIC_SetPriorityGrouping+0x44>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80046a8:	4013      	ands	r3, r2
 80046aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80046b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046be:	4a04      	ldr	r2, [pc, #16]	@ (80046d0 <__NVIC_SetPriorityGrouping+0x44>)
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	60d3      	str	r3, [r2, #12]
}
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	e000ed00 	.word	0xe000ed00

080046d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046d8:	4b04      	ldr	r3, [pc, #16]	@ (80046ec <__NVIC_GetPriorityGrouping+0x18>)
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	0a1b      	lsrs	r3, r3, #8
 80046de:	f003 0307 	and.w	r3, r3, #7
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	e000ed00 	.word	0xe000ed00

080046f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4603      	mov	r3, r0
 80046f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	db0b      	blt.n	800471a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004702:	79fb      	ldrb	r3, [r7, #7]
 8004704:	f003 021f 	and.w	r2, r3, #31
 8004708:	4907      	ldr	r1, [pc, #28]	@ (8004728 <__NVIC_EnableIRQ+0x38>)
 800470a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	2001      	movs	r0, #1
 8004712:	fa00 f202 	lsl.w	r2, r0, r2
 8004716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800471a:	bf00      	nop
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	e000e100 	.word	0xe000e100

0800472c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	4603      	mov	r3, r0
 8004734:	6039      	str	r1, [r7, #0]
 8004736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800473c:	2b00      	cmp	r3, #0
 800473e:	db0a      	blt.n	8004756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	b2da      	uxtb	r2, r3
 8004744:	490c      	ldr	r1, [pc, #48]	@ (8004778 <__NVIC_SetPriority+0x4c>)
 8004746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474a:	0112      	lsls	r2, r2, #4
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	440b      	add	r3, r1
 8004750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004754:	e00a      	b.n	800476c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	b2da      	uxtb	r2, r3
 800475a:	4908      	ldr	r1, [pc, #32]	@ (800477c <__NVIC_SetPriority+0x50>)
 800475c:	79fb      	ldrb	r3, [r7, #7]
 800475e:	f003 030f 	and.w	r3, r3, #15
 8004762:	3b04      	subs	r3, #4
 8004764:	0112      	lsls	r2, r2, #4
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	440b      	add	r3, r1
 800476a:	761a      	strb	r2, [r3, #24]
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	e000e100 	.word	0xe000e100
 800477c:	e000ed00 	.word	0xe000ed00

08004780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004780:	b480      	push	{r7}
 8004782:	b089      	sub	sp, #36	@ 0x24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f1c3 0307 	rsb	r3, r3, #7
 800479a:	2b04      	cmp	r3, #4
 800479c:	bf28      	it	cs
 800479e:	2304      	movcs	r3, #4
 80047a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	3304      	adds	r3, #4
 80047a6:	2b06      	cmp	r3, #6
 80047a8:	d902      	bls.n	80047b0 <NVIC_EncodePriority+0x30>
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	3b03      	subs	r3, #3
 80047ae:	e000      	b.n	80047b2 <NVIC_EncodePriority+0x32>
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	fa02 f303 	lsl.w	r3, r2, r3
 80047be:	43da      	mvns	r2, r3
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	401a      	ands	r2, r3
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	fa01 f303 	lsl.w	r3, r1, r3
 80047d2:	43d9      	mvns	r1, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047d8:	4313      	orrs	r3, r2
         );
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3724      	adds	r7, #36	@ 0x24
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
	...

080047e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3b01      	subs	r3, #1
 80047f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047f8:	d301      	bcc.n	80047fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047fa:	2301      	movs	r3, #1
 80047fc:	e00f      	b.n	800481e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004828 <SysTick_Config+0x40>)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3b01      	subs	r3, #1
 8004804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004806:	210f      	movs	r1, #15
 8004808:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800480c:	f7ff ff8e 	bl	800472c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004810:	4b05      	ldr	r3, [pc, #20]	@ (8004828 <SysTick_Config+0x40>)
 8004812:	2200      	movs	r2, #0
 8004814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004816:	4b04      	ldr	r3, [pc, #16]	@ (8004828 <SysTick_Config+0x40>)
 8004818:	2207      	movs	r2, #7
 800481a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	e000e010 	.word	0xe000e010

0800482c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7ff ff29 	bl	800468c <__NVIC_SetPriorityGrouping>
}
 800483a:	bf00      	nop
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004842:	b580      	push	{r7, lr}
 8004844:	b086      	sub	sp, #24
 8004846:	af00      	add	r7, sp, #0
 8004848:	4603      	mov	r3, r0
 800484a:	60b9      	str	r1, [r7, #8]
 800484c:	607a      	str	r2, [r7, #4]
 800484e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004854:	f7ff ff3e 	bl	80046d4 <__NVIC_GetPriorityGrouping>
 8004858:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	68b9      	ldr	r1, [r7, #8]
 800485e:	6978      	ldr	r0, [r7, #20]
 8004860:	f7ff ff8e 	bl	8004780 <NVIC_EncodePriority>
 8004864:	4602      	mov	r2, r0
 8004866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800486a:	4611      	mov	r1, r2
 800486c:	4618      	mov	r0, r3
 800486e:	f7ff ff5d 	bl	800472c <__NVIC_SetPriority>
}
 8004872:	bf00      	nop
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b082      	sub	sp, #8
 800487e:	af00      	add	r7, sp, #0
 8004880:	4603      	mov	r3, r0
 8004882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff ff31 	bl	80046f0 <__NVIC_EnableIRQ>
}
 800488e:	bf00      	nop
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff ffa2 	bl	80047e8 <SysTick_Config>
 80048a4:	4603      	mov	r3, r0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b084      	sub	sp, #16
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ba:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048bc:	f7ff feb6 	bl	800462c <HAL_GetTick>
 80048c0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d008      	beq.n	80048e0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2280      	movs	r2, #128	@ 0x80
 80048d2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e052      	b.n	8004986 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0216 	bic.w	r2, r2, #22
 80048ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	695a      	ldr	r2, [r3, #20]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048fe:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004904:	2b00      	cmp	r3, #0
 8004906:	d103      	bne.n	8004910 <HAL_DMA_Abort+0x62>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800490c:	2b00      	cmp	r3, #0
 800490e:	d007      	beq.n	8004920 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0208 	bic.w	r2, r2, #8
 800491e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0201 	bic.w	r2, r2, #1
 800492e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004930:	e013      	b.n	800495a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004932:	f7ff fe7b 	bl	800462c <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b05      	cmp	r3, #5
 800493e:	d90c      	bls.n	800495a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2203      	movs	r2, #3
 800494a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e015      	b.n	8004986 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e4      	bne.n	8004932 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800496c:	223f      	movs	r2, #63	@ 0x3f
 800496e:	409a      	lsls	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3710      	adds	r7, #16
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d004      	beq.n	80049ac <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2280      	movs	r2, #128	@ 0x80
 80049a6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e00c      	b.n	80049c6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2205      	movs	r2, #5
 80049b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0201 	bic.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b089      	sub	sp, #36	@ 0x24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049e6:	2300      	movs	r3, #0
 80049e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049ea:	2300      	movs	r3, #0
 80049ec:	61fb      	str	r3, [r7, #28]
 80049ee:	e16b      	b.n	8004cc8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049f0:	2201      	movs	r2, #1
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	4013      	ands	r3, r2
 8004a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	f040 815a 	bne.w	8004cc2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f003 0303 	and.w	r3, r3, #3
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d005      	beq.n	8004a26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d130      	bne.n	8004a88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	2203      	movs	r2, #3
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	fa02 f303 	lsl.w	r3, r2, r3
 8004a64:	43db      	mvns	r3, r3
 8004a66:	69ba      	ldr	r2, [r7, #24]
 8004a68:	4013      	ands	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	091b      	lsrs	r3, r3, #4
 8004a72:	f003 0201 	and.w	r2, r3, #1
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 0303 	and.w	r3, r3, #3
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d017      	beq.n	8004ac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	005b      	lsls	r3, r3, #1
 8004a9e:	2203      	movs	r2, #3
 8004aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa4:	43db      	mvns	r3, r3
 8004aa6:	69ba      	ldr	r2, [r7, #24]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	689a      	ldr	r2, [r3, #8]
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	005b      	lsls	r3, r3, #1
 8004ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69ba      	ldr	r2, [r7, #24]
 8004ac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f003 0303 	and.w	r3, r3, #3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d123      	bne.n	8004b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	08da      	lsrs	r2, r3, #3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	3208      	adds	r2, #8
 8004ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	f003 0307 	and.w	r3, r3, #7
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	220f      	movs	r2, #15
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	43db      	mvns	r3, r3
 8004aee:	69ba      	ldr	r2, [r7, #24]
 8004af0:	4013      	ands	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	691a      	ldr	r2, [r3, #16]
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	f003 0307 	and.w	r3, r3, #7
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	08da      	lsrs	r2, r3, #3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3208      	adds	r2, #8
 8004b12:	69b9      	ldr	r1, [r7, #24]
 8004b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	2203      	movs	r2, #3
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f003 0203 	and.w	r2, r3, #3
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 80b4 	beq.w	8004cc2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60fb      	str	r3, [r7, #12]
 8004b5e:	4b60      	ldr	r3, [pc, #384]	@ (8004ce0 <HAL_GPIO_Init+0x30c>)
 8004b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b62:	4a5f      	ldr	r2, [pc, #380]	@ (8004ce0 <HAL_GPIO_Init+0x30c>)
 8004b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ce0 <HAL_GPIO_Init+0x30c>)
 8004b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b76:	4a5b      	ldr	r2, [pc, #364]	@ (8004ce4 <HAL_GPIO_Init+0x310>)
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	089b      	lsrs	r3, r3, #2
 8004b7c:	3302      	adds	r3, #2
 8004b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	f003 0303 	and.w	r3, r3, #3
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	220f      	movs	r2, #15
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	43db      	mvns	r3, r3
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	4013      	ands	r3, r2
 8004b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a52      	ldr	r2, [pc, #328]	@ (8004ce8 <HAL_GPIO_Init+0x314>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d02b      	beq.n	8004bfa <HAL_GPIO_Init+0x226>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a51      	ldr	r2, [pc, #324]	@ (8004cec <HAL_GPIO_Init+0x318>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d025      	beq.n	8004bf6 <HAL_GPIO_Init+0x222>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a50      	ldr	r2, [pc, #320]	@ (8004cf0 <HAL_GPIO_Init+0x31c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d01f      	beq.n	8004bf2 <HAL_GPIO_Init+0x21e>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a4f      	ldr	r2, [pc, #316]	@ (8004cf4 <HAL_GPIO_Init+0x320>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d019      	beq.n	8004bee <HAL_GPIO_Init+0x21a>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a4e      	ldr	r2, [pc, #312]	@ (8004cf8 <HAL_GPIO_Init+0x324>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d013      	beq.n	8004bea <HAL_GPIO_Init+0x216>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a4d      	ldr	r2, [pc, #308]	@ (8004cfc <HAL_GPIO_Init+0x328>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00d      	beq.n	8004be6 <HAL_GPIO_Init+0x212>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a4c      	ldr	r2, [pc, #304]	@ (8004d00 <HAL_GPIO_Init+0x32c>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d007      	beq.n	8004be2 <HAL_GPIO_Init+0x20e>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a4b      	ldr	r2, [pc, #300]	@ (8004d04 <HAL_GPIO_Init+0x330>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d101      	bne.n	8004bde <HAL_GPIO_Init+0x20a>
 8004bda:	2307      	movs	r3, #7
 8004bdc:	e00e      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004bde:	2308      	movs	r3, #8
 8004be0:	e00c      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004be2:	2306      	movs	r3, #6
 8004be4:	e00a      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004be6:	2305      	movs	r3, #5
 8004be8:	e008      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004bea:	2304      	movs	r3, #4
 8004bec:	e006      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e004      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e002      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e000      	b.n	8004bfc <HAL_GPIO_Init+0x228>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	69fa      	ldr	r2, [r7, #28]
 8004bfe:	f002 0203 	and.w	r2, r2, #3
 8004c02:	0092      	lsls	r2, r2, #2
 8004c04:	4093      	lsls	r3, r2
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c0c:	4935      	ldr	r1, [pc, #212]	@ (8004ce4 <HAL_GPIO_Init+0x310>)
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	089b      	lsrs	r3, r3, #2
 8004c12:	3302      	adds	r3, #2
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	43db      	mvns	r3, r3
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4013      	ands	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004c36:	69ba      	ldr	r2, [r7, #24]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c3e:	4a32      	ldr	r2, [pc, #200]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c44:	4b30      	ldr	r3, [pc, #192]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4013      	ands	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d003      	beq.n	8004c68 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c68:	4a27      	ldr	r2, [pc, #156]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c6e:	4b26      	ldr	r3, [pc, #152]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	43db      	mvns	r3, r3
 8004c78:	69ba      	ldr	r2, [r7, #24]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c92:	4a1d      	ldr	r2, [pc, #116]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c98:	4b1b      	ldr	r3, [pc, #108]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	43db      	mvns	r3, r3
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d003      	beq.n	8004cbc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004cbc:	4a12      	ldr	r2, [pc, #72]	@ (8004d08 <HAL_GPIO_Init+0x334>)
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	61fb      	str	r3, [r7, #28]
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	2b0f      	cmp	r3, #15
 8004ccc:	f67f ae90 	bls.w	80049f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	3724      	adds	r7, #36	@ 0x24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40023800 	.word	0x40023800
 8004ce4:	40013800 	.word	0x40013800
 8004ce8:	40020000 	.word	0x40020000
 8004cec:	40020400 	.word	0x40020400
 8004cf0:	40020800 	.word	0x40020800
 8004cf4:	40020c00 	.word	0x40020c00
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	40021400 	.word	0x40021400
 8004d00:	40021800 	.word	0x40021800
 8004d04:	40021c00 	.word	0x40021c00
 8004d08:	40013c00 	.word	0x40013c00

08004d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	460b      	mov	r3, r1
 8004d16:	807b      	strh	r3, [r7, #2]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d1c:	787b      	ldrb	r3, [r7, #1]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d22:	887a      	ldrh	r2, [r7, #2]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d28:	e003      	b.n	8004d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d2a:	887b      	ldrh	r3, [r7, #2]
 8004d2c:	041a      	lsls	r2, r3, #16
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	619a      	str	r2, [r3, #24]
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
	...

08004d40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e12b      	b.n	8004faa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d106      	bne.n	8004d6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7ff f83a 	bl	8003de0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2224      	movs	r2, #36	@ 0x24
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0201 	bic.w	r2, r2, #1
 8004d82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004da2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004da4:	f001 fd76 	bl	8006894 <HAL_RCC_GetPCLK1Freq>
 8004da8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	4a81      	ldr	r2, [pc, #516]	@ (8004fb4 <HAL_I2C_Init+0x274>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d807      	bhi.n	8004dc4 <HAL_I2C_Init+0x84>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	4a80      	ldr	r2, [pc, #512]	@ (8004fb8 <HAL_I2C_Init+0x278>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	bf94      	ite	ls
 8004dbc:	2301      	movls	r3, #1
 8004dbe:	2300      	movhi	r3, #0
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	e006      	b.n	8004dd2 <HAL_I2C_Init+0x92>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4a7d      	ldr	r2, [pc, #500]	@ (8004fbc <HAL_I2C_Init+0x27c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	bf94      	ite	ls
 8004dcc:	2301      	movls	r3, #1
 8004dce:	2300      	movhi	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e0e7      	b.n	8004faa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4a78      	ldr	r2, [pc, #480]	@ (8004fc0 <HAL_I2C_Init+0x280>)
 8004dde:	fba2 2303 	umull	r2, r3, r2, r3
 8004de2:	0c9b      	lsrs	r3, r3, #18
 8004de4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	4a6a      	ldr	r2, [pc, #424]	@ (8004fb4 <HAL_I2C_Init+0x274>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d802      	bhi.n	8004e14 <HAL_I2C_Init+0xd4>
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	3301      	adds	r3, #1
 8004e12:	e009      	b.n	8004e28 <HAL_I2C_Init+0xe8>
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004e1a:	fb02 f303 	mul.w	r3, r2, r3
 8004e1e:	4a69      	ldr	r2, [pc, #420]	@ (8004fc4 <HAL_I2C_Init+0x284>)
 8004e20:	fba2 2303 	umull	r2, r3, r2, r3
 8004e24:	099b      	lsrs	r3, r3, #6
 8004e26:	3301      	adds	r3, #1
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6812      	ldr	r2, [r2, #0]
 8004e2c:	430b      	orrs	r3, r1
 8004e2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004e3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	495c      	ldr	r1, [pc, #368]	@ (8004fb4 <HAL_I2C_Init+0x274>)
 8004e44:	428b      	cmp	r3, r1
 8004e46:	d819      	bhi.n	8004e7c <HAL_I2C_Init+0x13c>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	1e59      	subs	r1, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e56:	1c59      	adds	r1, r3, #1
 8004e58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004e5c:	400b      	ands	r3, r1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00a      	beq.n	8004e78 <HAL_I2C_Init+0x138>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	1e59      	subs	r1, r3, #1
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e70:	3301      	adds	r3, #1
 8004e72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e76:	e051      	b.n	8004f1c <HAL_I2C_Init+0x1dc>
 8004e78:	2304      	movs	r3, #4
 8004e7a:	e04f      	b.n	8004f1c <HAL_I2C_Init+0x1dc>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d111      	bne.n	8004ea8 <HAL_I2C_Init+0x168>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	1e58      	subs	r0, r3, #1
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6859      	ldr	r1, [r3, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	440b      	add	r3, r1
 8004e92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e96:	3301      	adds	r3, #1
 8004e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bf0c      	ite	eq
 8004ea0:	2301      	moveq	r3, #1
 8004ea2:	2300      	movne	r3, #0
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	e012      	b.n	8004ece <HAL_I2C_Init+0x18e>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	1e58      	subs	r0, r3, #1
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6859      	ldr	r1, [r3, #4]
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	440b      	add	r3, r1
 8004eb6:	0099      	lsls	r1, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	bf0c      	ite	eq
 8004ec8:	2301      	moveq	r3, #1
 8004eca:	2300      	movne	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <HAL_I2C_Init+0x196>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e022      	b.n	8004f1c <HAL_I2C_Init+0x1dc>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10e      	bne.n	8004efc <HAL_I2C_Init+0x1bc>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	1e58      	subs	r0, r3, #1
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6859      	ldr	r1, [r3, #4]
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	440b      	add	r3, r1
 8004eec:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ef6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004efa:	e00f      	b.n	8004f1c <HAL_I2C_Init+0x1dc>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	1e58      	subs	r0, r3, #1
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6859      	ldr	r1, [r3, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	0099      	lsls	r1, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f12:	3301      	adds	r3, #1
 8004f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	6809      	ldr	r1, [r1, #0]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	69da      	ldr	r2, [r3, #28]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004f4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6911      	ldr	r1, [r2, #16]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	68d2      	ldr	r2, [r2, #12]
 8004f56:	4311      	orrs	r1, r2
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6812      	ldr	r2, [r2, #0]
 8004f5c:	430b      	orrs	r3, r1
 8004f5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	695a      	ldr	r2, [r3, #20]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2220      	movs	r2, #32
 8004f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	000186a0 	.word	0x000186a0
 8004fb8:	001e847f 	.word	0x001e847f
 8004fbc:	003d08ff 	.word	0x003d08ff
 8004fc0:	431bde83 	.word	0x431bde83
 8004fc4:	10624dd3 	.word	0x10624dd3

08004fc8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b088      	sub	sp, #32
 8004fcc:	af02      	add	r7, sp, #8
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	817b      	strh	r3, [r7, #10]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	813b      	strh	r3, [r7, #8]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fe2:	f7ff fb23 	bl	800462c <HAL_GetTick>
 8004fe6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	2b20      	cmp	r3, #32
 8004ff2:	f040 80d9 	bne.w	80051a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	9300      	str	r3, [sp, #0]
 8004ffa:	2319      	movs	r3, #25
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	496d      	ldr	r1, [pc, #436]	@ (80051b4 <HAL_I2C_Mem_Write+0x1ec>)
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 fdb9 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800500c:	2302      	movs	r3, #2
 800500e:	e0cc      	b.n	80051aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005016:	2b01      	cmp	r3, #1
 8005018:	d101      	bne.n	800501e <HAL_I2C_Mem_Write+0x56>
 800501a:	2302      	movs	r3, #2
 800501c:	e0c5      	b.n	80051aa <HAL_I2C_Mem_Write+0x1e2>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b01      	cmp	r3, #1
 8005032:	d007      	beq.n	8005044 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f042 0201 	orr.w	r2, r2, #1
 8005042:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005052:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2221      	movs	r2, #33	@ 0x21
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2240      	movs	r2, #64	@ 0x40
 8005060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a3a      	ldr	r2, [r7, #32]
 800506e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005074:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	4a4d      	ldr	r2, [pc, #308]	@ (80051b8 <HAL_I2C_Mem_Write+0x1f0>)
 8005084:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005086:	88f8      	ldrh	r0, [r7, #6]
 8005088:	893a      	ldrh	r2, [r7, #8]
 800508a:	8979      	ldrh	r1, [r7, #10]
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	9301      	str	r3, [sp, #4]
 8005090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	4603      	mov	r3, r0
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f000 fbf0 	bl	800587c <I2C_RequestMemoryWrite>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d052      	beq.n	8005148 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e081      	b.n	80051aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 fe7e 	bl	8005dac <I2C_WaitOnTXEFlagUntilTimeout>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00d      	beq.n	80050d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d107      	bne.n	80050ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e06b      	b.n	80051aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	781a      	ldrb	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	1c5a      	adds	r2, r3, #1
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	f003 0304 	and.w	r3, r3, #4
 800510c:	2b04      	cmp	r3, #4
 800510e:	d11b      	bne.n	8005148 <HAL_I2C_Mem_Write+0x180>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005114:	2b00      	cmp	r3, #0
 8005116:	d017      	beq.n	8005148 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	781a      	ldrb	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800513e:	b29b      	uxth	r3, r3
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1aa      	bne.n	80050a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 fe71 	bl	8005e3c <I2C_WaitOnBTFFlagUntilTimeout>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00d      	beq.n	800517c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	2b04      	cmp	r3, #4
 8005166:	d107      	bne.n	8005178 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005176:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e016      	b.n	80051aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800518a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051a4:	2300      	movs	r3, #0
 80051a6:	e000      	b.n	80051aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80051a8:	2302      	movs	r3, #2
  }
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3718      	adds	r7, #24
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	00100002 	.word	0x00100002
 80051b8:	ffff0000 	.word	0xffff0000

080051bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b08c      	sub	sp, #48	@ 0x30
 80051c0:	af02      	add	r7, sp, #8
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	4608      	mov	r0, r1
 80051c6:	4611      	mov	r1, r2
 80051c8:	461a      	mov	r2, r3
 80051ca:	4603      	mov	r3, r0
 80051cc:	817b      	strh	r3, [r7, #10]
 80051ce:	460b      	mov	r3, r1
 80051d0:	813b      	strh	r3, [r7, #8]
 80051d2:	4613      	mov	r3, r2
 80051d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051d6:	f7ff fa29 	bl	800462c <HAL_GetTick>
 80051da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b20      	cmp	r3, #32
 80051e6:	f040 8214 	bne.w	8005612 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	2319      	movs	r3, #25
 80051f0:	2201      	movs	r2, #1
 80051f2:	497b      	ldr	r1, [pc, #492]	@ (80053e0 <HAL_I2C_Mem_Read+0x224>)
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 fcbf 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
 8005202:	e207      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d101      	bne.n	8005212 <HAL_I2C_Mem_Read+0x56>
 800520e:	2302      	movs	r3, #2
 8005210:	e200      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b01      	cmp	r3, #1
 8005226:	d007      	beq.n	8005238 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0201 	orr.w	r2, r2, #1
 8005236:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005246:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2222      	movs	r2, #34	@ 0x22
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2240      	movs	r2, #64	@ 0x40
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005262:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005268:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800526e:	b29a      	uxth	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4a5b      	ldr	r2, [pc, #364]	@ (80053e4 <HAL_I2C_Mem_Read+0x228>)
 8005278:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800527a:	88f8      	ldrh	r0, [r7, #6]
 800527c:	893a      	ldrh	r2, [r7, #8]
 800527e:	8979      	ldrh	r1, [r7, #10]
 8005280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	4603      	mov	r3, r0
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 fb8c 	bl	80059a8 <I2C_RequestMemoryRead>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e1bc      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d113      	bne.n	80052ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052a2:	2300      	movs	r3, #0
 80052a4:	623b      	str	r3, [r7, #32]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	623b      	str	r3, [r7, #32]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	623b      	str	r3, [r7, #32]
 80052b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052c6:	601a      	str	r2, [r3, #0]
 80052c8:	e190      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d11b      	bne.n	800530a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052e2:	2300      	movs	r3, #0
 80052e4:	61fb      	str	r3, [r7, #28]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	61fb      	str	r3, [r7, #28]
 80052f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	e170      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800530e:	2b02      	cmp	r3, #2
 8005310:	d11b      	bne.n	800534a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005320:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005330:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005332:	2300      	movs	r3, #0
 8005334:	61bb      	str	r3, [r7, #24]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	61bb      	str	r3, [r7, #24]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	61bb      	str	r3, [r7, #24]
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	e150      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800534a:	2300      	movs	r3, #0
 800534c:	617b      	str	r3, [r7, #20]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	617b      	str	r3, [r7, #20]
 800535e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005360:	e144      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005366:	2b03      	cmp	r3, #3
 8005368:	f200 80f1 	bhi.w	800554e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005370:	2b01      	cmp	r3, #1
 8005372:	d123      	bne.n	80053bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005376:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f000 fda7 	bl	8005ecc <I2C_WaitOnRXNEFlagUntilTimeout>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e145      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	3b01      	subs	r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053ba:	e117      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d14e      	bne.n	8005462 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ca:	2200      	movs	r2, #0
 80053cc:	4906      	ldr	r1, [pc, #24]	@ (80053e8 <HAL_I2C_Mem_Read+0x22c>)
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 fbd2 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d008      	beq.n	80053ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e11a      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
 80053de:	bf00      	nop
 80053e0:	00100002 	.word	0x00100002
 80053e4:	ffff0000 	.word	0xffff0000
 80053e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	691a      	ldr	r2, [r3, #16]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005418:	3b01      	subs	r3, #1
 800541a:	b29a      	uxth	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005424:	b29b      	uxth	r3, r3
 8005426:	3b01      	subs	r3, #1
 8005428:	b29a      	uxth	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	691a      	ldr	r2, [r3, #16]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544a:	3b01      	subs	r3, #1
 800544c:	b29a      	uxth	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005456:	b29b      	uxth	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005460:	e0c4      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005468:	2200      	movs	r2, #0
 800546a:	496c      	ldr	r1, [pc, #432]	@ (800561c <HAL_I2C_Mem_Read+0x460>)
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 fb83 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e0cb      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800548a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691a      	ldr	r2, [r3, #16]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005496:	b2d2      	uxtb	r2, r2
 8005498:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	1c5a      	adds	r2, r3, #1
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a8:	3b01      	subs	r3, #1
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c4:	2200      	movs	r2, #0
 80054c6:	4955      	ldr	r1, [pc, #340]	@ (800561c <HAL_I2C_Mem_Read+0x460>)
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f000 fb55 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d001      	beq.n	80054d8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e09d      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691a      	ldr	r2, [r3, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	691a      	ldr	r2, [r3, #16]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005524:	b2d2      	uxtb	r2, r2
 8005526:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552c:	1c5a      	adds	r2, r3, #1
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005536:	3b01      	subs	r3, #1
 8005538:	b29a      	uxth	r2, r3
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005542:	b29b      	uxth	r3, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800554c:	e04e      	b.n	80055ec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800554e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005550:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fcba 	bl	8005ecc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e058      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	691a      	ldr	r2, [r3, #16]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	b2d2      	uxtb	r2, r2
 800556e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800557e:	3b01      	subs	r3, #1
 8005580:	b29a      	uxth	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800558a:	b29b      	uxth	r3, r3
 800558c:	3b01      	subs	r3, #1
 800558e:	b29a      	uxth	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d124      	bne.n	80055ec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055a6:	2b03      	cmp	r3, #3
 80055a8:	d107      	bne.n	80055ba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	691a      	ldr	r2, [r3, #16]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	b2d2      	uxtb	r2, r2
 80055c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055cc:	1c5a      	adds	r2, r3, #1
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f47f aeb6 	bne.w	8005362 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2220      	movs	r2, #32
 80055fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800560e:	2300      	movs	r3, #0
 8005610:	e000      	b.n	8005614 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005612:	2302      	movs	r3, #2
  }
}
 8005614:	4618      	mov	r0, r3
 8005616:	3728      	adds	r7, #40	@ 0x28
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	00010004 	.word	0x00010004

08005620 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b08a      	sub	sp, #40	@ 0x28
 8005624:	af02      	add	r7, sp, #8
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	607a      	str	r2, [r7, #4]
 800562a:	603b      	str	r3, [r7, #0]
 800562c:	460b      	mov	r3, r1
 800562e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005630:	f7fe fffc 	bl	800462c <HAL_GetTick>
 8005634:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005636:	2300      	movs	r3, #0
 8005638:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b20      	cmp	r3, #32
 8005644:	f040 8111 	bne.w	800586a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	2319      	movs	r3, #25
 800564e:	2201      	movs	r2, #1
 8005650:	4988      	ldr	r1, [pc, #544]	@ (8005874 <HAL_I2C_IsDeviceReady+0x254>)
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f000 fa90 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800565e:	2302      	movs	r3, #2
 8005660:	e104      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005668:	2b01      	cmp	r3, #1
 800566a:	d101      	bne.n	8005670 <HAL_I2C_IsDeviceReady+0x50>
 800566c:	2302      	movs	r3, #2
 800566e:	e0fd      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b01      	cmp	r3, #1
 8005684:	d007      	beq.n	8005696 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f042 0201 	orr.w	r2, r2, #1
 8005694:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2224      	movs	r2, #36	@ 0x24
 80056aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	4a70      	ldr	r2, [pc, #448]	@ (8005878 <HAL_I2C_IsDeviceReady+0x258>)
 80056b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056c8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 fa4e 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00d      	beq.n	80056fe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056f0:	d103      	bne.n	80056fa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056f8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e0b6      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056fe:	897b      	ldrh	r3, [r7, #10]
 8005700:	b2db      	uxtb	r3, r3
 8005702:	461a      	mov	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800570c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800570e:	f7fe ff8d 	bl	800462c <HAL_GetTick>
 8005712:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b02      	cmp	r3, #2
 8005720:	bf0c      	ite	eq
 8005722:	2301      	moveq	r3, #1
 8005724:	2300      	movne	r3, #0
 8005726:	b2db      	uxtb	r3, r3
 8005728:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005738:	bf0c      	ite	eq
 800573a:	2301      	moveq	r3, #1
 800573c:	2300      	movne	r3, #0
 800573e:	b2db      	uxtb	r3, r3
 8005740:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005742:	e025      	b.n	8005790 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005744:	f7fe ff72 	bl	800462c <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	429a      	cmp	r2, r3
 8005752:	d302      	bcc.n	800575a <HAL_I2C_IsDeviceReady+0x13a>
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d103      	bne.n	8005762 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	22a0      	movs	r2, #160	@ 0xa0
 800575e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b02      	cmp	r3, #2
 800576e:	bf0c      	ite	eq
 8005770:	2301      	moveq	r3, #1
 8005772:	2300      	movne	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005786:	bf0c      	ite	eq
 8005788:	2301      	moveq	r3, #1
 800578a:	2300      	movne	r3, #0
 800578c:	b2db      	uxtb	r3, r3
 800578e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2ba0      	cmp	r3, #160	@ 0xa0
 800579a:	d005      	beq.n	80057a8 <HAL_I2C_IsDeviceReady+0x188>
 800579c:	7dfb      	ldrb	r3, [r7, #23]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d102      	bne.n	80057a8 <HAL_I2C_IsDeviceReady+0x188>
 80057a2:	7dbb      	ldrb	r3, [r7, #22]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0cd      	beq.n	8005744 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d129      	bne.n	8005812 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057cc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ce:	2300      	movs	r3, #0
 80057d0:	613b      	str	r3, [r7, #16]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	613b      	str	r3, [r7, #16]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	613b      	str	r3, [r7, #16]
 80057e2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	9300      	str	r3, [sp, #0]
 80057e8:	2319      	movs	r3, #25
 80057ea:	2201      	movs	r2, #1
 80057ec:	4921      	ldr	r1, [pc, #132]	@ (8005874 <HAL_I2C_IsDeviceReady+0x254>)
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f000 f9c2 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d001      	beq.n	80057fe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e036      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2220      	movs	r2, #32
 8005802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800580e:	2300      	movs	r3, #0
 8005810:	e02c      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005820:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800582a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	2319      	movs	r3, #25
 8005832:	2201      	movs	r2, #1
 8005834:	490f      	ldr	r1, [pc, #60]	@ (8005874 <HAL_I2C_IsDeviceReady+0x254>)
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f000 f99e 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e012      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	3301      	adds	r3, #1
 800584a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	f4ff af32 	bcc.w	80056ba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2220      	movs	r2, #32
 800585a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e000      	b.n	800586c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800586a:	2302      	movs	r3, #2
  }
}
 800586c:	4618      	mov	r0, r3
 800586e:	3720      	adds	r7, #32
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	00100002 	.word	0x00100002
 8005878:	ffff0000 	.word	0xffff0000

0800587c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b088      	sub	sp, #32
 8005880:	af02      	add	r7, sp, #8
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	4608      	mov	r0, r1
 8005886:	4611      	mov	r1, r2
 8005888:	461a      	mov	r2, r3
 800588a:	4603      	mov	r3, r0
 800588c:	817b      	strh	r3, [r7, #10]
 800588e:	460b      	mov	r3, r1
 8005890:	813b      	strh	r3, [r7, #8]
 8005892:	4613      	mov	r3, r2
 8005894:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 f960 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00d      	beq.n	80058da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058cc:	d103      	bne.n	80058d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e05f      	b.n	800599a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058da:	897b      	ldrh	r3, [r7, #10]
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	461a      	mov	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ec:	6a3a      	ldr	r2, [r7, #32]
 80058ee:	492d      	ldr	r1, [pc, #180]	@ (80059a4 <I2C_RequestMemoryWrite+0x128>)
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f000 f9bb 	bl	8005c6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e04c      	b.n	800599a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005900:	2300      	movs	r3, #0
 8005902:	617b      	str	r3, [r7, #20]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005918:	6a39      	ldr	r1, [r7, #32]
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 fa46 	bl	8005dac <I2C_WaitOnTXEFlagUntilTimeout>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00d      	beq.n	8005942 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592a:	2b04      	cmp	r3, #4
 800592c:	d107      	bne.n	800593e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800593c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e02b      	b.n	800599a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d105      	bne.n	8005954 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005948:	893b      	ldrh	r3, [r7, #8]
 800594a:	b2da      	uxtb	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	611a      	str	r2, [r3, #16]
 8005952:	e021      	b.n	8005998 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005954:	893b      	ldrh	r3, [r7, #8]
 8005956:	0a1b      	lsrs	r3, r3, #8
 8005958:	b29b      	uxth	r3, r3
 800595a:	b2da      	uxtb	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005964:	6a39      	ldr	r1, [r7, #32]
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 fa20 	bl	8005dac <I2C_WaitOnTXEFlagUntilTimeout>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00d      	beq.n	800598e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005976:	2b04      	cmp	r3, #4
 8005978:	d107      	bne.n	800598a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005988:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e005      	b.n	800599a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800598e:	893b      	ldrh	r3, [r7, #8]
 8005990:	b2da      	uxtb	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3718      	adds	r7, #24
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	00010002 	.word	0x00010002

080059a8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b088      	sub	sp, #32
 80059ac:	af02      	add	r7, sp, #8
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	4608      	mov	r0, r1
 80059b2:	4611      	mov	r1, r2
 80059b4:	461a      	mov	r2, r3
 80059b6:	4603      	mov	r3, r0
 80059b8:	817b      	strh	r3, [r7, #10]
 80059ba:	460b      	mov	r3, r1
 80059bc:	813b      	strh	r3, [r7, #8]
 80059be:	4613      	mov	r3, r2
 80059c0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80059d0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	9300      	str	r3, [sp, #0]
 80059e6:	6a3b      	ldr	r3, [r7, #32]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f000 f8c2 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00d      	beq.n	8005a16 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a08:	d103      	bne.n	8005a12 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a10:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e0aa      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a16:	897b      	ldrh	r3, [r7, #10]
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	6a3a      	ldr	r2, [r7, #32]
 8005a2a:	4952      	ldr	r1, [pc, #328]	@ (8005b74 <I2C_RequestMemoryRead+0x1cc>)
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 f91d 	bl	8005c6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d001      	beq.n	8005a3c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e097      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	617b      	str	r3, [r7, #20]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	617b      	str	r3, [r7, #20]
 8005a50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a54:	6a39      	ldr	r1, [r7, #32]
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 f9a8 	bl	8005dac <I2C_WaitOnTXEFlagUntilTimeout>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00d      	beq.n	8005a7e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d107      	bne.n	8005a7a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e076      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a7e:	88fb      	ldrh	r3, [r7, #6]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d105      	bne.n	8005a90 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a84:	893b      	ldrh	r3, [r7, #8]
 8005a86:	b2da      	uxtb	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	611a      	str	r2, [r3, #16]
 8005a8e:	e021      	b.n	8005ad4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a90:	893b      	ldrh	r3, [r7, #8]
 8005a92:	0a1b      	lsrs	r3, r3, #8
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	b2da      	uxtb	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aa0:	6a39      	ldr	r1, [r7, #32]
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f000 f982 	bl	8005dac <I2C_WaitOnTXEFlagUntilTimeout>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00d      	beq.n	8005aca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	2b04      	cmp	r3, #4
 8005ab4:	d107      	bne.n	8005ac6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ac4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e050      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005aca:	893b      	ldrh	r3, [r7, #8]
 8005acc:	b2da      	uxtb	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ad6:	6a39      	ldr	r1, [r7, #32]
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 f967 	bl	8005dac <I2C_WaitOnTXEFlagUntilTimeout>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00d      	beq.n	8005b00 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	d107      	bne.n	8005afc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005afa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e035      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b0e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 f82b 	bl	8005b78 <I2C_WaitOnFlagUntilTimeout>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00d      	beq.n	8005b44 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b36:	d103      	bne.n	8005b40 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e013      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b44:	897b      	ldrh	r3, [r7, #10]
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	f043 0301 	orr.w	r3, r3, #1
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b56:	6a3a      	ldr	r2, [r7, #32]
 8005b58:	4906      	ldr	r1, [pc, #24]	@ (8005b74 <I2C_RequestMemoryRead+0x1cc>)
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f886 	bl	8005c6c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3718      	adds	r7, #24
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	00010002 	.word	0x00010002

08005b78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	4613      	mov	r3, r2
 8005b86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b88:	e048      	b.n	8005c1c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b90:	d044      	beq.n	8005c1c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b92:	f7fe fd4b 	bl	800462c <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d302      	bcc.n	8005ba8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d139      	bne.n	8005c1c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	0c1b      	lsrs	r3, r3, #16
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d10d      	bne.n	8005bce <I2C_WaitOnFlagUntilTimeout+0x56>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	43da      	mvns	r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	bf0c      	ite	eq
 8005bc4:	2301      	moveq	r3, #1
 8005bc6:	2300      	movne	r3, #0
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	461a      	mov	r2, r3
 8005bcc:	e00c      	b.n	8005be8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	43da      	mvns	r2, r3
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bf0c      	ite	eq
 8005be0:	2301      	moveq	r3, #1
 8005be2:	2300      	movne	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	461a      	mov	r2, r3
 8005be8:	79fb      	ldrb	r3, [r7, #7]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d116      	bne.n	8005c1c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	f043 0220 	orr.w	r2, r3, #32
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e023      	b.n	8005c64 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	0c1b      	lsrs	r3, r3, #16
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d10d      	bne.n	8005c42 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	695b      	ldr	r3, [r3, #20]
 8005c2c:	43da      	mvns	r2, r3
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	4013      	ands	r3, r2
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	bf0c      	ite	eq
 8005c38:	2301      	moveq	r3, #1
 8005c3a:	2300      	movne	r3, #0
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	461a      	mov	r2, r3
 8005c40:	e00c      	b.n	8005c5c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	43da      	mvns	r2, r3
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	bf0c      	ite	eq
 8005c54:	2301      	moveq	r3, #1
 8005c56:	2300      	movne	r3, #0
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	79fb      	ldrb	r3, [r7, #7]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d093      	beq.n	8005b8a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
 8005c78:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c7a:	e071      	b.n	8005d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c8a:	d123      	bne.n	8005cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c9a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005ca4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc0:	f043 0204 	orr.w	r2, r3, #4
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e067      	b.n	8005da4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cda:	d041      	beq.n	8005d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cdc:	f7fe fca6 	bl	800462c <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d302      	bcc.n	8005cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d136      	bne.n	8005d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	0c1b      	lsrs	r3, r3, #16
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d10c      	bne.n	8005d16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	43da      	mvns	r2, r3
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	4013      	ands	r3, r2
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	bf14      	ite	ne
 8005d0e:	2301      	movne	r3, #1
 8005d10:	2300      	moveq	r3, #0
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	e00b      	b.n	8005d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	43da      	mvns	r2, r3
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	4013      	ands	r3, r2
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	bf14      	ite	ne
 8005d28:	2301      	movne	r3, #1
 8005d2a:	2300      	moveq	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d016      	beq.n	8005d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4c:	f043 0220 	orr.w	r2, r3, #32
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e021      	b.n	8005da4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	0c1b      	lsrs	r3, r3, #16
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d10c      	bne.n	8005d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	43da      	mvns	r2, r3
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	4013      	ands	r3, r2
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	bf14      	ite	ne
 8005d7c:	2301      	movne	r3, #1
 8005d7e:	2300      	moveq	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	e00b      	b.n	8005d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	43da      	mvns	r2, r3
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	4013      	ands	r3, r2
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	bf14      	ite	ne
 8005d96:	2301      	movne	r3, #1
 8005d98:	2300      	moveq	r3, #0
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f47f af6d 	bne.w	8005c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005db8:	e034      	b.n	8005e24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 f8e3 	bl	8005f86 <I2C_IsAcknowledgeFailed>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e034      	b.n	8005e34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dd0:	d028      	beq.n	8005e24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dd2:	f7fe fc2b 	bl	800462c <HAL_GetTick>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d302      	bcc.n	8005de8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d11d      	bne.n	8005e24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005df2:	2b80      	cmp	r3, #128	@ 0x80
 8005df4:	d016      	beq.n	8005e24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e10:	f043 0220 	orr.w	r2, r3, #32
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e007      	b.n	8005e34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2e:	2b80      	cmp	r3, #128	@ 0x80
 8005e30:	d1c3      	bne.n	8005dba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e48:	e034      	b.n	8005eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 f89b 	bl	8005f86 <I2C_IsAcknowledgeFailed>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e034      	b.n	8005ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e60:	d028      	beq.n	8005eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e62:	f7fe fbe3 	bl	800462c <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d302      	bcc.n	8005e78 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d11d      	bne.n	8005eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	f003 0304 	and.w	r3, r3, #4
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	d016      	beq.n	8005eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2220      	movs	r2, #32
 8005e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea0:	f043 0220 	orr.w	r2, r3, #32
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e007      	b.n	8005ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	f003 0304 	and.w	r3, r3, #4
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d1c3      	bne.n	8005e4a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ed8:	e049      	b.n	8005f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f003 0310 	and.w	r3, r3, #16
 8005ee4:	2b10      	cmp	r3, #16
 8005ee6:	d119      	bne.n	8005f1c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f06f 0210 	mvn.w	r2, #16
 8005ef0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e030      	b.n	8005f7e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f1c:	f7fe fb86 	bl	800462c <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d302      	bcc.n	8005f32 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d11d      	bne.n	8005f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f3c:	2b40      	cmp	r3, #64	@ 0x40
 8005f3e:	d016      	beq.n	8005f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2220      	movs	r2, #32
 8005f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5a:	f043 0220 	orr.w	r2, r3, #32
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e007      	b.n	8005f7e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f78:	2b40      	cmp	r3, #64	@ 0x40
 8005f7a:	d1ae      	bne.n	8005eda <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b083      	sub	sp, #12
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	695b      	ldr	r3, [r3, #20]
 8005f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f9c:	d11b      	bne.n	8005fd6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005fa6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	f043 0204 	orr.w	r2, r3, #4
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e000      	b.n	8005fd8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005fea:	4b06      	ldr	r3, [pc, #24]	@ (8006004 <HAL_PWR_EnableBkUpAccess+0x20>)
 8005fec:	2201      	movs	r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005ff0:	4b05      	ldr	r3, [pc, #20]	@ (8006008 <HAL_PWR_EnableBkUpAccess+0x24>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005ff6:	687b      	ldr	r3, [r7, #4]
}
 8005ff8:	bf00      	nop
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr
 8006004:	420e0020 	.word	0x420e0020
 8006008:	40007000 	.word	0x40007000

0800600c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8006012:	4b06      	ldr	r3, [pc, #24]	@ (800602c <HAL_PWR_DisableBkUpAccess+0x20>)
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8006018:	4b05      	ldr	r3, [pc, #20]	@ (8006030 <HAL_PWR_DisableBkUpAccess+0x24>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800601e:	687b      	ldr	r3, [r7, #4]
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	420e0020 	.word	0x420e0020
 8006030:	40007000 	.word	0x40007000

08006034 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e267      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d075      	beq.n	800613e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006052:	4b88      	ldr	r3, [pc, #544]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f003 030c 	and.w	r3, r3, #12
 800605a:	2b04      	cmp	r3, #4
 800605c:	d00c      	beq.n	8006078 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800605e:	4b85      	ldr	r3, [pc, #532]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006066:	2b08      	cmp	r3, #8
 8006068:	d112      	bne.n	8006090 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800606a:	4b82      	ldr	r3, [pc, #520]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006072:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006076:	d10b      	bne.n	8006090 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006078:	4b7e      	ldr	r3, [pc, #504]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d05b      	beq.n	800613c <HAL_RCC_OscConfig+0x108>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d157      	bne.n	800613c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e242      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006098:	d106      	bne.n	80060a8 <HAL_RCC_OscConfig+0x74>
 800609a:	4b76      	ldr	r3, [pc, #472]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a75      	ldr	r2, [pc, #468]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060a4:	6013      	str	r3, [r2, #0]
 80060a6:	e01d      	b.n	80060e4 <HAL_RCC_OscConfig+0xb0>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80060b0:	d10c      	bne.n	80060cc <HAL_RCC_OscConfig+0x98>
 80060b2:	4b70      	ldr	r3, [pc, #448]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a6f      	ldr	r2, [pc, #444]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	4b6d      	ldr	r3, [pc, #436]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a6c      	ldr	r2, [pc, #432]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060c8:	6013      	str	r3, [r2, #0]
 80060ca:	e00b      	b.n	80060e4 <HAL_RCC_OscConfig+0xb0>
 80060cc:	4b69      	ldr	r3, [pc, #420]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a68      	ldr	r2, [pc, #416]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060d6:	6013      	str	r3, [r2, #0]
 80060d8:	4b66      	ldr	r3, [pc, #408]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a65      	ldr	r2, [pc, #404]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80060de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d013      	beq.n	8006114 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ec:	f7fe fa9e 	bl	800462c <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060f4:	f7fe fa9a 	bl	800462c <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b64      	cmp	r3, #100	@ 0x64
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e207      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006106:	4b5b      	ldr	r3, [pc, #364]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d0f0      	beq.n	80060f4 <HAL_RCC_OscConfig+0xc0>
 8006112:	e014      	b.n	800613e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006114:	f7fe fa8a 	bl	800462c <HAL_GetTick>
 8006118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800611a:	e008      	b.n	800612e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800611c:	f7fe fa86 	bl	800462c <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b64      	cmp	r3, #100	@ 0x64
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e1f3      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800612e:	4b51      	ldr	r3, [pc, #324]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1f0      	bne.n	800611c <HAL_RCC_OscConfig+0xe8>
 800613a:	e000      	b.n	800613e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800613c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d063      	beq.n	8006212 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800614a:	4b4a      	ldr	r3, [pc, #296]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	f003 030c 	and.w	r3, r3, #12
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00b      	beq.n	800616e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006156:	4b47      	ldr	r3, [pc, #284]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800615e:	2b08      	cmp	r3, #8
 8006160:	d11c      	bne.n	800619c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006162:	4b44      	ldr	r3, [pc, #272]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d116      	bne.n	800619c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800616e:	4b41      	ldr	r3, [pc, #260]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d005      	beq.n	8006186 <HAL_RCC_OscConfig+0x152>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d001      	beq.n	8006186 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e1c7      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006186:	4b3b      	ldr	r3, [pc, #236]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	00db      	lsls	r3, r3, #3
 8006194:	4937      	ldr	r1, [pc, #220]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006196:	4313      	orrs	r3, r2
 8006198:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800619a:	e03a      	b.n	8006212 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d020      	beq.n	80061e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061a4:	4b34      	ldr	r3, [pc, #208]	@ (8006278 <HAL_RCC_OscConfig+0x244>)
 80061a6:	2201      	movs	r2, #1
 80061a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061aa:	f7fe fa3f 	bl	800462c <HAL_GetTick>
 80061ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061b0:	e008      	b.n	80061c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061b2:	f7fe fa3b 	bl	800462c <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e1a8      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d0f0      	beq.n	80061b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061d0:	4b28      	ldr	r3, [pc, #160]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	00db      	lsls	r3, r3, #3
 80061de:	4925      	ldr	r1, [pc, #148]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	600b      	str	r3, [r1, #0]
 80061e4:	e015      	b.n	8006212 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061e6:	4b24      	ldr	r3, [pc, #144]	@ (8006278 <HAL_RCC_OscConfig+0x244>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ec:	f7fe fa1e 	bl	800462c <HAL_GetTick>
 80061f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061f4:	f7fe fa1a 	bl	800462c <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e187      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006206:	4b1b      	ldr	r3, [pc, #108]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0302 	and.w	r3, r3, #2
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1f0      	bne.n	80061f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0308 	and.w	r3, r3, #8
 800621a:	2b00      	cmp	r3, #0
 800621c:	d036      	beq.n	800628c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d016      	beq.n	8006254 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006226:	4b15      	ldr	r3, [pc, #84]	@ (800627c <HAL_RCC_OscConfig+0x248>)
 8006228:	2201      	movs	r2, #1
 800622a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800622c:	f7fe f9fe 	bl	800462c <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006234:	f7fe f9fa 	bl	800462c <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e167      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006246:	4b0b      	ldr	r3, [pc, #44]	@ (8006274 <HAL_RCC_OscConfig+0x240>)
 8006248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d0f0      	beq.n	8006234 <HAL_RCC_OscConfig+0x200>
 8006252:	e01b      	b.n	800628c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006254:	4b09      	ldr	r3, [pc, #36]	@ (800627c <HAL_RCC_OscConfig+0x248>)
 8006256:	2200      	movs	r2, #0
 8006258:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800625a:	f7fe f9e7 	bl	800462c <HAL_GetTick>
 800625e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006260:	e00e      	b.n	8006280 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006262:	f7fe f9e3 	bl	800462c <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	2b02      	cmp	r3, #2
 800626e:	d907      	bls.n	8006280 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e150      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
 8006274:	40023800 	.word	0x40023800
 8006278:	42470000 	.word	0x42470000
 800627c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006280:	4b88      	ldr	r3, [pc, #544]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006282:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006284:	f003 0302 	and.w	r3, r3, #2
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1ea      	bne.n	8006262 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0304 	and.w	r3, r3, #4
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8097 	beq.w	80063c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800629a:	2300      	movs	r3, #0
 800629c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800629e:	4b81      	ldr	r3, [pc, #516]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80062a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10f      	bne.n	80062ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062aa:	2300      	movs	r3, #0
 80062ac:	60bb      	str	r3, [r7, #8]
 80062ae:	4b7d      	ldr	r3, [pc, #500]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b2:	4a7c      	ldr	r2, [pc, #496]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80062b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80062ba:	4b7a      	ldr	r3, [pc, #488]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80062bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062c2:	60bb      	str	r3, [r7, #8]
 80062c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062c6:	2301      	movs	r3, #1
 80062c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ca:	4b77      	ldr	r3, [pc, #476]	@ (80064a8 <HAL_RCC_OscConfig+0x474>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d118      	bne.n	8006308 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062d6:	4b74      	ldr	r3, [pc, #464]	@ (80064a8 <HAL_RCC_OscConfig+0x474>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a73      	ldr	r2, [pc, #460]	@ (80064a8 <HAL_RCC_OscConfig+0x474>)
 80062dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062e2:	f7fe f9a3 	bl	800462c <HAL_GetTick>
 80062e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062e8:	e008      	b.n	80062fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062ea:	f7fe f99f 	bl	800462c <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d901      	bls.n	80062fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	e10c      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062fc:	4b6a      	ldr	r3, [pc, #424]	@ (80064a8 <HAL_RCC_OscConfig+0x474>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0f0      	beq.n	80062ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d106      	bne.n	800631e <HAL_RCC_OscConfig+0x2ea>
 8006310:	4b64      	ldr	r3, [pc, #400]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006314:	4a63      	ldr	r2, [pc, #396]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	6713      	str	r3, [r2, #112]	@ 0x70
 800631c:	e01c      	b.n	8006358 <HAL_RCC_OscConfig+0x324>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	2b05      	cmp	r3, #5
 8006324:	d10c      	bne.n	8006340 <HAL_RCC_OscConfig+0x30c>
 8006326:	4b5f      	ldr	r3, [pc, #380]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800632a:	4a5e      	ldr	r2, [pc, #376]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 800632c:	f043 0304 	orr.w	r3, r3, #4
 8006330:	6713      	str	r3, [r2, #112]	@ 0x70
 8006332:	4b5c      	ldr	r3, [pc, #368]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006336:	4a5b      	ldr	r2, [pc, #364]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006338:	f043 0301 	orr.w	r3, r3, #1
 800633c:	6713      	str	r3, [r2, #112]	@ 0x70
 800633e:	e00b      	b.n	8006358 <HAL_RCC_OscConfig+0x324>
 8006340:	4b58      	ldr	r3, [pc, #352]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006344:	4a57      	ldr	r2, [pc, #348]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006346:	f023 0301 	bic.w	r3, r3, #1
 800634a:	6713      	str	r3, [r2, #112]	@ 0x70
 800634c:	4b55      	ldr	r3, [pc, #340]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 800634e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006350:	4a54      	ldr	r2, [pc, #336]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006352:	f023 0304 	bic.w	r3, r3, #4
 8006356:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d015      	beq.n	800638c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006360:	f7fe f964 	bl	800462c <HAL_GetTick>
 8006364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006366:	e00a      	b.n	800637e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006368:	f7fe f960 	bl	800462c <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006376:	4293      	cmp	r3, r2
 8006378:	d901      	bls.n	800637e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e0cb      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800637e:	4b49      	ldr	r3, [pc, #292]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b00      	cmp	r3, #0
 8006388:	d0ee      	beq.n	8006368 <HAL_RCC_OscConfig+0x334>
 800638a:	e014      	b.n	80063b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800638c:	f7fe f94e 	bl	800462c <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006392:	e00a      	b.n	80063aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006394:	f7fe f94a 	bl	800462c <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e0b5      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063aa:	4b3e      	ldr	r3, [pc, #248]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80063ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1ee      	bne.n	8006394 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063b6:	7dfb      	ldrb	r3, [r7, #23]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d105      	bne.n	80063c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063bc:	4b39      	ldr	r3, [pc, #228]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80063be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c0:	4a38      	ldr	r2, [pc, #224]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80063c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f000 80a1 	beq.w	8006514 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063d2:	4b34      	ldr	r3, [pc, #208]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f003 030c 	and.w	r3, r3, #12
 80063da:	2b08      	cmp	r3, #8
 80063dc:	d05c      	beq.n	8006498 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d141      	bne.n	800646a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063e6:	4b31      	ldr	r3, [pc, #196]	@ (80064ac <HAL_RCC_OscConfig+0x478>)
 80063e8:	2200      	movs	r2, #0
 80063ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063ec:	f7fe f91e 	bl	800462c <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063f2:	e008      	b.n	8006406 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063f4:	f7fe f91a 	bl	800462c <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b02      	cmp	r3, #2
 8006400:	d901      	bls.n	8006406 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e087      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006406:	4b27      	ldr	r3, [pc, #156]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1f0      	bne.n	80063f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	69da      	ldr	r2, [r3, #28]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	431a      	orrs	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006420:	019b      	lsls	r3, r3, #6
 8006422:	431a      	orrs	r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006428:	085b      	lsrs	r3, r3, #1
 800642a:	3b01      	subs	r3, #1
 800642c:	041b      	lsls	r3, r3, #16
 800642e:	431a      	orrs	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006434:	061b      	lsls	r3, r3, #24
 8006436:	491b      	ldr	r1, [pc, #108]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 8006438:	4313      	orrs	r3, r2
 800643a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800643c:	4b1b      	ldr	r3, [pc, #108]	@ (80064ac <HAL_RCC_OscConfig+0x478>)
 800643e:	2201      	movs	r2, #1
 8006440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006442:	f7fe f8f3 	bl	800462c <HAL_GetTick>
 8006446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006448:	e008      	b.n	800645c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800644a:	f7fe f8ef 	bl	800462c <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	2b02      	cmp	r3, #2
 8006456:	d901      	bls.n	800645c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e05c      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800645c:	4b11      	ldr	r3, [pc, #68]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d0f0      	beq.n	800644a <HAL_RCC_OscConfig+0x416>
 8006468:	e054      	b.n	8006514 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800646a:	4b10      	ldr	r3, [pc, #64]	@ (80064ac <HAL_RCC_OscConfig+0x478>)
 800646c:	2200      	movs	r2, #0
 800646e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006470:	f7fe f8dc 	bl	800462c <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006478:	f7fe f8d8 	bl	800462c <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e045      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800648a:	4b06      	ldr	r3, [pc, #24]	@ (80064a4 <HAL_RCC_OscConfig+0x470>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0x444>
 8006496:	e03d      	b.n	8006514 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d107      	bne.n	80064b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e038      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
 80064a4:	40023800 	.word	0x40023800
 80064a8:	40007000 	.word	0x40007000
 80064ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006520 <HAL_RCC_OscConfig+0x4ec>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d028      	beq.n	8006510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d121      	bne.n	8006510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d11a      	bne.n	8006510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80064e0:	4013      	ands	r3, r2
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80064e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d111      	bne.n	8006510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f6:	085b      	lsrs	r3, r3, #1
 80064f8:	3b01      	subs	r3, #1
 80064fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d107      	bne.n	8006510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800650c:	429a      	cmp	r2, r3
 800650e:	d001      	beq.n	8006514 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e000      	b.n	8006516 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	40023800 	.word	0x40023800

08006524 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e0cc      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006538:	4b68      	ldr	r3, [pc, #416]	@ (80066dc <HAL_RCC_ClockConfig+0x1b8>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d90c      	bls.n	8006560 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006546:	4b65      	ldr	r3, [pc, #404]	@ (80066dc <HAL_RCC_ClockConfig+0x1b8>)
 8006548:	683a      	ldr	r2, [r7, #0]
 800654a:	b2d2      	uxtb	r2, r2
 800654c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800654e:	4b63      	ldr	r3, [pc, #396]	@ (80066dc <HAL_RCC_ClockConfig+0x1b8>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0307 	and.w	r3, r3, #7
 8006556:	683a      	ldr	r2, [r7, #0]
 8006558:	429a      	cmp	r2, r3
 800655a:	d001      	beq.n	8006560 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e0b8      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0302 	and.w	r3, r3, #2
 8006568:	2b00      	cmp	r3, #0
 800656a:	d020      	beq.n	80065ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d005      	beq.n	8006584 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006578:	4b59      	ldr	r3, [pc, #356]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	4a58      	ldr	r2, [pc, #352]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 800657e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006582:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0308 	and.w	r3, r3, #8
 800658c:	2b00      	cmp	r3, #0
 800658e:	d005      	beq.n	800659c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006590:	4b53      	ldr	r3, [pc, #332]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	4a52      	ldr	r2, [pc, #328]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006596:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800659a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800659c:	4b50      	ldr	r3, [pc, #320]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	494d      	ldr	r1, [pc, #308]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0301 	and.w	r3, r3, #1
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d044      	beq.n	8006644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d107      	bne.n	80065d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065c2:	4b47      	ldr	r3, [pc, #284]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d119      	bne.n	8006602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e07f      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	2b02      	cmp	r3, #2
 80065d8:	d003      	beq.n	80065e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065de:	2b03      	cmp	r3, #3
 80065e0:	d107      	bne.n	80065f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065e2:	4b3f      	ldr	r3, [pc, #252]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d109      	bne.n	8006602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e06f      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065f2:	4b3b      	ldr	r3, [pc, #236]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e067      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006602:	4b37      	ldr	r3, [pc, #220]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f023 0203 	bic.w	r2, r3, #3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4934      	ldr	r1, [pc, #208]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006610:	4313      	orrs	r3, r2
 8006612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006614:	f7fe f80a 	bl	800462c <HAL_GetTick>
 8006618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800661a:	e00a      	b.n	8006632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800661c:	f7fe f806 	bl	800462c <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800662a:	4293      	cmp	r3, r2
 800662c:	d901      	bls.n	8006632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e04f      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006632:	4b2b      	ldr	r3, [pc, #172]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f003 020c 	and.w	r2, r3, #12
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	429a      	cmp	r2, r3
 8006642:	d1eb      	bne.n	800661c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006644:	4b25      	ldr	r3, [pc, #148]	@ (80066dc <HAL_RCC_ClockConfig+0x1b8>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0307 	and.w	r3, r3, #7
 800664c:	683a      	ldr	r2, [r7, #0]
 800664e:	429a      	cmp	r2, r3
 8006650:	d20c      	bcs.n	800666c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006652:	4b22      	ldr	r3, [pc, #136]	@ (80066dc <HAL_RCC_ClockConfig+0x1b8>)
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	b2d2      	uxtb	r2, r2
 8006658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800665a:	4b20      	ldr	r3, [pc, #128]	@ (80066dc <HAL_RCC_ClockConfig+0x1b8>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0307 	and.w	r3, r3, #7
 8006662:	683a      	ldr	r2, [r7, #0]
 8006664:	429a      	cmp	r2, r3
 8006666:	d001      	beq.n	800666c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e032      	b.n	80066d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0304 	and.w	r3, r3, #4
 8006674:	2b00      	cmp	r3, #0
 8006676:	d008      	beq.n	800668a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006678:	4b19      	ldr	r3, [pc, #100]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	4916      	ldr	r1, [pc, #88]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006686:	4313      	orrs	r3, r2
 8006688:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d009      	beq.n	80066aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006696:	4b12      	ldr	r3, [pc, #72]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	490e      	ldr	r1, [pc, #56]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80066aa:	f000 f821 	bl	80066f0 <HAL_RCC_GetSysClockFreq>
 80066ae:	4602      	mov	r2, r0
 80066b0:	4b0b      	ldr	r3, [pc, #44]	@ (80066e0 <HAL_RCC_ClockConfig+0x1bc>)
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	091b      	lsrs	r3, r3, #4
 80066b6:	f003 030f 	and.w	r3, r3, #15
 80066ba:	490a      	ldr	r1, [pc, #40]	@ (80066e4 <HAL_RCC_ClockConfig+0x1c0>)
 80066bc:	5ccb      	ldrb	r3, [r1, r3]
 80066be:	fa22 f303 	lsr.w	r3, r2, r3
 80066c2:	4a09      	ldr	r2, [pc, #36]	@ (80066e8 <HAL_RCC_ClockConfig+0x1c4>)
 80066c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80066c6:	4b09      	ldr	r3, [pc, #36]	@ (80066ec <HAL_RCC_ClockConfig+0x1c8>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7fd ff6a 	bl	80045a4 <HAL_InitTick>

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40023c00 	.word	0x40023c00
 80066e0:	40023800 	.word	0x40023800
 80066e4:	08010144 	.word	0x08010144
 80066e8:	20000014 	.word	0x20000014
 80066ec:	20000018 	.word	0x20000018

080066f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066f4:	b090      	sub	sp, #64	@ 0x40
 80066f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80066fc:	2300      	movs	r3, #0
 80066fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006700:	2300      	movs	r3, #0
 8006702:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006708:	4b59      	ldr	r3, [pc, #356]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x180>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 030c 	and.w	r3, r3, #12
 8006710:	2b08      	cmp	r3, #8
 8006712:	d00d      	beq.n	8006730 <HAL_RCC_GetSysClockFreq+0x40>
 8006714:	2b08      	cmp	r3, #8
 8006716:	f200 80a1 	bhi.w	800685c <HAL_RCC_GetSysClockFreq+0x16c>
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <HAL_RCC_GetSysClockFreq+0x34>
 800671e:	2b04      	cmp	r3, #4
 8006720:	d003      	beq.n	800672a <HAL_RCC_GetSysClockFreq+0x3a>
 8006722:	e09b      	b.n	800685c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006724:	4b53      	ldr	r3, [pc, #332]	@ (8006874 <HAL_RCC_GetSysClockFreq+0x184>)
 8006726:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006728:	e09b      	b.n	8006862 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800672a:	4b53      	ldr	r3, [pc, #332]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x188>)
 800672c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800672e:	e098      	b.n	8006862 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006730:	4b4f      	ldr	r3, [pc, #316]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x180>)
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006738:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800673a:	4b4d      	ldr	r3, [pc, #308]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x180>)
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d028      	beq.n	8006798 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006746:	4b4a      	ldr	r3, [pc, #296]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x180>)
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	099b      	lsrs	r3, r3, #6
 800674c:	2200      	movs	r2, #0
 800674e:	623b      	str	r3, [r7, #32]
 8006750:	627a      	str	r2, [r7, #36]	@ 0x24
 8006752:	6a3b      	ldr	r3, [r7, #32]
 8006754:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006758:	2100      	movs	r1, #0
 800675a:	4b47      	ldr	r3, [pc, #284]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x188>)
 800675c:	fb03 f201 	mul.w	r2, r3, r1
 8006760:	2300      	movs	r3, #0
 8006762:	fb00 f303 	mul.w	r3, r0, r3
 8006766:	4413      	add	r3, r2
 8006768:	4a43      	ldr	r2, [pc, #268]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x188>)
 800676a:	fba0 1202 	umull	r1, r2, r0, r2
 800676e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006770:	460a      	mov	r2, r1
 8006772:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006776:	4413      	add	r3, r2
 8006778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800677a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677c:	2200      	movs	r2, #0
 800677e:	61bb      	str	r3, [r7, #24]
 8006780:	61fa      	str	r2, [r7, #28]
 8006782:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006786:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800678a:	f7fa fa0d 	bl	8000ba8 <__aeabi_uldivmod>
 800678e:	4602      	mov	r2, r0
 8006790:	460b      	mov	r3, r1
 8006792:	4613      	mov	r3, r2
 8006794:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006796:	e053      	b.n	8006840 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006798:	4b35      	ldr	r3, [pc, #212]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x180>)
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	099b      	lsrs	r3, r3, #6
 800679e:	2200      	movs	r2, #0
 80067a0:	613b      	str	r3, [r7, #16]
 80067a2:	617a      	str	r2, [r7, #20]
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80067aa:	f04f 0b00 	mov.w	fp, #0
 80067ae:	4652      	mov	r2, sl
 80067b0:	465b      	mov	r3, fp
 80067b2:	f04f 0000 	mov.w	r0, #0
 80067b6:	f04f 0100 	mov.w	r1, #0
 80067ba:	0159      	lsls	r1, r3, #5
 80067bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067c0:	0150      	lsls	r0, r2, #5
 80067c2:	4602      	mov	r2, r0
 80067c4:	460b      	mov	r3, r1
 80067c6:	ebb2 080a 	subs.w	r8, r2, sl
 80067ca:	eb63 090b 	sbc.w	r9, r3, fp
 80067ce:	f04f 0200 	mov.w	r2, #0
 80067d2:	f04f 0300 	mov.w	r3, #0
 80067d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80067da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80067de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80067e2:	ebb2 0408 	subs.w	r4, r2, r8
 80067e6:	eb63 0509 	sbc.w	r5, r3, r9
 80067ea:	f04f 0200 	mov.w	r2, #0
 80067ee:	f04f 0300 	mov.w	r3, #0
 80067f2:	00eb      	lsls	r3, r5, #3
 80067f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067f8:	00e2      	lsls	r2, r4, #3
 80067fa:	4614      	mov	r4, r2
 80067fc:	461d      	mov	r5, r3
 80067fe:	eb14 030a 	adds.w	r3, r4, sl
 8006802:	603b      	str	r3, [r7, #0]
 8006804:	eb45 030b 	adc.w	r3, r5, fp
 8006808:	607b      	str	r3, [r7, #4]
 800680a:	f04f 0200 	mov.w	r2, #0
 800680e:	f04f 0300 	mov.w	r3, #0
 8006812:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006816:	4629      	mov	r1, r5
 8006818:	028b      	lsls	r3, r1, #10
 800681a:	4621      	mov	r1, r4
 800681c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006820:	4621      	mov	r1, r4
 8006822:	028a      	lsls	r2, r1, #10
 8006824:	4610      	mov	r0, r2
 8006826:	4619      	mov	r1, r3
 8006828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682a:	2200      	movs	r2, #0
 800682c:	60bb      	str	r3, [r7, #8]
 800682e:	60fa      	str	r2, [r7, #12]
 8006830:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006834:	f7fa f9b8 	bl	8000ba8 <__aeabi_uldivmod>
 8006838:	4602      	mov	r2, r0
 800683a:	460b      	mov	r3, r1
 800683c:	4613      	mov	r3, r2
 800683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006840:	4b0b      	ldr	r3, [pc, #44]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x180>)
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	0c1b      	lsrs	r3, r3, #16
 8006846:	f003 0303 	and.w	r3, r3, #3
 800684a:	3301      	adds	r3, #1
 800684c:	005b      	lsls	r3, r3, #1
 800684e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006850:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006854:	fbb2 f3f3 	udiv	r3, r2, r3
 8006858:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800685a:	e002      	b.n	8006862 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800685c:	4b05      	ldr	r3, [pc, #20]	@ (8006874 <HAL_RCC_GetSysClockFreq+0x184>)
 800685e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006860:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006864:	4618      	mov	r0, r3
 8006866:	3740      	adds	r7, #64	@ 0x40
 8006868:	46bd      	mov	sp, r7
 800686a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800686e:	bf00      	nop
 8006870:	40023800 	.word	0x40023800
 8006874:	00f42400 	.word	0x00f42400
 8006878:	017d7840 	.word	0x017d7840

0800687c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800687c:	b480      	push	{r7}
 800687e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006880:	4b03      	ldr	r3, [pc, #12]	@ (8006890 <HAL_RCC_GetHCLKFreq+0x14>)
 8006882:	681b      	ldr	r3, [r3, #0]
}
 8006884:	4618      	mov	r0, r3
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	20000014 	.word	0x20000014

08006894 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006898:	f7ff fff0 	bl	800687c <HAL_RCC_GetHCLKFreq>
 800689c:	4602      	mov	r2, r0
 800689e:	4b05      	ldr	r3, [pc, #20]	@ (80068b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	0a9b      	lsrs	r3, r3, #10
 80068a4:	f003 0307 	and.w	r3, r3, #7
 80068a8:	4903      	ldr	r1, [pc, #12]	@ (80068b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068aa:	5ccb      	ldrb	r3, [r1, r3]
 80068ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	40023800 	.word	0x40023800
 80068b8:	08010154 	.word	0x08010154

080068bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068c0:	f7ff ffdc 	bl	800687c <HAL_RCC_GetHCLKFreq>
 80068c4:	4602      	mov	r2, r0
 80068c6:	4b05      	ldr	r3, [pc, #20]	@ (80068dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	0b5b      	lsrs	r3, r3, #13
 80068cc:	f003 0307 	and.w	r3, r3, #7
 80068d0:	4903      	ldr	r1, [pc, #12]	@ (80068e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068d2:	5ccb      	ldrb	r3, [r1, r3]
 80068d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068d8:	4618      	mov	r0, r3
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	40023800 	.word	0x40023800
 80068e0:	08010154 	.word	0x08010154

080068e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e041      	b.n	800697a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d106      	bne.n	8006910 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7fd fb4a 	bl	8003fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	3304      	adds	r3, #4
 8006920:	4619      	mov	r1, r3
 8006922:	4610      	mov	r0, r2
 8006924:	f001 f89c 	bl	8007a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
	...

08006984 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2b01      	cmp	r3, #1
 8006996:	d001      	beq.n	800699c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e04e      	b.n	8006a3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2202      	movs	r2, #2
 80069a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68da      	ldr	r2, [r3, #12]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f042 0201 	orr.w	r2, r2, #1
 80069b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a23      	ldr	r2, [pc, #140]	@ (8006a48 <HAL_TIM_Base_Start_IT+0xc4>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d022      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069c6:	d01d      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a1f      	ldr	r2, [pc, #124]	@ (8006a4c <HAL_TIM_Base_Start_IT+0xc8>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d018      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a1e      	ldr	r2, [pc, #120]	@ (8006a50 <HAL_TIM_Base_Start_IT+0xcc>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d013      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006a54 <HAL_TIM_Base_Start_IT+0xd0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d00e      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006a58 <HAL_TIM_Base_Start_IT+0xd4>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d009      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a19      	ldr	r2, [pc, #100]	@ (8006a5c <HAL_TIM_Base_Start_IT+0xd8>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d004      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0x80>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a18      	ldr	r2, [pc, #96]	@ (8006a60 <HAL_TIM_Base_Start_IT+0xdc>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d111      	bne.n	8006a28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f003 0307 	and.w	r3, r3, #7
 8006a0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2b06      	cmp	r3, #6
 8006a14:	d010      	beq.n	8006a38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f042 0201 	orr.w	r2, r2, #1
 8006a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a26:	e007      	b.n	8006a38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f042 0201 	orr.w	r2, r2, #1
 8006a36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	40010000 	.word	0x40010000
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	40000800 	.word	0x40000800
 8006a54:	40000c00 	.word	0x40000c00
 8006a58:	40010400 	.word	0x40010400
 8006a5c:	40014000 	.word	0x40014000
 8006a60:	40001800 	.word	0x40001800

08006a64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e041      	b.n	8006afa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d106      	bne.n	8006a90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 f839 	bl	8006b02 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	4610      	mov	r0, r2
 8006aa4:	f000 ffdc 	bl	8007a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2201      	movs	r2, #1
 8006adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b083      	sub	sp, #12
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b0a:	bf00      	nop
 8006b0c:	370c      	adds	r7, #12
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
	...

08006b18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d109      	bne.n	8006b3c <HAL_TIM_PWM_Start+0x24>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	bf14      	ite	ne
 8006b34:	2301      	movne	r3, #1
 8006b36:	2300      	moveq	r3, #0
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	e022      	b.n	8006b82 <HAL_TIM_PWM_Start+0x6a>
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	2b04      	cmp	r3, #4
 8006b40:	d109      	bne.n	8006b56 <HAL_TIM_PWM_Start+0x3e>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	bf14      	ite	ne
 8006b4e:	2301      	movne	r3, #1
 8006b50:	2300      	moveq	r3, #0
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	e015      	b.n	8006b82 <HAL_TIM_PWM_Start+0x6a>
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d109      	bne.n	8006b70 <HAL_TIM_PWM_Start+0x58>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	bf14      	ite	ne
 8006b68:	2301      	movne	r3, #1
 8006b6a:	2300      	moveq	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	e008      	b.n	8006b82 <HAL_TIM_PWM_Start+0x6a>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	bf14      	ite	ne
 8006b7c:	2301      	movne	r3, #1
 8006b7e:	2300      	moveq	r3, #0
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e07c      	b.n	8006c84 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d104      	bne.n	8006b9a <HAL_TIM_PWM_Start+0x82>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2202      	movs	r2, #2
 8006b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b98:	e013      	b.n	8006bc2 <HAL_TIM_PWM_Start+0xaa>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b04      	cmp	r3, #4
 8006b9e:	d104      	bne.n	8006baa <HAL_TIM_PWM_Start+0x92>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ba8:	e00b      	b.n	8006bc2 <HAL_TIM_PWM_Start+0xaa>
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	2b08      	cmp	r3, #8
 8006bae:	d104      	bne.n	8006bba <HAL_TIM_PWM_Start+0xa2>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2202      	movs	r2, #2
 8006bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bb8:	e003      	b.n	8006bc2 <HAL_TIM_PWM_Start+0xaa>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	6839      	ldr	r1, [r7, #0]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f001 fb62 	bl	8008294 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a2d      	ldr	r2, [pc, #180]	@ (8006c8c <HAL_TIM_PWM_Start+0x174>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d004      	beq.n	8006be4 <HAL_TIM_PWM_Start+0xcc>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a2c      	ldr	r2, [pc, #176]	@ (8006c90 <HAL_TIM_PWM_Start+0x178>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d101      	bne.n	8006be8 <HAL_TIM_PWM_Start+0xd0>
 8006be4:	2301      	movs	r3, #1
 8006be6:	e000      	b.n	8006bea <HAL_TIM_PWM_Start+0xd2>
 8006be8:	2300      	movs	r3, #0
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d007      	beq.n	8006bfe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006bfc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a22      	ldr	r2, [pc, #136]	@ (8006c8c <HAL_TIM_PWM_Start+0x174>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d022      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c10:	d01d      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a1f      	ldr	r2, [pc, #124]	@ (8006c94 <HAL_TIM_PWM_Start+0x17c>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d018      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a1d      	ldr	r2, [pc, #116]	@ (8006c98 <HAL_TIM_PWM_Start+0x180>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d013      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8006c9c <HAL_TIM_PWM_Start+0x184>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d00e      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a16      	ldr	r2, [pc, #88]	@ (8006c90 <HAL_TIM_PWM_Start+0x178>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d009      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a18      	ldr	r2, [pc, #96]	@ (8006ca0 <HAL_TIM_PWM_Start+0x188>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d004      	beq.n	8006c4e <HAL_TIM_PWM_Start+0x136>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a16      	ldr	r2, [pc, #88]	@ (8006ca4 <HAL_TIM_PWM_Start+0x18c>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d111      	bne.n	8006c72 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f003 0307 	and.w	r3, r3, #7
 8006c58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b06      	cmp	r3, #6
 8006c5e:	d010      	beq.n	8006c82 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f042 0201 	orr.w	r2, r2, #1
 8006c6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c70:	e007      	b.n	8006c82 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f042 0201 	orr.w	r2, r2, #1
 8006c80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3710      	adds	r7, #16
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	40010000 	.word	0x40010000
 8006c90:	40010400 	.word	0x40010400
 8006c94:	40000400 	.word	0x40000400
 8006c98:	40000800 	.word	0x40000800
 8006c9c:	40000c00 	.word	0x40000c00
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40001800 	.word	0x40001800

08006ca8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b082      	sub	sp, #8
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d101      	bne.n	8006cba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e041      	b.n	8006d3e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d106      	bne.n	8006cd4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f839 	bl	8006d46 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2202      	movs	r2, #2
 8006cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	3304      	adds	r3, #4
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	f000 feba 	bl	8007a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2201      	movs	r2, #1
 8006d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3708      	adds	r7, #8
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}

08006d46 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b083      	sub	sp, #12
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006d4e:	bf00      	nop
 8006d50:	370c      	adds	r7, #12
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
	...

08006d5c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d66:	2300      	movs	r3, #0
 8006d68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d104      	bne.n	8006d7a <HAL_TIM_IC_Start_IT+0x1e>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	e013      	b.n	8006da2 <HAL_TIM_IC_Start_IT+0x46>
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	2b04      	cmp	r3, #4
 8006d7e:	d104      	bne.n	8006d8a <HAL_TIM_IC_Start_IT+0x2e>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	e00b      	b.n	8006da2 <HAL_TIM_IC_Start_IT+0x46>
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d104      	bne.n	8006d9a <HAL_TIM_IC_Start_IT+0x3e>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	e003      	b.n	8006da2 <HAL_TIM_IC_Start_IT+0x46>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d104      	bne.n	8006db4 <HAL_TIM_IC_Start_IT+0x58>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	e013      	b.n	8006ddc <HAL_TIM_IC_Start_IT+0x80>
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	2b04      	cmp	r3, #4
 8006db8:	d104      	bne.n	8006dc4 <HAL_TIM_IC_Start_IT+0x68>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	e00b      	b.n	8006ddc <HAL_TIM_IC_Start_IT+0x80>
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	2b08      	cmp	r3, #8
 8006dc8:	d104      	bne.n	8006dd4 <HAL_TIM_IC_Start_IT+0x78>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	e003      	b.n	8006ddc <HAL_TIM_IC_Start_IT+0x80>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006dde:	7bbb      	ldrb	r3, [r7, #14]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d102      	bne.n	8006dea <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006de4:	7b7b      	ldrb	r3, [r7, #13]
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d001      	beq.n	8006dee <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e0cc      	b.n	8006f88 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d104      	bne.n	8006dfe <HAL_TIM_IC_Start_IT+0xa2>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dfc:	e013      	b.n	8006e26 <HAL_TIM_IC_Start_IT+0xca>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	2b04      	cmp	r3, #4
 8006e02:	d104      	bne.n	8006e0e <HAL_TIM_IC_Start_IT+0xb2>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e0c:	e00b      	b.n	8006e26 <HAL_TIM_IC_Start_IT+0xca>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b08      	cmp	r3, #8
 8006e12:	d104      	bne.n	8006e1e <HAL_TIM_IC_Start_IT+0xc2>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2202      	movs	r2, #2
 8006e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e1c:	e003      	b.n	8006e26 <HAL_TIM_IC_Start_IT+0xca>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2202      	movs	r2, #2
 8006e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d104      	bne.n	8006e36 <HAL_TIM_IC_Start_IT+0xda>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e34:	e013      	b.n	8006e5e <HAL_TIM_IC_Start_IT+0x102>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b04      	cmp	r3, #4
 8006e3a:	d104      	bne.n	8006e46 <HAL_TIM_IC_Start_IT+0xea>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e44:	e00b      	b.n	8006e5e <HAL_TIM_IC_Start_IT+0x102>
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d104      	bne.n	8006e56 <HAL_TIM_IC_Start_IT+0xfa>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2202      	movs	r2, #2
 8006e50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e54:	e003      	b.n	8006e5e <HAL_TIM_IC_Start_IT+0x102>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2202      	movs	r2, #2
 8006e5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	2b0c      	cmp	r3, #12
 8006e62:	d841      	bhi.n	8006ee8 <HAL_TIM_IC_Start_IT+0x18c>
 8006e64:	a201      	add	r2, pc, #4	@ (adr r2, 8006e6c <HAL_TIM_IC_Start_IT+0x110>)
 8006e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6a:	bf00      	nop
 8006e6c:	08006ea1 	.word	0x08006ea1
 8006e70:	08006ee9 	.word	0x08006ee9
 8006e74:	08006ee9 	.word	0x08006ee9
 8006e78:	08006ee9 	.word	0x08006ee9
 8006e7c:	08006eb3 	.word	0x08006eb3
 8006e80:	08006ee9 	.word	0x08006ee9
 8006e84:	08006ee9 	.word	0x08006ee9
 8006e88:	08006ee9 	.word	0x08006ee9
 8006e8c:	08006ec5 	.word	0x08006ec5
 8006e90:	08006ee9 	.word	0x08006ee9
 8006e94:	08006ee9 	.word	0x08006ee9
 8006e98:	08006ee9 	.word	0x08006ee9
 8006e9c:	08006ed7 	.word	0x08006ed7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68da      	ldr	r2, [r3, #12]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0202 	orr.w	r2, r2, #2
 8006eae:	60da      	str	r2, [r3, #12]
      break;
 8006eb0:	e01d      	b.n	8006eee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68da      	ldr	r2, [r3, #12]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f042 0204 	orr.w	r2, r2, #4
 8006ec0:	60da      	str	r2, [r3, #12]
      break;
 8006ec2:	e014      	b.n	8006eee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68da      	ldr	r2, [r3, #12]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f042 0208 	orr.w	r2, r2, #8
 8006ed2:	60da      	str	r2, [r3, #12]
      break;
 8006ed4:	e00b      	b.n	8006eee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68da      	ldr	r2, [r3, #12]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f042 0210 	orr.w	r2, r2, #16
 8006ee4:	60da      	str	r2, [r3, #12]
      break;
 8006ee6:	e002      	b.n	8006eee <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	73fb      	strb	r3, [r7, #15]
      break;
 8006eec:	bf00      	nop
  }

  if (status == HAL_OK)
 8006eee:	7bfb      	ldrb	r3, [r7, #15]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d148      	bne.n	8006f86 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	6839      	ldr	r1, [r7, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f001 f9c9 	bl	8008294 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a22      	ldr	r2, [pc, #136]	@ (8006f90 <HAL_TIM_IC_Start_IT+0x234>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d022      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f14:	d01d      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8006f94 <HAL_TIM_IC_Start_IT+0x238>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d018      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a1c      	ldr	r2, [pc, #112]	@ (8006f98 <HAL_TIM_IC_Start_IT+0x23c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d013      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8006f9c <HAL_TIM_IC_Start_IT+0x240>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d00e      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a19      	ldr	r2, [pc, #100]	@ (8006fa0 <HAL_TIM_IC_Start_IT+0x244>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d009      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a18      	ldr	r2, [pc, #96]	@ (8006fa4 <HAL_TIM_IC_Start_IT+0x248>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d004      	beq.n	8006f52 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a16      	ldr	r2, [pc, #88]	@ (8006fa8 <HAL_TIM_IC_Start_IT+0x24c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d111      	bne.n	8006f76 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	f003 0307 	and.w	r3, r3, #7
 8006f5c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2b06      	cmp	r3, #6
 8006f62:	d010      	beq.n	8006f86 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f74:	e007      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f042 0201 	orr.w	r2, r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40010000 	.word	0x40010000
 8006f94:	40000400 	.word	0x40000400
 8006f98:	40000800 	.word	0x40000800
 8006f9c:	40000c00 	.word	0x40000c00
 8006fa0:	40010400 	.word	0x40010400
 8006fa4:	40014000 	.word	0x40014000
 8006fa8:	40001800 	.word	0x40001800

08006fac <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b0c      	cmp	r3, #12
 8006fbe:	d841      	bhi.n	8007044 <HAL_TIM_IC_Stop_IT+0x98>
 8006fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc8 <HAL_TIM_IC_Stop_IT+0x1c>)
 8006fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc6:	bf00      	nop
 8006fc8:	08006ffd 	.word	0x08006ffd
 8006fcc:	08007045 	.word	0x08007045
 8006fd0:	08007045 	.word	0x08007045
 8006fd4:	08007045 	.word	0x08007045
 8006fd8:	0800700f 	.word	0x0800700f
 8006fdc:	08007045 	.word	0x08007045
 8006fe0:	08007045 	.word	0x08007045
 8006fe4:	08007045 	.word	0x08007045
 8006fe8:	08007021 	.word	0x08007021
 8006fec:	08007045 	.word	0x08007045
 8006ff0:	08007045 	.word	0x08007045
 8006ff4:	08007045 	.word	0x08007045
 8006ff8:	08007033 	.word	0x08007033
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 0202 	bic.w	r2, r2, #2
 800700a:	60da      	str	r2, [r3, #12]
      break;
 800700c:	e01d      	b.n	800704a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f022 0204 	bic.w	r2, r2, #4
 800701c:	60da      	str	r2, [r3, #12]
      break;
 800701e:	e014      	b.n	800704a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68da      	ldr	r2, [r3, #12]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0208 	bic.w	r2, r2, #8
 800702e:	60da      	str	r2, [r3, #12]
      break;
 8007030:	e00b      	b.n	800704a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68da      	ldr	r2, [r3, #12]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f022 0210 	bic.w	r2, r2, #16
 8007040:	60da      	str	r2, [r3, #12]
      break;
 8007042:	e002      	b.n	800704a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	73fb      	strb	r3, [r7, #15]
      break;
 8007048:	bf00      	nop
  }

  if (status == HAL_OK)
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d156      	bne.n	80070fe <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2200      	movs	r2, #0
 8007056:	6839      	ldr	r1, [r7, #0]
 8007058:	4618      	mov	r0, r3
 800705a:	f001 f91b 	bl	8008294 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6a1a      	ldr	r2, [r3, #32]
 8007064:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007068:	4013      	ands	r3, r2
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10f      	bne.n	800708e <HAL_TIM_IC_Stop_IT+0xe2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	6a1a      	ldr	r2, [r3, #32]
 8007074:	f240 4344 	movw	r3, #1092	@ 0x444
 8007078:	4013      	ands	r3, r2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d107      	bne.n	800708e <HAL_TIM_IC_Stop_IT+0xe2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 0201 	bic.w	r2, r2, #1
 800708c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d104      	bne.n	800709e <HAL_TIM_IC_Stop_IT+0xf2>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800709c:	e013      	b.n	80070c6 <HAL_TIM_IC_Stop_IT+0x11a>
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	2b04      	cmp	r3, #4
 80070a2:	d104      	bne.n	80070ae <HAL_TIM_IC_Stop_IT+0x102>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070ac:	e00b      	b.n	80070c6 <HAL_TIM_IC_Stop_IT+0x11a>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	2b08      	cmp	r3, #8
 80070b2:	d104      	bne.n	80070be <HAL_TIM_IC_Stop_IT+0x112>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070bc:	e003      	b.n	80070c6 <HAL_TIM_IC_Stop_IT+0x11a>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d104      	bne.n	80070d6 <HAL_TIM_IC_Stop_IT+0x12a>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070d4:	e013      	b.n	80070fe <HAL_TIM_IC_Stop_IT+0x152>
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	2b04      	cmp	r3, #4
 80070da:	d104      	bne.n	80070e6 <HAL_TIM_IC_Stop_IT+0x13a>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070e4:	e00b      	b.n	80070fe <HAL_TIM_IC_Stop_IT+0x152>
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	2b08      	cmp	r3, #8
 80070ea:	d104      	bne.n	80070f6 <HAL_TIM_IC_Stop_IT+0x14a>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070f4:	e003      	b.n	80070fe <HAL_TIM_IC_Stop_IT+0x152>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80070fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b086      	sub	sp, #24
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d101      	bne.n	800711c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e097      	b.n	800724c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	d106      	bne.n	8007136 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f7fc fe9d 	bl	8003e70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2202      	movs	r2, #2
 800713a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	6812      	ldr	r2, [r2, #0]
 8007148:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800714c:	f023 0307 	bic.w	r3, r3, #7
 8007150:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	3304      	adds	r3, #4
 800715a:	4619      	mov	r1, r3
 800715c:	4610      	mov	r0, r2
 800715e:	f000 fc7f 	bl	8007a60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6a1b      	ldr	r3, [r3, #32]
 8007178:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	4313      	orrs	r3, r2
 8007182:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800718a:	f023 0303 	bic.w	r3, r3, #3
 800718e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	689a      	ldr	r2, [r3, #8]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	021b      	lsls	r3, r3, #8
 800719a:	4313      	orrs	r3, r2
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4313      	orrs	r3, r2
 80071a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80071a8:	f023 030c 	bic.w	r3, r3, #12
 80071ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80071b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	68da      	ldr	r2, [r3, #12]
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	021b      	lsls	r3, r3, #8
 80071c4:	4313      	orrs	r3, r2
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	011a      	lsls	r2, r3, #4
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	031b      	lsls	r3, r3, #12
 80071d8:	4313      	orrs	r3, r2
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	4313      	orrs	r3, r2
 80071de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80071e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80071ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	685a      	ldr	r2, [r3, #4]
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	011b      	lsls	r3, r3, #4
 80071fa:	4313      	orrs	r3, r2
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	4313      	orrs	r3, r2
 8007200:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3718      	adds	r7, #24
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007264:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800726c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007274:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800727c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d110      	bne.n	80072a6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007284:	7bfb      	ldrb	r3, [r7, #15]
 8007286:	2b01      	cmp	r3, #1
 8007288:	d102      	bne.n	8007290 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800728a:	7b7b      	ldrb	r3, [r7, #13]
 800728c:	2b01      	cmp	r3, #1
 800728e:	d001      	beq.n	8007294 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e069      	b.n	8007368 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2202      	movs	r2, #2
 80072a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072a4:	e031      	b.n	800730a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	2b04      	cmp	r3, #4
 80072aa:	d110      	bne.n	80072ce <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80072ac:	7bbb      	ldrb	r3, [r7, #14]
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d102      	bne.n	80072b8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80072b2:	7b3b      	ldrb	r3, [r7, #12]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d001      	beq.n	80072bc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e055      	b.n	8007368 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2202      	movs	r2, #2
 80072c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2202      	movs	r2, #2
 80072c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072cc:	e01d      	b.n	800730a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d108      	bne.n	80072e6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80072d4:	7bbb      	ldrb	r3, [r7, #14]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d105      	bne.n	80072e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80072da:	7b7b      	ldrb	r3, [r7, #13]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d102      	bne.n	80072e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80072e0:	7b3b      	ldrb	r3, [r7, #12]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d001      	beq.n	80072ea <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e03e      	b.n	8007368 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2202      	movs	r2, #2
 80072ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2202      	movs	r2, #2
 80072f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2202      	movs	r2, #2
 80072fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2202      	movs	r2, #2
 8007306:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d003      	beq.n	8007318 <HAL_TIM_Encoder_Start+0xc4>
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	2b04      	cmp	r3, #4
 8007314:	d008      	beq.n	8007328 <HAL_TIM_Encoder_Start+0xd4>
 8007316:	e00f      	b.n	8007338 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2201      	movs	r2, #1
 800731e:	2100      	movs	r1, #0
 8007320:	4618      	mov	r0, r3
 8007322:	f000 ffb7 	bl	8008294 <TIM_CCxChannelCmd>
      break;
 8007326:	e016      	b.n	8007356 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2201      	movs	r2, #1
 800732e:	2104      	movs	r1, #4
 8007330:	4618      	mov	r0, r3
 8007332:	f000 ffaf 	bl	8008294 <TIM_CCxChannelCmd>
      break;
 8007336:	e00e      	b.n	8007356 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2201      	movs	r2, #1
 800733e:	2100      	movs	r1, #0
 8007340:	4618      	mov	r0, r3
 8007342:	f000 ffa7 	bl	8008294 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2201      	movs	r2, #1
 800734c:	2104      	movs	r1, #4
 800734e:	4618      	mov	r0, r3
 8007350:	f000 ffa0 	bl	8008294 <TIM_CCxChannelCmd>
      break;
 8007354:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f042 0201 	orr.w	r2, r2, #1
 8007364:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007366:	2300      	movs	r3, #0
}
 8007368:	4618      	mov	r0, r3
 800736a:	3710      	adds	r7, #16
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	f003 0302 	and.w	r3, r3, #2
 800738e:	2b00      	cmp	r3, #0
 8007390:	d020      	beq.n	80073d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f003 0302 	and.w	r3, r3, #2
 8007398:	2b00      	cmp	r3, #0
 800739a:	d01b      	beq.n	80073d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f06f 0202 	mvn.w	r2, #2
 80073a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2201      	movs	r2, #1
 80073aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	f003 0303 	and.w	r3, r3, #3
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d003      	beq.n	80073c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f7fc fad6 	bl	800396c <HAL_TIM_IC_CaptureCallback>
 80073c0:	e005      	b.n	80073ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fb2e 	bl	8007a24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 fb35 	bl	8007a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	f003 0304 	and.w	r3, r3, #4
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d020      	beq.n	8007420 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f003 0304 	and.w	r3, r3, #4
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d01b      	beq.n	8007420 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f06f 0204 	mvn.w	r2, #4
 80073f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2202      	movs	r2, #2
 80073f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7fc fab0 	bl	800396c <HAL_TIM_IC_CaptureCallback>
 800740c:	e005      	b.n	800741a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 fb08 	bl	8007a24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 fb0f 	bl	8007a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	f003 0308 	and.w	r3, r3, #8
 8007426:	2b00      	cmp	r3, #0
 8007428:	d020      	beq.n	800746c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f003 0308 	and.w	r3, r3, #8
 8007430:	2b00      	cmp	r3, #0
 8007432:	d01b      	beq.n	800746c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f06f 0208 	mvn.w	r2, #8
 800743c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2204      	movs	r2, #4
 8007442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	69db      	ldr	r3, [r3, #28]
 800744a:	f003 0303 	and.w	r3, r3, #3
 800744e:	2b00      	cmp	r3, #0
 8007450:	d003      	beq.n	800745a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7fc fa8a 	bl	800396c <HAL_TIM_IC_CaptureCallback>
 8007458:	e005      	b.n	8007466 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fae2 	bl	8007a24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 fae9 	bl	8007a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	f003 0310 	and.w	r3, r3, #16
 8007472:	2b00      	cmp	r3, #0
 8007474:	d020      	beq.n	80074b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f003 0310 	and.w	r3, r3, #16
 800747c:	2b00      	cmp	r3, #0
 800747e:	d01b      	beq.n	80074b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f06f 0210 	mvn.w	r2, #16
 8007488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2208      	movs	r2, #8
 800748e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	69db      	ldr	r3, [r3, #28]
 8007496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800749a:	2b00      	cmp	r3, #0
 800749c:	d003      	beq.n	80074a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7fc fa64 	bl	800396c <HAL_TIM_IC_CaptureCallback>
 80074a4:	e005      	b.n	80074b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 fabc 	bl	8007a24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 fac3 	bl	8007a38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	f003 0301 	and.w	r3, r3, #1
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d00c      	beq.n	80074dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d007      	beq.n	80074dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f06f 0201 	mvn.w	r2, #1
 80074d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7f9 ff98 	bl	800140c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d00c      	beq.n	8007500 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d007      	beq.n	8007500 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80074f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 ffc8 	bl	8008490 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00c      	beq.n	8007524 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007510:	2b00      	cmp	r3, #0
 8007512:	d007      	beq.n	8007524 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800751c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fa94 	bl	8007a4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	f003 0320 	and.w	r3, r3, #32
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00c      	beq.n	8007548 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f003 0320 	and.w	r3, r3, #32
 8007534:	2b00      	cmp	r3, #0
 8007536:	d007      	beq.n	8007548 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f06f 0220 	mvn.w	r2, #32
 8007540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 ff9a 	bl	800847c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007548:	bf00      	nop
 800754a:	3710      	adds	r7, #16
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800755c:	2300      	movs	r3, #0
 800755e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007566:	2b01      	cmp	r3, #1
 8007568:	d101      	bne.n	800756e <HAL_TIM_IC_ConfigChannel+0x1e>
 800756a:	2302      	movs	r3, #2
 800756c:	e088      	b.n	8007680 <HAL_TIM_IC_ConfigChannel+0x130>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d11b      	bne.n	80075b4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800758c:	f000 fcbe 	bl	8007f0c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	699a      	ldr	r2, [r3, #24]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f022 020c 	bic.w	r2, r2, #12
 800759e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	6999      	ldr	r1, [r3, #24]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	689a      	ldr	r2, [r3, #8]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	619a      	str	r2, [r3, #24]
 80075b2:	e060      	b.n	8007676 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	d11c      	bne.n	80075f4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80075ca:	f000 fd42 	bl	8008052 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	699a      	ldr	r2, [r3, #24]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80075dc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	6999      	ldr	r1, [r3, #24]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	021a      	lsls	r2, r3, #8
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	619a      	str	r2, [r3, #24]
 80075f2:	e040      	b.n	8007676 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b08      	cmp	r3, #8
 80075f8:	d11b      	bne.n	8007632 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800760a:	f000 fd8f 	bl	800812c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	69da      	ldr	r2, [r3, #28]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 020c 	bic.w	r2, r2, #12
 800761c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	69d9      	ldr	r1, [r3, #28]
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	689a      	ldr	r2, [r3, #8]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	430a      	orrs	r2, r1
 800762e:	61da      	str	r2, [r3, #28]
 8007630:	e021      	b.n	8007676 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2b0c      	cmp	r3, #12
 8007636:	d11c      	bne.n	8007672 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007648:	f000 fdac 	bl	80081a4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	69da      	ldr	r2, [r3, #28]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800765a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	69d9      	ldr	r1, [r3, #28]
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	021a      	lsls	r2, r3, #8
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	61da      	str	r2, [r3, #28]
 8007670:	e001      	b.n	8007676 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800767e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007680:	4618      	mov	r0, r3
 8007682:	3718      	adds	r7, #24
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007694:	2300      	movs	r3, #0
 8007696:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d101      	bne.n	80076a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076a2:	2302      	movs	r3, #2
 80076a4:	e0ae      	b.n	8007804 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b0c      	cmp	r3, #12
 80076b2:	f200 809f 	bhi.w	80077f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80076b6:	a201      	add	r2, pc, #4	@ (adr r2, 80076bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80076b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076bc:	080076f1 	.word	0x080076f1
 80076c0:	080077f5 	.word	0x080077f5
 80076c4:	080077f5 	.word	0x080077f5
 80076c8:	080077f5 	.word	0x080077f5
 80076cc:	08007731 	.word	0x08007731
 80076d0:	080077f5 	.word	0x080077f5
 80076d4:	080077f5 	.word	0x080077f5
 80076d8:	080077f5 	.word	0x080077f5
 80076dc:	08007773 	.word	0x08007773
 80076e0:	080077f5 	.word	0x080077f5
 80076e4:	080077f5 	.word	0x080077f5
 80076e8:	080077f5 	.word	0x080077f5
 80076ec:	080077b3 	.word	0x080077b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68b9      	ldr	r1, [r7, #8]
 80076f6:	4618      	mov	r0, r3
 80076f8:	f000 fa58 	bl	8007bac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699a      	ldr	r2, [r3, #24]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f042 0208 	orr.w	r2, r2, #8
 800770a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	699a      	ldr	r2, [r3, #24]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f022 0204 	bic.w	r2, r2, #4
 800771a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	6999      	ldr	r1, [r3, #24]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	691a      	ldr	r2, [r3, #16]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	430a      	orrs	r2, r1
 800772c:	619a      	str	r2, [r3, #24]
      break;
 800772e:	e064      	b.n	80077fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68b9      	ldr	r1, [r7, #8]
 8007736:	4618      	mov	r0, r3
 8007738:	f000 faa8 	bl	8007c8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	699a      	ldr	r2, [r3, #24]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800774a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	699a      	ldr	r2, [r3, #24]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800775a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	6999      	ldr	r1, [r3, #24]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	021a      	lsls	r2, r3, #8
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	430a      	orrs	r2, r1
 800776e:	619a      	str	r2, [r3, #24]
      break;
 8007770:	e043      	b.n	80077fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68b9      	ldr	r1, [r7, #8]
 8007778:	4618      	mov	r0, r3
 800777a:	f000 fafd 	bl	8007d78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69da      	ldr	r2, [r3, #28]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f042 0208 	orr.w	r2, r2, #8
 800778c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	69da      	ldr	r2, [r3, #28]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f022 0204 	bic.w	r2, r2, #4
 800779c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	69d9      	ldr	r1, [r3, #28]
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	691a      	ldr	r2, [r3, #16]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	430a      	orrs	r2, r1
 80077ae:	61da      	str	r2, [r3, #28]
      break;
 80077b0:	e023      	b.n	80077fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68b9      	ldr	r1, [r7, #8]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 fb51 	bl	8007e60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69da      	ldr	r2, [r3, #28]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69da      	ldr	r2, [r3, #28]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69d9      	ldr	r1, [r3, #28]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	021a      	lsls	r2, r3, #8
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	430a      	orrs	r2, r1
 80077f0:	61da      	str	r2, [r3, #28]
      break;
 80077f2:	e002      	b.n	80077fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	75fb      	strb	r3, [r7, #23]
      break;
 80077f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007802:	7dfb      	ldrb	r3, [r7, #23]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007816:	2300      	movs	r3, #0
 8007818:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007820:	2b01      	cmp	r3, #1
 8007822:	d101      	bne.n	8007828 <HAL_TIM_ConfigClockSource+0x1c>
 8007824:	2302      	movs	r3, #2
 8007826:	e0b4      	b.n	8007992 <HAL_TIM_ConfigClockSource+0x186>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2202      	movs	r2, #2
 8007834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007846:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800784e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68ba      	ldr	r2, [r7, #8]
 8007856:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007860:	d03e      	beq.n	80078e0 <HAL_TIM_ConfigClockSource+0xd4>
 8007862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007866:	f200 8087 	bhi.w	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 800786a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800786e:	f000 8086 	beq.w	800797e <HAL_TIM_ConfigClockSource+0x172>
 8007872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007876:	d87f      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 8007878:	2b70      	cmp	r3, #112	@ 0x70
 800787a:	d01a      	beq.n	80078b2 <HAL_TIM_ConfigClockSource+0xa6>
 800787c:	2b70      	cmp	r3, #112	@ 0x70
 800787e:	d87b      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 8007880:	2b60      	cmp	r3, #96	@ 0x60
 8007882:	d050      	beq.n	8007926 <HAL_TIM_ConfigClockSource+0x11a>
 8007884:	2b60      	cmp	r3, #96	@ 0x60
 8007886:	d877      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 8007888:	2b50      	cmp	r3, #80	@ 0x50
 800788a:	d03c      	beq.n	8007906 <HAL_TIM_ConfigClockSource+0xfa>
 800788c:	2b50      	cmp	r3, #80	@ 0x50
 800788e:	d873      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 8007890:	2b40      	cmp	r3, #64	@ 0x40
 8007892:	d058      	beq.n	8007946 <HAL_TIM_ConfigClockSource+0x13a>
 8007894:	2b40      	cmp	r3, #64	@ 0x40
 8007896:	d86f      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 8007898:	2b30      	cmp	r3, #48	@ 0x30
 800789a:	d064      	beq.n	8007966 <HAL_TIM_ConfigClockSource+0x15a>
 800789c:	2b30      	cmp	r3, #48	@ 0x30
 800789e:	d86b      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 80078a0:	2b20      	cmp	r3, #32
 80078a2:	d060      	beq.n	8007966 <HAL_TIM_ConfigClockSource+0x15a>
 80078a4:	2b20      	cmp	r3, #32
 80078a6:	d867      	bhi.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d05c      	beq.n	8007966 <HAL_TIM_ConfigClockSource+0x15a>
 80078ac:	2b10      	cmp	r3, #16
 80078ae:	d05a      	beq.n	8007966 <HAL_TIM_ConfigClockSource+0x15a>
 80078b0:	e062      	b.n	8007978 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078c2:	f000 fcc7 	bl	8008254 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80078d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68ba      	ldr	r2, [r7, #8]
 80078dc:	609a      	str	r2, [r3, #8]
      break;
 80078de:	e04f      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078f0:	f000 fcb0 	bl	8008254 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	689a      	ldr	r2, [r3, #8]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007902:	609a      	str	r2, [r3, #8]
      break;
 8007904:	e03c      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007912:	461a      	mov	r2, r3
 8007914:	f000 fb6e 	bl	8007ff4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2150      	movs	r1, #80	@ 0x50
 800791e:	4618      	mov	r0, r3
 8007920:	f000 fc7d 	bl	800821e <TIM_ITRx_SetConfig>
      break;
 8007924:	e02c      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007932:	461a      	mov	r2, r3
 8007934:	f000 fbca 	bl	80080cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2160      	movs	r1, #96	@ 0x60
 800793e:	4618      	mov	r0, r3
 8007940:	f000 fc6d 	bl	800821e <TIM_ITRx_SetConfig>
      break;
 8007944:	e01c      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007952:	461a      	mov	r2, r3
 8007954:	f000 fb4e 	bl	8007ff4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2140      	movs	r1, #64	@ 0x40
 800795e:	4618      	mov	r0, r3
 8007960:	f000 fc5d 	bl	800821e <TIM_ITRx_SetConfig>
      break;
 8007964:	e00c      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4619      	mov	r1, r3
 8007970:	4610      	mov	r0, r2
 8007972:	f000 fc54 	bl	800821e <TIM_ITRx_SetConfig>
      break;
 8007976:	e003      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	73fb      	strb	r3, [r7, #15]
      break;
 800797c:	e000      	b.n	8007980 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800797e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007990:	7bfb      	ldrb	r3, [r7, #15]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
	...

0800799c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80079a6:	2300      	movs	r3, #0
 80079a8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b0c      	cmp	r3, #12
 80079ae:	d831      	bhi.n	8007a14 <HAL_TIM_ReadCapturedValue+0x78>
 80079b0:	a201      	add	r2, pc, #4	@ (adr r2, 80079b8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80079b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b6:	bf00      	nop
 80079b8:	080079ed 	.word	0x080079ed
 80079bc:	08007a15 	.word	0x08007a15
 80079c0:	08007a15 	.word	0x08007a15
 80079c4:	08007a15 	.word	0x08007a15
 80079c8:	080079f7 	.word	0x080079f7
 80079cc:	08007a15 	.word	0x08007a15
 80079d0:	08007a15 	.word	0x08007a15
 80079d4:	08007a15 	.word	0x08007a15
 80079d8:	08007a01 	.word	0x08007a01
 80079dc:	08007a15 	.word	0x08007a15
 80079e0:	08007a15 	.word	0x08007a15
 80079e4:	08007a15 	.word	0x08007a15
 80079e8:	08007a0b 	.word	0x08007a0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f2:	60fb      	str	r3, [r7, #12]

      break;
 80079f4:	e00f      	b.n	8007a16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fc:	60fb      	str	r3, [r7, #12]

      break;
 80079fe:	e00a      	b.n	8007a16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a06:	60fb      	str	r3, [r7, #12]

      break;
 8007a08:	e005      	b.n	8007a16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a10:	60fb      	str	r3, [r7, #12]

      break;
 8007a12:	e000      	b.n	8007a16 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007a14:	bf00      	nop
  }

  return tmpreg;
 8007a16:	68fb      	ldr	r3, [r7, #12]
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3714      	adds	r7, #20
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a54:	bf00      	nop
 8007a56:	370c      	adds	r7, #12
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a43      	ldr	r2, [pc, #268]	@ (8007b80 <TIM_Base_SetConfig+0x120>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d013      	beq.n	8007aa0 <TIM_Base_SetConfig+0x40>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a7e:	d00f      	beq.n	8007aa0 <TIM_Base_SetConfig+0x40>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a40      	ldr	r2, [pc, #256]	@ (8007b84 <TIM_Base_SetConfig+0x124>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d00b      	beq.n	8007aa0 <TIM_Base_SetConfig+0x40>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8007b88 <TIM_Base_SetConfig+0x128>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d007      	beq.n	8007aa0 <TIM_Base_SetConfig+0x40>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a3e      	ldr	r2, [pc, #248]	@ (8007b8c <TIM_Base_SetConfig+0x12c>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d003      	beq.n	8007aa0 <TIM_Base_SetConfig+0x40>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a3d      	ldr	r2, [pc, #244]	@ (8007b90 <TIM_Base_SetConfig+0x130>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d108      	bne.n	8007ab2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a32      	ldr	r2, [pc, #200]	@ (8007b80 <TIM_Base_SetConfig+0x120>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d02b      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ac0:	d027      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a2f      	ldr	r2, [pc, #188]	@ (8007b84 <TIM_Base_SetConfig+0x124>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d023      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a2e      	ldr	r2, [pc, #184]	@ (8007b88 <TIM_Base_SetConfig+0x128>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d01f      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a2d      	ldr	r2, [pc, #180]	@ (8007b8c <TIM_Base_SetConfig+0x12c>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d01b      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a2c      	ldr	r2, [pc, #176]	@ (8007b90 <TIM_Base_SetConfig+0x130>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d017      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8007b94 <TIM_Base_SetConfig+0x134>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d013      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a2a      	ldr	r2, [pc, #168]	@ (8007b98 <TIM_Base_SetConfig+0x138>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d00f      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a29      	ldr	r2, [pc, #164]	@ (8007b9c <TIM_Base_SetConfig+0x13c>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d00b      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a28      	ldr	r2, [pc, #160]	@ (8007ba0 <TIM_Base_SetConfig+0x140>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d007      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a27      	ldr	r2, [pc, #156]	@ (8007ba4 <TIM_Base_SetConfig+0x144>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d003      	beq.n	8007b12 <TIM_Base_SetConfig+0xb2>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a26      	ldr	r2, [pc, #152]	@ (8007ba8 <TIM_Base_SetConfig+0x148>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d108      	bne.n	8007b24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	689a      	ldr	r2, [r3, #8]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a0e      	ldr	r2, [pc, #56]	@ (8007b80 <TIM_Base_SetConfig+0x120>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d003      	beq.n	8007b52 <TIM_Base_SetConfig+0xf2>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a10      	ldr	r2, [pc, #64]	@ (8007b90 <TIM_Base_SetConfig+0x130>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d103      	bne.n	8007b5a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	691a      	ldr	r2, [r3, #16]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f043 0204 	orr.w	r2, r3, #4
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	601a      	str	r2, [r3, #0]
}
 8007b72:	bf00      	nop
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	40010000 	.word	0x40010000
 8007b84:	40000400 	.word	0x40000400
 8007b88:	40000800 	.word	0x40000800
 8007b8c:	40000c00 	.word	0x40000c00
 8007b90:	40010400 	.word	0x40010400
 8007b94:	40014000 	.word	0x40014000
 8007b98:	40014400 	.word	0x40014400
 8007b9c:	40014800 	.word	0x40014800
 8007ba0:	40001800 	.word	0x40001800
 8007ba4:	40001c00 	.word	0x40001c00
 8007ba8:	40002000 	.word	0x40002000

08007bac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6a1b      	ldr	r3, [r3, #32]
 8007bc0:	f023 0201 	bic.w	r2, r3, #1
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f023 0303 	bic.w	r3, r3, #3
 8007be2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f023 0302 	bic.w	r3, r3, #2
 8007bf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	697a      	ldr	r2, [r7, #20]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a20      	ldr	r2, [pc, #128]	@ (8007c84 <TIM_OC1_SetConfig+0xd8>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d003      	beq.n	8007c10 <TIM_OC1_SetConfig+0x64>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8007c88 <TIM_OC1_SetConfig+0xdc>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d10c      	bne.n	8007c2a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f023 0308 	bic.w	r3, r3, #8
 8007c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	f023 0304 	bic.w	r3, r3, #4
 8007c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a15      	ldr	r2, [pc, #84]	@ (8007c84 <TIM_OC1_SetConfig+0xd8>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d003      	beq.n	8007c3a <TIM_OC1_SetConfig+0x8e>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a14      	ldr	r2, [pc, #80]	@ (8007c88 <TIM_OC1_SetConfig+0xdc>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d111      	bne.n	8007c5e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	699b      	ldr	r3, [r3, #24]
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	685a      	ldr	r2, [r3, #4]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	621a      	str	r2, [r3, #32]
}
 8007c78:	bf00      	nop
 8007c7a:	371c      	adds	r7, #28
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr
 8007c84:	40010000 	.word	0x40010000
 8007c88:	40010400 	.word	0x40010400

08007c8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	f023 0210 	bic.w	r2, r3, #16
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	021b      	lsls	r3, r3, #8
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	f023 0320 	bic.w	r3, r3, #32
 8007cd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	011b      	lsls	r3, r3, #4
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a22      	ldr	r2, [pc, #136]	@ (8007d70 <TIM_OC2_SetConfig+0xe4>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d003      	beq.n	8007cf4 <TIM_OC2_SetConfig+0x68>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a21      	ldr	r2, [pc, #132]	@ (8007d74 <TIM_OC2_SetConfig+0xe8>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d10d      	bne.n	8007d10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	011b      	lsls	r3, r3, #4
 8007d02:	697a      	ldr	r2, [r7, #20]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	4a17      	ldr	r2, [pc, #92]	@ (8007d70 <TIM_OC2_SetConfig+0xe4>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d003      	beq.n	8007d20 <TIM_OC2_SetConfig+0x94>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a16      	ldr	r2, [pc, #88]	@ (8007d74 <TIM_OC2_SetConfig+0xe8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d113      	bne.n	8007d48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	695b      	ldr	r3, [r3, #20]
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	699b      	ldr	r3, [r3, #24]
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	685a      	ldr	r2, [r3, #4]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	621a      	str	r2, [r3, #32]
}
 8007d62:	bf00      	nop
 8007d64:	371c      	adds	r7, #28
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	40010000 	.word	0x40010000
 8007d74:	40010400 	.word	0x40010400

08007d78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b087      	sub	sp, #28
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a1b      	ldr	r3, [r3, #32]
 8007d8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f023 0303 	bic.w	r3, r3, #3
 8007dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007dc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a21      	ldr	r2, [pc, #132]	@ (8007e58 <TIM_OC3_SetConfig+0xe0>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d003      	beq.n	8007dde <TIM_OC3_SetConfig+0x66>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a20      	ldr	r2, [pc, #128]	@ (8007e5c <TIM_OC3_SetConfig+0xe4>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d10d      	bne.n	8007dfa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007de4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	021b      	lsls	r3, r3, #8
 8007dec:	697a      	ldr	r2, [r7, #20]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007df8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a16      	ldr	r2, [pc, #88]	@ (8007e58 <TIM_OC3_SetConfig+0xe0>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d003      	beq.n	8007e0a <TIM_OC3_SetConfig+0x92>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a15      	ldr	r2, [pc, #84]	@ (8007e5c <TIM_OC3_SetConfig+0xe4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d113      	bne.n	8007e32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	695b      	ldr	r3, [r3, #20]
 8007e1e:	011b      	lsls	r3, r3, #4
 8007e20:	693a      	ldr	r2, [r7, #16]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	699b      	ldr	r3, [r3, #24]
 8007e2a:	011b      	lsls	r3, r3, #4
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	693a      	ldr	r2, [r7, #16]
 8007e36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	685a      	ldr	r2, [r3, #4]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	697a      	ldr	r2, [r7, #20]
 8007e4a:	621a      	str	r2, [r3, #32]
}
 8007e4c:	bf00      	nop
 8007e4e:	371c      	adds	r7, #28
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr
 8007e58:	40010000 	.word	0x40010000
 8007e5c:	40010400 	.word	0x40010400

08007e60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a1b      	ldr	r3, [r3, #32]
 8007e74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	69db      	ldr	r3, [r3, #28]
 8007e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	021b      	lsls	r3, r3, #8
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007eaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	031b      	lsls	r3, r3, #12
 8007eb2:	693a      	ldr	r2, [r7, #16]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a12      	ldr	r2, [pc, #72]	@ (8007f04 <TIM_OC4_SetConfig+0xa4>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d003      	beq.n	8007ec8 <TIM_OC4_SetConfig+0x68>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a11      	ldr	r2, [pc, #68]	@ (8007f08 <TIM_OC4_SetConfig+0xa8>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d109      	bne.n	8007edc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ece:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	019b      	lsls	r3, r3, #6
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685a      	ldr	r2, [r3, #4]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	621a      	str	r2, [r3, #32]
}
 8007ef6:	bf00      	nop
 8007ef8:	371c      	adds	r7, #28
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	40010000 	.word	0x40010000
 8007f08:	40010400 	.word	0x40010400

08007f0c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b087      	sub	sp, #28
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	607a      	str	r2, [r7, #4]
 8007f18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6a1b      	ldr	r3, [r3, #32]
 8007f1e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6a1b      	ldr	r3, [r3, #32]
 8007f24:	f023 0201 	bic.w	r2, r3, #1
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	699b      	ldr	r3, [r3, #24]
 8007f30:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	4a28      	ldr	r2, [pc, #160]	@ (8007fd8 <TIM_TI1_SetConfig+0xcc>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d01b      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f40:	d017      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	4a25      	ldr	r2, [pc, #148]	@ (8007fdc <TIM_TI1_SetConfig+0xd0>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d013      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	4a24      	ldr	r2, [pc, #144]	@ (8007fe0 <TIM_TI1_SetConfig+0xd4>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d00f      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	4a23      	ldr	r2, [pc, #140]	@ (8007fe4 <TIM_TI1_SetConfig+0xd8>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d00b      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	4a22      	ldr	r2, [pc, #136]	@ (8007fe8 <TIM_TI1_SetConfig+0xdc>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d007      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	4a21      	ldr	r2, [pc, #132]	@ (8007fec <TIM_TI1_SetConfig+0xe0>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d003      	beq.n	8007f72 <TIM_TI1_SetConfig+0x66>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4a20      	ldr	r2, [pc, #128]	@ (8007ff0 <TIM_TI1_SetConfig+0xe4>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d101      	bne.n	8007f76 <TIM_TI1_SetConfig+0x6a>
 8007f72:	2301      	movs	r3, #1
 8007f74:	e000      	b.n	8007f78 <TIM_TI1_SetConfig+0x6c>
 8007f76:	2300      	movs	r3, #0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d008      	beq.n	8007f8e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	f023 0303 	bic.w	r3, r3, #3
 8007f82:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	617b      	str	r3, [r7, #20]
 8007f8c:	e003      	b.n	8007f96 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f043 0301 	orr.w	r3, r3, #1
 8007f94:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	011b      	lsls	r3, r3, #4
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	697a      	ldr	r2, [r7, #20]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f023 030a 	bic.w	r3, r3, #10
 8007fb0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f003 030a 	and.w	r3, r3, #10
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	693a      	ldr	r2, [r7, #16]
 8007fc8:	621a      	str	r2, [r3, #32]
}
 8007fca:	bf00      	nop
 8007fcc:	371c      	adds	r7, #28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	40010000 	.word	0x40010000
 8007fdc:	40000400 	.word	0x40000400
 8007fe0:	40000800 	.word	0x40000800
 8007fe4:	40000c00 	.word	0x40000c00
 8007fe8:	40010400 	.word	0x40010400
 8007fec:	40014000 	.word	0x40014000
 8007ff0:	40001800 	.word	0x40001800

08007ff4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b087      	sub	sp, #28
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	f023 0201 	bic.w	r2, r3, #1
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	699b      	ldr	r3, [r3, #24]
 8008016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800801e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	4313      	orrs	r3, r2
 8008028:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	f023 030a 	bic.w	r3, r3, #10
 8008030:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008032:	697a      	ldr	r2, [r7, #20]
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	4313      	orrs	r3, r2
 8008038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	693a      	ldr	r2, [r7, #16]
 800803e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	697a      	ldr	r2, [r7, #20]
 8008044:	621a      	str	r2, [r3, #32]
}
 8008046:	bf00      	nop
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008052:	b480      	push	{r7}
 8008054:	b087      	sub	sp, #28
 8008056:	af00      	add	r7, sp, #0
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	607a      	str	r2, [r7, #4]
 800805e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6a1b      	ldr	r3, [r3, #32]
 8008064:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	f023 0210 	bic.w	r2, r3, #16
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800807e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	021b      	lsls	r3, r3, #8
 8008084:	693a      	ldr	r2, [r7, #16]
 8008086:	4313      	orrs	r3, r2
 8008088:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008090:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	031b      	lsls	r3, r3, #12
 8008096:	b29b      	uxth	r3, r3
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	4313      	orrs	r3, r2
 800809c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80080a4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	011b      	lsls	r3, r3, #4
 80080aa:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80080ae:	697a      	ldr	r2, [r7, #20]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	697a      	ldr	r2, [r7, #20]
 80080be:	621a      	str	r2, [r3, #32]
}
 80080c0:	bf00      	nop
 80080c2:	371c      	adds	r7, #28
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b087      	sub	sp, #28
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6a1b      	ldr	r3, [r3, #32]
 80080dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6a1b      	ldr	r3, [r3, #32]
 80080e2:	f023 0210 	bic.w	r2, r3, #16
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80080f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	031b      	lsls	r3, r3, #12
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	4313      	orrs	r3, r2
 8008100:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008108:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	011b      	lsls	r3, r3, #4
 800810e:	697a      	ldr	r2, [r7, #20]
 8008110:	4313      	orrs	r3, r2
 8008112:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	693a      	ldr	r2, [r7, #16]
 8008118:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	697a      	ldr	r2, [r7, #20]
 800811e:	621a      	str	r2, [r3, #32]
}
 8008120:	bf00      	nop
 8008122:	371c      	adds	r7, #28
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800812c:	b480      	push	{r7}
 800812e:	b087      	sub	sp, #28
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	60b9      	str	r1, [r7, #8]
 8008136:	607a      	str	r2, [r7, #4]
 8008138:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6a1b      	ldr	r3, [r3, #32]
 8008144:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	f023 0303 	bic.w	r3, r3, #3
 8008158:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4313      	orrs	r3, r2
 8008160:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008168:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	011b      	lsls	r3, r3, #4
 800816e:	b2db      	uxtb	r3, r3
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	4313      	orrs	r3, r2
 8008174:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800817c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	021b      	lsls	r3, r3, #8
 8008182:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	4313      	orrs	r3, r2
 800818a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	693a      	ldr	r2, [r7, #16]
 8008190:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	697a      	ldr	r2, [r7, #20]
 8008196:	621a      	str	r2, [r3, #32]
}
 8008198:	bf00      	nop
 800819a:	371c      	adds	r7, #28
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b087      	sub	sp, #28
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
 80081b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6a1b      	ldr	r3, [r3, #32]
 80081b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	69db      	ldr	r3, [r3, #28]
 80081c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	021b      	lsls	r3, r3, #8
 80081d6:	693a      	ldr	r2, [r7, #16]
 80081d8:	4313      	orrs	r3, r2
 80081da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80081e2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	031b      	lsls	r3, r3, #12
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80081f6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	031b      	lsls	r3, r3, #12
 80081fc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008200:	697a      	ldr	r2, [r7, #20]
 8008202:	4313      	orrs	r3, r2
 8008204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	693a      	ldr	r2, [r7, #16]
 800820a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	621a      	str	r2, [r3, #32]
}
 8008212:	bf00      	nop
 8008214:	371c      	adds	r7, #28
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr

0800821e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800821e:	b480      	push	{r7}
 8008220:	b085      	sub	sp, #20
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
 8008226:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008234:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008236:	683a      	ldr	r2, [r7, #0]
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4313      	orrs	r3, r2
 800823c:	f043 0307 	orr.w	r3, r3, #7
 8008240:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	68fa      	ldr	r2, [r7, #12]
 8008246:	609a      	str	r2, [r3, #8]
}
 8008248:	bf00      	nop
 800824a:	3714      	adds	r7, #20
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008254:	b480      	push	{r7}
 8008256:	b087      	sub	sp, #28
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	607a      	str	r2, [r7, #4]
 8008260:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800826e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	021a      	lsls	r2, r3, #8
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	431a      	orrs	r2, r3
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	4313      	orrs	r3, r2
 800827c:	697a      	ldr	r2, [r7, #20]
 800827e:	4313      	orrs	r3, r2
 8008280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	697a      	ldr	r2, [r7, #20]
 8008286:	609a      	str	r2, [r3, #8]
}
 8008288:	bf00      	nop
 800828a:	371c      	adds	r7, #28
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008294:	b480      	push	{r7}
 8008296:	b087      	sub	sp, #28
 8008298:	af00      	add	r7, sp, #0
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	f003 031f 	and.w	r3, r3, #31
 80082a6:	2201      	movs	r2, #1
 80082a8:	fa02 f303 	lsl.w	r3, r2, r3
 80082ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	6a1a      	ldr	r2, [r3, #32]
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	43db      	mvns	r3, r3
 80082b6:	401a      	ands	r2, r3
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6a1a      	ldr	r2, [r3, #32]
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	f003 031f 	and.w	r3, r3, #31
 80082c6:	6879      	ldr	r1, [r7, #4]
 80082c8:	fa01 f303 	lsl.w	r3, r1, r3
 80082cc:	431a      	orrs	r2, r3
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	621a      	str	r2, [r3, #32]
}
 80082d2:	bf00      	nop
 80082d4:	371c      	adds	r7, #28
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
	...

080082e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d101      	bne.n	80082f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082f4:	2302      	movs	r3, #2
 80082f6:	e05a      	b.n	80083ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2202      	movs	r2, #2
 8008304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800831e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68fa      	ldr	r2, [r7, #12]
 8008326:	4313      	orrs	r3, r2
 8008328:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a21      	ldr	r2, [pc, #132]	@ (80083bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d022      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008344:	d01d      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a1d      	ldr	r2, [pc, #116]	@ (80083c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d018      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a1b      	ldr	r2, [pc, #108]	@ (80083c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d013      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a1a      	ldr	r2, [pc, #104]	@ (80083c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00e      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a18      	ldr	r2, [pc, #96]	@ (80083cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d009      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a17      	ldr	r2, [pc, #92]	@ (80083d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d004      	beq.n	8008382 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a15      	ldr	r2, [pc, #84]	@ (80083d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d10c      	bne.n	800839c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008388:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	4313      	orrs	r3, r2
 8008392:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	68ba      	ldr	r2, [r7, #8]
 800839a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3714      	adds	r7, #20
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	40010000 	.word	0x40010000
 80083c0:	40000400 	.word	0x40000400
 80083c4:	40000800 	.word	0x40000800
 80083c8:	40000c00 	.word	0x40000c00
 80083cc:	40010400 	.word	0x40010400
 80083d0:	40014000 	.word	0x40014000
 80083d4:	40001800 	.word	0x40001800

080083d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80083e2:	2300      	movs	r3, #0
 80083e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d101      	bne.n	80083f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80083f0:	2302      	movs	r3, #2
 80083f2:	e03d      	b.n	8008470 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	4313      	orrs	r3, r2
 8008408:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	4313      	orrs	r3, r2
 8008416:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	4313      	orrs	r3, r2
 8008424:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4313      	orrs	r3, r2
 8008432:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	4313      	orrs	r3, r2
 8008440:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	695b      	ldr	r3, [r3, #20]
 800844c:	4313      	orrs	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	69db      	ldr	r3, [r3, #28]
 800845a:	4313      	orrs	r3, r2
 800845c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	3714      	adds	r7, #20
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008484:	bf00      	nop
 8008486:	370c      	adds	r7, #12
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr

08008490 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008498:	bf00      	nop
 800849a:	370c      	adds	r7, #12
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d101      	bne.n	80084b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	e042      	b.n	800853c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d106      	bne.n	80084d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7fb feac 	bl	8004228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2224      	movs	r2, #36	@ 0x24
 80084d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68da      	ldr	r2, [r3, #12]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 fddd 	bl	80090a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	691a      	ldr	r2, [r3, #16]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	695a      	ldr	r2, [r3, #20]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800850c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68da      	ldr	r2, [r3, #12]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800851c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2220      	movs	r2, #32
 8008530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b08a      	sub	sp, #40	@ 0x28
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	603b      	str	r3, [r7, #0]
 8008550:	4613      	mov	r3, r2
 8008552:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008554:	2300      	movs	r3, #0
 8008556:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b20      	cmp	r3, #32
 8008562:	d175      	bne.n	8008650 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d002      	beq.n	8008570 <HAL_UART_Transmit+0x2c>
 800856a:	88fb      	ldrh	r3, [r7, #6]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e06e      	b.n	8008652 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2221      	movs	r2, #33	@ 0x21
 800857e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008582:	f7fc f853 	bl	800462c <HAL_GetTick>
 8008586:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	88fa      	ldrh	r2, [r7, #6]
 800858c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	88fa      	ldrh	r2, [r7, #6]
 8008592:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800859c:	d108      	bne.n	80085b0 <HAL_UART_Transmit+0x6c>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d104      	bne.n	80085b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80085a6:	2300      	movs	r3, #0
 80085a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	61bb      	str	r3, [r7, #24]
 80085ae:	e003      	b.n	80085b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085b4:	2300      	movs	r3, #0
 80085b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80085b8:	e02e      	b.n	8008618 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	9300      	str	r3, [sp, #0]
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	2200      	movs	r2, #0
 80085c2:	2180      	movs	r1, #128	@ 0x80
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f000 fb41 	bl	8008c4c <UART_WaitOnFlagUntilTimeout>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d005      	beq.n	80085dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2220      	movs	r2, #32
 80085d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80085d8:	2303      	movs	r3, #3
 80085da:	e03a      	b.n	8008652 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d10b      	bne.n	80085fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	881b      	ldrh	r3, [r3, #0]
 80085e6:	461a      	mov	r2, r3
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	3302      	adds	r3, #2
 80085f6:	61bb      	str	r3, [r7, #24]
 80085f8:	e007      	b.n	800860a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80085fa:	69fb      	ldr	r3, [r7, #28]
 80085fc:	781a      	ldrb	r2, [r3, #0]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	3301      	adds	r3, #1
 8008608:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800860e:	b29b      	uxth	r3, r3
 8008610:	3b01      	subs	r3, #1
 8008612:	b29a      	uxth	r2, r3
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800861c:	b29b      	uxth	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1cb      	bne.n	80085ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	2200      	movs	r2, #0
 800862a:	2140      	movs	r1, #64	@ 0x40
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f000 fb0d 	bl	8008c4c <UART_WaitOnFlagUntilTimeout>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d005      	beq.n	8008644 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2220      	movs	r2, #32
 800863c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	e006      	b.n	8008652 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2220      	movs	r2, #32
 8008648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800864c:	2300      	movs	r3, #0
 800864e:	e000      	b.n	8008652 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008650:	2302      	movs	r3, #2
  }
}
 8008652:	4618      	mov	r0, r3
 8008654:	3720      	adds	r7, #32
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}

0800865a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800865a:	b580      	push	{r7, lr}
 800865c:	b084      	sub	sp, #16
 800865e:	af00      	add	r7, sp, #0
 8008660:	60f8      	str	r0, [r7, #12]
 8008662:	60b9      	str	r1, [r7, #8]
 8008664:	4613      	mov	r3, r2
 8008666:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b20      	cmp	r3, #32
 8008672:	d112      	bne.n	800869a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d002      	beq.n	8008680 <HAL_UART_Receive_IT+0x26>
 800867a:	88fb      	ldrh	r3, [r7, #6]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d101      	bne.n	8008684 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e00b      	b.n	800869c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800868a:	88fb      	ldrh	r3, [r7, #6]
 800868c:	461a      	mov	r2, r3
 800868e:	68b9      	ldr	r1, [r7, #8]
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f000 fb34 	bl	8008cfe <UART_Start_Receive_IT>
 8008696:	4603      	mov	r3, r0
 8008698:	e000      	b.n	800869c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800869a:	2302      	movs	r3, #2
  }
}
 800869c:	4618      	mov	r0, r3
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b0ba      	sub	sp, #232	@ 0xe8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80086ca:	2300      	movs	r3, #0
 80086cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80086d0:	2300      	movs	r3, #0
 80086d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80086d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086da:	f003 030f 	and.w	r3, r3, #15
 80086de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80086e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10f      	bne.n	800870a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ee:	f003 0320 	and.w	r3, r3, #32
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d009      	beq.n	800870a <HAL_UART_IRQHandler+0x66>
 80086f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086fa:	f003 0320 	and.w	r3, r3, #32
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d003      	beq.n	800870a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fc11 	bl	8008f2a <UART_Receive_IT>
      return;
 8008708:	e273      	b.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800870a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800870e:	2b00      	cmp	r3, #0
 8008710:	f000 80de 	beq.w	80088d0 <HAL_UART_IRQHandler+0x22c>
 8008714:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008718:	f003 0301 	and.w	r3, r3, #1
 800871c:	2b00      	cmp	r3, #0
 800871e:	d106      	bne.n	800872e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008724:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008728:	2b00      	cmp	r3, #0
 800872a:	f000 80d1 	beq.w	80088d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800872e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00b      	beq.n	8008752 <HAL_UART_IRQHandler+0xae>
 800873a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800873e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008742:	2b00      	cmp	r3, #0
 8008744:	d005      	beq.n	8008752 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800874a:	f043 0201 	orr.w	r2, r3, #1
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008756:	f003 0304 	and.w	r3, r3, #4
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00b      	beq.n	8008776 <HAL_UART_IRQHandler+0xd2>
 800875e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	2b00      	cmp	r3, #0
 8008768:	d005      	beq.n	8008776 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800876e:	f043 0202 	orr.w	r2, r3, #2
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800877a:	f003 0302 	and.w	r3, r3, #2
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00b      	beq.n	800879a <HAL_UART_IRQHandler+0xf6>
 8008782:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008786:	f003 0301 	and.w	r3, r3, #1
 800878a:	2b00      	cmp	r3, #0
 800878c:	d005      	beq.n	800879a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008792:	f043 0204 	orr.w	r2, r3, #4
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800879a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800879e:	f003 0308 	and.w	r3, r3, #8
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d011      	beq.n	80087ca <HAL_UART_IRQHandler+0x126>
 80087a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087aa:	f003 0320 	and.w	r3, r3, #32
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d105      	bne.n	80087be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80087b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d005      	beq.n	80087ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c2:	f043 0208 	orr.w	r2, r3, #8
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f000 820a 	beq.w	8008be8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d8:	f003 0320 	and.w	r3, r3, #32
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d008      	beq.n	80087f2 <HAL_UART_IRQHandler+0x14e>
 80087e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087e4:	f003 0320 	and.w	r3, r3, #32
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d002      	beq.n	80087f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f000 fb9c 	bl	8008f2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	695b      	ldr	r3, [r3, #20]
 80087f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fc:	2b40      	cmp	r3, #64	@ 0x40
 80087fe:	bf0c      	ite	eq
 8008800:	2301      	moveq	r3, #1
 8008802:	2300      	movne	r3, #0
 8008804:	b2db      	uxtb	r3, r3
 8008806:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800880e:	f003 0308 	and.w	r3, r3, #8
 8008812:	2b00      	cmp	r3, #0
 8008814:	d103      	bne.n	800881e <HAL_UART_IRQHandler+0x17a>
 8008816:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800881a:	2b00      	cmp	r3, #0
 800881c:	d04f      	beq.n	80088be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 faa7 	bl	8008d72 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	695b      	ldr	r3, [r3, #20]
 800882a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800882e:	2b40      	cmp	r3, #64	@ 0x40
 8008830:	d141      	bne.n	80088b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	3314      	adds	r3, #20
 8008838:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008848:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800884c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008850:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3314      	adds	r3, #20
 800885a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800885e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008862:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008866:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800886a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800886e:	e841 2300 	strex	r3, r2, [r1]
 8008872:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008876:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1d9      	bne.n	8008832 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008882:	2b00      	cmp	r3, #0
 8008884:	d013      	beq.n	80088ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800888a:	4a8a      	ldr	r2, [pc, #552]	@ (8008ab4 <HAL_UART_IRQHandler+0x410>)
 800888c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008892:	4618      	mov	r0, r3
 8008894:	f7fc f87b 	bl	800498e <HAL_DMA_Abort_IT>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d016      	beq.n	80088cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80088a8:	4610      	mov	r0, r2
 80088aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ac:	e00e      	b.n	80088cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f9b6 	bl	8008c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b4:	e00a      	b.n	80088cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f9b2 	bl	8008c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088bc:	e006      	b.n	80088cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f9ae 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80088ca:	e18d      	b.n	8008be8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088cc:	bf00      	nop
    return;
 80088ce:	e18b      	b.n	8008be8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	f040 8167 	bne.w	8008ba8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80088da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088de:	f003 0310 	and.w	r3, r3, #16
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	f000 8160 	beq.w	8008ba8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80088e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088ec:	f003 0310 	and.w	r3, r3, #16
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f000 8159 	beq.w	8008ba8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088f6:	2300      	movs	r3, #0
 80088f8:	60bb      	str	r3, [r7, #8]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	60bb      	str	r3, [r7, #8]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	60bb      	str	r3, [r7, #8]
 800890a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	695b      	ldr	r3, [r3, #20]
 8008912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008916:	2b40      	cmp	r3, #64	@ 0x40
 8008918:	f040 80ce 	bne.w	8008ab8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008928:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800892c:	2b00      	cmp	r3, #0
 800892e:	f000 80a9 	beq.w	8008a84 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008936:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800893a:	429a      	cmp	r2, r3
 800893c:	f080 80a2 	bcs.w	8008a84 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008946:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008952:	f000 8088 	beq.w	8008a66 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	330c      	adds	r3, #12
 800895c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008960:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008964:	e853 3f00 	ldrex	r3, [r3]
 8008968:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800896c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008974:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	330c      	adds	r3, #12
 800897e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008982:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008986:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800898e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008992:	e841 2300 	strex	r3, r2, [r1]
 8008996:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800899a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1d9      	bne.n	8008956 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3314      	adds	r3, #20
 80089a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089ac:	e853 3f00 	ldrex	r3, [r3]
 80089b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80089b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80089b4:	f023 0301 	bic.w	r3, r3, #1
 80089b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	3314      	adds	r3, #20
 80089c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80089c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80089ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80089ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80089d2:	e841 2300 	strex	r3, r2, [r1]
 80089d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1e1      	bne.n	80089a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	3314      	adds	r3, #20
 80089e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089e8:	e853 3f00 	ldrex	r3, [r3]
 80089ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3314      	adds	r3, #20
 80089fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008a02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008a04:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a06:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008a08:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008a0a:	e841 2300 	strex	r3, r2, [r1]
 8008a0e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008a10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d1e3      	bne.n	80089de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2220      	movs	r2, #32
 8008a1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	330c      	adds	r3, #12
 8008a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a2e:	e853 3f00 	ldrex	r3, [r3]
 8008a32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a36:	f023 0310 	bic.w	r3, r3, #16
 8008a3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	330c      	adds	r3, #12
 8008a44:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008a48:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008a4a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a50:	e841 2300 	strex	r3, r2, [r1]
 8008a54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1e3      	bne.n	8008a24 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a60:	4618      	mov	r0, r3
 8008a62:	f7fb ff24 	bl	80048ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2202      	movs	r2, #2
 8008a6a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	1ad3      	subs	r3, r2, r3
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	4619      	mov	r1, r3
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 f8d9 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a82:	e0b3      	b.n	8008bec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	f040 80ad 	bne.w	8008bec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a96:	69db      	ldr	r3, [r3, #28]
 8008a98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a9c:	f040 80a6 	bne.w	8008bec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008aaa:	4619      	mov	r1, r3
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 f8c1 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
      return;
 8008ab2:	e09b      	b.n	8008bec <HAL_UART_IRQHandler+0x548>
 8008ab4:	08008e39 	.word	0x08008e39
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	1ad3      	subs	r3, r2, r3
 8008ac4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	f000 808e 	beq.w	8008bf0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008ad4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f000 8089 	beq.w	8008bf0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	330c      	adds	r3, #12
 8008ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae8:	e853 3f00 	ldrex	r3, [r3]
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008af4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	330c      	adds	r3, #12
 8008afe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008b02:	647a      	str	r2, [r7, #68]	@ 0x44
 8008b04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b0a:	e841 2300 	strex	r3, r2, [r1]
 8008b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d1e3      	bne.n	8008ade <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	3314      	adds	r3, #20
 8008b1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b20:	e853 3f00 	ldrex	r3, [r3]
 8008b24:	623b      	str	r3, [r7, #32]
   return(result);
 8008b26:	6a3b      	ldr	r3, [r7, #32]
 8008b28:	f023 0301 	bic.w	r3, r3, #1
 8008b2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3314      	adds	r3, #20
 8008b36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b42:	e841 2300 	strex	r3, r2, [r1]
 8008b46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1e3      	bne.n	8008b16 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2220      	movs	r2, #32
 8008b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	330c      	adds	r3, #12
 8008b62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	e853 3f00 	ldrex	r3, [r3]
 8008b6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f023 0310 	bic.w	r3, r3, #16
 8008b72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	330c      	adds	r3, #12
 8008b7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008b80:	61fa      	str	r2, [r7, #28]
 8008b82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b84:	69b9      	ldr	r1, [r7, #24]
 8008b86:	69fa      	ldr	r2, [r7, #28]
 8008b88:	e841 2300 	strex	r3, r2, [r1]
 8008b8c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1e3      	bne.n	8008b5c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2202      	movs	r2, #2
 8008b98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f847 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ba6:	e023      	b.n	8008bf0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d009      	beq.n	8008bc8 <HAL_UART_IRQHandler+0x524>
 8008bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d003      	beq.n	8008bc8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 f94a 	bl	8008e5a <UART_Transmit_IT>
    return;
 8008bc6:	e014      	b.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00e      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
 8008bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d008      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 f98a 	bl	8008efa <UART_EndTransmit_IT>
    return;
 8008be6:	e004      	b.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
    return;
 8008be8:	bf00      	nop
 8008bea:	e002      	b.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
      return;
 8008bec:	bf00      	nop
 8008bee:	e000      	b.n	8008bf2 <HAL_UART_IRQHandler+0x54e>
      return;
 8008bf0:	bf00      	nop
  }
}
 8008bf2:	37e8      	adds	r7, #232	@ 0xe8
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008c14:	bf00      	nop
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c28:	bf00      	nop
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b086      	sub	sp, #24
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	603b      	str	r3, [r7, #0]
 8008c58:	4613      	mov	r3, r2
 8008c5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c5c:	e03b      	b.n	8008cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c5e:	6a3b      	ldr	r3, [r7, #32]
 8008c60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c64:	d037      	beq.n	8008cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c66:	f7fb fce1 	bl	800462c <HAL_GetTick>
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	1ad3      	subs	r3, r2, r3
 8008c70:	6a3a      	ldr	r2, [r7, #32]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d302      	bcc.n	8008c7c <UART_WaitOnFlagUntilTimeout+0x30>
 8008c76:	6a3b      	ldr	r3, [r7, #32]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d101      	bne.n	8008c80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008c7c:	2303      	movs	r3, #3
 8008c7e:	e03a      	b.n	8008cf6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	f003 0304 	and.w	r3, r3, #4
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d023      	beq.n	8008cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	2b80      	cmp	r3, #128	@ 0x80
 8008c92:	d020      	beq.n	8008cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2b40      	cmp	r3, #64	@ 0x40
 8008c98:	d01d      	beq.n	8008cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f003 0308 	and.w	r3, r3, #8
 8008ca4:	2b08      	cmp	r3, #8
 8008ca6:	d116      	bne.n	8008cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008ca8:	2300      	movs	r3, #0
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	617b      	str	r3, [r7, #20]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	617b      	str	r3, [r7, #20]
 8008cbc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f000 f857 	bl	8008d72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2208      	movs	r2, #8
 8008cc8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e00f      	b.n	8008cf6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	4013      	ands	r3, r2
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	bf0c      	ite	eq
 8008ce6:	2301      	moveq	r3, #1
 8008ce8:	2300      	movne	r3, #0
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	461a      	mov	r2, r3
 8008cee:	79fb      	ldrb	r3, [r7, #7]
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d0b4      	beq.n	8008c5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3718      	adds	r7, #24
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b085      	sub	sp, #20
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	68ba      	ldr	r2, [r7, #8]
 8008d10:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	88fa      	ldrh	r2, [r7, #6]
 8008d16:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	88fa      	ldrh	r2, [r7, #6]
 8008d1c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2200      	movs	r2, #0
 8008d22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2222      	movs	r2, #34	@ 0x22
 8008d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	691b      	ldr	r3, [r3, #16]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d007      	beq.n	8008d44 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d42:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	695a      	ldr	r2, [r3, #20]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f042 0201 	orr.w	r2, r2, #1
 8008d52:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	68da      	ldr	r2, [r3, #12]
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f042 0220 	orr.w	r2, r2, #32
 8008d62:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3714      	adds	r7, #20
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b095      	sub	sp, #84	@ 0x54
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	330c      	adds	r3, #12
 8008d80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d84:	e853 3f00 	ldrex	r3, [r3]
 8008d88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	330c      	adds	r3, #12
 8008d98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008d9a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008da0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008da2:	e841 2300 	strex	r3, r2, [r1]
 8008da6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d1e5      	bne.n	8008d7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	3314      	adds	r3, #20
 8008db4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db6:	6a3b      	ldr	r3, [r7, #32]
 8008db8:	e853 3f00 	ldrex	r3, [r3]
 8008dbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	f023 0301 	bic.w	r3, r3, #1
 8008dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	3314      	adds	r3, #20
 8008dcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008dd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dd6:	e841 2300 	strex	r3, r2, [r1]
 8008dda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1e5      	bne.n	8008dae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d119      	bne.n	8008e1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	330c      	adds	r3, #12
 8008df0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	e853 3f00 	ldrex	r3, [r3]
 8008df8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	f023 0310 	bic.w	r3, r3, #16
 8008e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	330c      	adds	r3, #12
 8008e08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e0a:	61ba      	str	r2, [r7, #24]
 8008e0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0e:	6979      	ldr	r1, [r7, #20]
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	e841 2300 	strex	r3, r2, [r1]
 8008e16:	613b      	str	r3, [r7, #16]
   return(result);
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1e5      	bne.n	8008dea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2220      	movs	r2, #32
 8008e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008e2c:	bf00      	nop
 8008e2e:	3754      	adds	r7, #84	@ 0x54
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e4c:	68f8      	ldr	r0, [r7, #12]
 8008e4e:	f7ff fee7 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e52:	bf00      	nop
 8008e54:	3710      	adds	r7, #16
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}

08008e5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e5a:	b480      	push	{r7}
 8008e5c:	b085      	sub	sp, #20
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b21      	cmp	r3, #33	@ 0x21
 8008e6c:	d13e      	bne.n	8008eec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e76:	d114      	bne.n	8008ea2 <UART_Transmit_IT+0x48>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	691b      	ldr	r3, [r3, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d110      	bne.n	8008ea2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a1b      	ldr	r3, [r3, #32]
 8008e84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	881b      	ldrh	r3, [r3, #0]
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6a1b      	ldr	r3, [r3, #32]
 8008e9a:	1c9a      	adds	r2, r3, #2
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	621a      	str	r2, [r3, #32]
 8008ea0:	e008      	b.n	8008eb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6a1b      	ldr	r3, [r3, #32]
 8008ea6:	1c59      	adds	r1, r3, #1
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	6211      	str	r1, [r2, #32]
 8008eac:	781a      	ldrb	r2, [r3, #0]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	3b01      	subs	r3, #1
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d10f      	bne.n	8008ee8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68da      	ldr	r2, [r3, #12]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ed6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68da      	ldr	r2, [r3, #12]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ee6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	e000      	b.n	8008eee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008eec:	2302      	movs	r3, #2
  }
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b082      	sub	sp, #8
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68da      	ldr	r2, [r3, #12]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2220      	movs	r2, #32
 8008f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f7ff fe6c 	bl	8008bf8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b08c      	sub	sp, #48	@ 0x30
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008f32:	2300      	movs	r3, #0
 8008f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008f36:	2300      	movs	r3, #0
 8008f38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	2b22      	cmp	r3, #34	@ 0x22
 8008f44:	f040 80aa 	bne.w	800909c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f50:	d115      	bne.n	8008f7e <UART_Receive_IT+0x54>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d111      	bne.n	8008f7e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f70:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f76:	1c9a      	adds	r2, r3, #2
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8008f7c:	e024      	b.n	8008fc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f8c:	d007      	beq.n	8008f9e <UART_Receive_IT+0x74>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d10a      	bne.n	8008fac <UART_Receive_IT+0x82>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	691b      	ldr	r3, [r3, #16]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d106      	bne.n	8008fac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	b2da      	uxtb	r2, r3
 8008fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa8:	701a      	strb	r2, [r3, #0]
 8008faa:	e008      	b.n	8008fbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fb8:	b2da      	uxtb	r2, r3
 8008fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc2:	1c5a      	adds	r2, r3, #1
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d15d      	bne.n	8009098 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f022 0220 	bic.w	r2, r2, #32
 8008fea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	68da      	ldr	r2, [r3, #12]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ffa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	695a      	ldr	r2, [r3, #20]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f022 0201 	bic.w	r2, r2, #1
 800900a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2220      	movs	r2, #32
 8009010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800901e:	2b01      	cmp	r3, #1
 8009020:	d135      	bne.n	800908e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	330c      	adds	r3, #12
 800902e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	e853 3f00 	ldrex	r3, [r3]
 8009036:	613b      	str	r3, [r7, #16]
   return(result);
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	f023 0310 	bic.w	r3, r3, #16
 800903e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	330c      	adds	r3, #12
 8009046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009048:	623a      	str	r2, [r7, #32]
 800904a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800904c:	69f9      	ldr	r1, [r7, #28]
 800904e:	6a3a      	ldr	r2, [r7, #32]
 8009050:	e841 2300 	strex	r3, r2, [r1]
 8009054:	61bb      	str	r3, [r7, #24]
   return(result);
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d1e5      	bne.n	8009028 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f003 0310 	and.w	r3, r3, #16
 8009066:	2b10      	cmp	r3, #16
 8009068:	d10a      	bne.n	8009080 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800906a:	2300      	movs	r3, #0
 800906c:	60fb      	str	r3, [r7, #12]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	60fb      	str	r3, [r7, #12]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	60fb      	str	r3, [r7, #12]
 800907e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009084:	4619      	mov	r1, r3
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f7ff fdd4 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
 800908c:	e002      	b.n	8009094 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f7ff fdbc 	bl	8008c0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009094:	2300      	movs	r3, #0
 8009096:	e002      	b.n	800909e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009098:	2300      	movs	r3, #0
 800909a:	e000      	b.n	800909e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800909c:	2302      	movs	r3, #2
  }
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3730      	adds	r7, #48	@ 0x30
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
	...

080090a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090ac:	b0c0      	sub	sp, #256	@ 0x100
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80090b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80090c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c4:	68d9      	ldr	r1, [r3, #12]
 80090c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	ea40 0301 	orr.w	r3, r0, r1
 80090d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80090d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090d6:	689a      	ldr	r2, [r3, #8]
 80090d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	431a      	orrs	r2, r3
 80090e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e4:	695b      	ldr	r3, [r3, #20]
 80090e6:	431a      	orrs	r2, r3
 80090e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80090f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009100:	f021 010c 	bic.w	r1, r1, #12
 8009104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800910e:	430b      	orrs	r3, r1
 8009110:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	695b      	ldr	r3, [r3, #20]
 800911a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800911e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009122:	6999      	ldr	r1, [r3, #24]
 8009124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	ea40 0301 	orr.w	r3, r0, r1
 800912e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	4b8f      	ldr	r3, [pc, #572]	@ (8009374 <UART_SetConfig+0x2cc>)
 8009138:	429a      	cmp	r2, r3
 800913a:	d005      	beq.n	8009148 <UART_SetConfig+0xa0>
 800913c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	4b8d      	ldr	r3, [pc, #564]	@ (8009378 <UART_SetConfig+0x2d0>)
 8009144:	429a      	cmp	r2, r3
 8009146:	d104      	bne.n	8009152 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009148:	f7fd fbb8 	bl	80068bc <HAL_RCC_GetPCLK2Freq>
 800914c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009150:	e003      	b.n	800915a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009152:	f7fd fb9f 	bl	8006894 <HAL_RCC_GetPCLK1Freq>
 8009156:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800915a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800915e:	69db      	ldr	r3, [r3, #28]
 8009160:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009164:	f040 810c 	bne.w	8009380 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009168:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800916c:	2200      	movs	r2, #0
 800916e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009172:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009176:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800917a:	4622      	mov	r2, r4
 800917c:	462b      	mov	r3, r5
 800917e:	1891      	adds	r1, r2, r2
 8009180:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009182:	415b      	adcs	r3, r3
 8009184:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009186:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800918a:	4621      	mov	r1, r4
 800918c:	eb12 0801 	adds.w	r8, r2, r1
 8009190:	4629      	mov	r1, r5
 8009192:	eb43 0901 	adc.w	r9, r3, r1
 8009196:	f04f 0200 	mov.w	r2, #0
 800919a:	f04f 0300 	mov.w	r3, #0
 800919e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80091a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80091a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80091aa:	4690      	mov	r8, r2
 80091ac:	4699      	mov	r9, r3
 80091ae:	4623      	mov	r3, r4
 80091b0:	eb18 0303 	adds.w	r3, r8, r3
 80091b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80091b8:	462b      	mov	r3, r5
 80091ba:	eb49 0303 	adc.w	r3, r9, r3
 80091be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80091c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80091ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80091d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80091d6:	460b      	mov	r3, r1
 80091d8:	18db      	adds	r3, r3, r3
 80091da:	653b      	str	r3, [r7, #80]	@ 0x50
 80091dc:	4613      	mov	r3, r2
 80091de:	eb42 0303 	adc.w	r3, r2, r3
 80091e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80091e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80091e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80091ec:	f7f7 fcdc 	bl	8000ba8 <__aeabi_uldivmod>
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	4b61      	ldr	r3, [pc, #388]	@ (800937c <UART_SetConfig+0x2d4>)
 80091f6:	fba3 2302 	umull	r2, r3, r3, r2
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	011c      	lsls	r4, r3, #4
 80091fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009202:	2200      	movs	r2, #0
 8009204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009208:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800920c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009210:	4642      	mov	r2, r8
 8009212:	464b      	mov	r3, r9
 8009214:	1891      	adds	r1, r2, r2
 8009216:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009218:	415b      	adcs	r3, r3
 800921a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800921c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009220:	4641      	mov	r1, r8
 8009222:	eb12 0a01 	adds.w	sl, r2, r1
 8009226:	4649      	mov	r1, r9
 8009228:	eb43 0b01 	adc.w	fp, r3, r1
 800922c:	f04f 0200 	mov.w	r2, #0
 8009230:	f04f 0300 	mov.w	r3, #0
 8009234:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009238:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800923c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009240:	4692      	mov	sl, r2
 8009242:	469b      	mov	fp, r3
 8009244:	4643      	mov	r3, r8
 8009246:	eb1a 0303 	adds.w	r3, sl, r3
 800924a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800924e:	464b      	mov	r3, r9
 8009250:	eb4b 0303 	adc.w	r3, fp, r3
 8009254:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009264:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009268:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800926c:	460b      	mov	r3, r1
 800926e:	18db      	adds	r3, r3, r3
 8009270:	643b      	str	r3, [r7, #64]	@ 0x40
 8009272:	4613      	mov	r3, r2
 8009274:	eb42 0303 	adc.w	r3, r2, r3
 8009278:	647b      	str	r3, [r7, #68]	@ 0x44
 800927a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800927e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009282:	f7f7 fc91 	bl	8000ba8 <__aeabi_uldivmod>
 8009286:	4602      	mov	r2, r0
 8009288:	460b      	mov	r3, r1
 800928a:	4611      	mov	r1, r2
 800928c:	4b3b      	ldr	r3, [pc, #236]	@ (800937c <UART_SetConfig+0x2d4>)
 800928e:	fba3 2301 	umull	r2, r3, r3, r1
 8009292:	095b      	lsrs	r3, r3, #5
 8009294:	2264      	movs	r2, #100	@ 0x64
 8009296:	fb02 f303 	mul.w	r3, r2, r3
 800929a:	1acb      	subs	r3, r1, r3
 800929c:	00db      	lsls	r3, r3, #3
 800929e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80092a2:	4b36      	ldr	r3, [pc, #216]	@ (800937c <UART_SetConfig+0x2d4>)
 80092a4:	fba3 2302 	umull	r2, r3, r3, r2
 80092a8:	095b      	lsrs	r3, r3, #5
 80092aa:	005b      	lsls	r3, r3, #1
 80092ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80092b0:	441c      	add	r4, r3
 80092b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092b6:	2200      	movs	r2, #0
 80092b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80092bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80092c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80092c4:	4642      	mov	r2, r8
 80092c6:	464b      	mov	r3, r9
 80092c8:	1891      	adds	r1, r2, r2
 80092ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80092cc:	415b      	adcs	r3, r3
 80092ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80092d4:	4641      	mov	r1, r8
 80092d6:	1851      	adds	r1, r2, r1
 80092d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80092da:	4649      	mov	r1, r9
 80092dc:	414b      	adcs	r3, r1
 80092de:	637b      	str	r3, [r7, #52]	@ 0x34
 80092e0:	f04f 0200 	mov.w	r2, #0
 80092e4:	f04f 0300 	mov.w	r3, #0
 80092e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80092ec:	4659      	mov	r1, fp
 80092ee:	00cb      	lsls	r3, r1, #3
 80092f0:	4651      	mov	r1, sl
 80092f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092f6:	4651      	mov	r1, sl
 80092f8:	00ca      	lsls	r2, r1, #3
 80092fa:	4610      	mov	r0, r2
 80092fc:	4619      	mov	r1, r3
 80092fe:	4603      	mov	r3, r0
 8009300:	4642      	mov	r2, r8
 8009302:	189b      	adds	r3, r3, r2
 8009304:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009308:	464b      	mov	r3, r9
 800930a:	460a      	mov	r2, r1
 800930c:	eb42 0303 	adc.w	r3, r2, r3
 8009310:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009320:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009324:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009328:	460b      	mov	r3, r1
 800932a:	18db      	adds	r3, r3, r3
 800932c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800932e:	4613      	mov	r3, r2
 8009330:	eb42 0303 	adc.w	r3, r2, r3
 8009334:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009336:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800933a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800933e:	f7f7 fc33 	bl	8000ba8 <__aeabi_uldivmod>
 8009342:	4602      	mov	r2, r0
 8009344:	460b      	mov	r3, r1
 8009346:	4b0d      	ldr	r3, [pc, #52]	@ (800937c <UART_SetConfig+0x2d4>)
 8009348:	fba3 1302 	umull	r1, r3, r3, r2
 800934c:	095b      	lsrs	r3, r3, #5
 800934e:	2164      	movs	r1, #100	@ 0x64
 8009350:	fb01 f303 	mul.w	r3, r1, r3
 8009354:	1ad3      	subs	r3, r2, r3
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	3332      	adds	r3, #50	@ 0x32
 800935a:	4a08      	ldr	r2, [pc, #32]	@ (800937c <UART_SetConfig+0x2d4>)
 800935c:	fba2 2303 	umull	r2, r3, r2, r3
 8009360:	095b      	lsrs	r3, r3, #5
 8009362:	f003 0207 	and.w	r2, r3, #7
 8009366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4422      	add	r2, r4
 800936e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009370:	e106      	b.n	8009580 <UART_SetConfig+0x4d8>
 8009372:	bf00      	nop
 8009374:	40011000 	.word	0x40011000
 8009378:	40011400 	.word	0x40011400
 800937c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009380:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009384:	2200      	movs	r2, #0
 8009386:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800938a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800938e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009392:	4642      	mov	r2, r8
 8009394:	464b      	mov	r3, r9
 8009396:	1891      	adds	r1, r2, r2
 8009398:	6239      	str	r1, [r7, #32]
 800939a:	415b      	adcs	r3, r3
 800939c:	627b      	str	r3, [r7, #36]	@ 0x24
 800939e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80093a2:	4641      	mov	r1, r8
 80093a4:	1854      	adds	r4, r2, r1
 80093a6:	4649      	mov	r1, r9
 80093a8:	eb43 0501 	adc.w	r5, r3, r1
 80093ac:	f04f 0200 	mov.w	r2, #0
 80093b0:	f04f 0300 	mov.w	r3, #0
 80093b4:	00eb      	lsls	r3, r5, #3
 80093b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80093ba:	00e2      	lsls	r2, r4, #3
 80093bc:	4614      	mov	r4, r2
 80093be:	461d      	mov	r5, r3
 80093c0:	4643      	mov	r3, r8
 80093c2:	18e3      	adds	r3, r4, r3
 80093c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093c8:	464b      	mov	r3, r9
 80093ca:	eb45 0303 	adc.w	r3, r5, r3
 80093ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80093e2:	f04f 0200 	mov.w	r2, #0
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80093ee:	4629      	mov	r1, r5
 80093f0:	008b      	lsls	r3, r1, #2
 80093f2:	4621      	mov	r1, r4
 80093f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093f8:	4621      	mov	r1, r4
 80093fa:	008a      	lsls	r2, r1, #2
 80093fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009400:	f7f7 fbd2 	bl	8000ba8 <__aeabi_uldivmod>
 8009404:	4602      	mov	r2, r0
 8009406:	460b      	mov	r3, r1
 8009408:	4b60      	ldr	r3, [pc, #384]	@ (800958c <UART_SetConfig+0x4e4>)
 800940a:	fba3 2302 	umull	r2, r3, r3, r2
 800940e:	095b      	lsrs	r3, r3, #5
 8009410:	011c      	lsls	r4, r3, #4
 8009412:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009416:	2200      	movs	r2, #0
 8009418:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800941c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009420:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009424:	4642      	mov	r2, r8
 8009426:	464b      	mov	r3, r9
 8009428:	1891      	adds	r1, r2, r2
 800942a:	61b9      	str	r1, [r7, #24]
 800942c:	415b      	adcs	r3, r3
 800942e:	61fb      	str	r3, [r7, #28]
 8009430:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009434:	4641      	mov	r1, r8
 8009436:	1851      	adds	r1, r2, r1
 8009438:	6139      	str	r1, [r7, #16]
 800943a:	4649      	mov	r1, r9
 800943c:	414b      	adcs	r3, r1
 800943e:	617b      	str	r3, [r7, #20]
 8009440:	f04f 0200 	mov.w	r2, #0
 8009444:	f04f 0300 	mov.w	r3, #0
 8009448:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800944c:	4659      	mov	r1, fp
 800944e:	00cb      	lsls	r3, r1, #3
 8009450:	4651      	mov	r1, sl
 8009452:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009456:	4651      	mov	r1, sl
 8009458:	00ca      	lsls	r2, r1, #3
 800945a:	4610      	mov	r0, r2
 800945c:	4619      	mov	r1, r3
 800945e:	4603      	mov	r3, r0
 8009460:	4642      	mov	r2, r8
 8009462:	189b      	adds	r3, r3, r2
 8009464:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009468:	464b      	mov	r3, r9
 800946a:	460a      	mov	r2, r1
 800946c:	eb42 0303 	adc.w	r3, r2, r3
 8009470:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800947e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009480:	f04f 0200 	mov.w	r2, #0
 8009484:	f04f 0300 	mov.w	r3, #0
 8009488:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800948c:	4649      	mov	r1, r9
 800948e:	008b      	lsls	r3, r1, #2
 8009490:	4641      	mov	r1, r8
 8009492:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009496:	4641      	mov	r1, r8
 8009498:	008a      	lsls	r2, r1, #2
 800949a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800949e:	f7f7 fb83 	bl	8000ba8 <__aeabi_uldivmod>
 80094a2:	4602      	mov	r2, r0
 80094a4:	460b      	mov	r3, r1
 80094a6:	4611      	mov	r1, r2
 80094a8:	4b38      	ldr	r3, [pc, #224]	@ (800958c <UART_SetConfig+0x4e4>)
 80094aa:	fba3 2301 	umull	r2, r3, r3, r1
 80094ae:	095b      	lsrs	r3, r3, #5
 80094b0:	2264      	movs	r2, #100	@ 0x64
 80094b2:	fb02 f303 	mul.w	r3, r2, r3
 80094b6:	1acb      	subs	r3, r1, r3
 80094b8:	011b      	lsls	r3, r3, #4
 80094ba:	3332      	adds	r3, #50	@ 0x32
 80094bc:	4a33      	ldr	r2, [pc, #204]	@ (800958c <UART_SetConfig+0x4e4>)
 80094be:	fba2 2303 	umull	r2, r3, r2, r3
 80094c2:	095b      	lsrs	r3, r3, #5
 80094c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80094c8:	441c      	add	r4, r3
 80094ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094ce:	2200      	movs	r2, #0
 80094d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80094d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80094d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80094d8:	4642      	mov	r2, r8
 80094da:	464b      	mov	r3, r9
 80094dc:	1891      	adds	r1, r2, r2
 80094de:	60b9      	str	r1, [r7, #8]
 80094e0:	415b      	adcs	r3, r3
 80094e2:	60fb      	str	r3, [r7, #12]
 80094e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094e8:	4641      	mov	r1, r8
 80094ea:	1851      	adds	r1, r2, r1
 80094ec:	6039      	str	r1, [r7, #0]
 80094ee:	4649      	mov	r1, r9
 80094f0:	414b      	adcs	r3, r1
 80094f2:	607b      	str	r3, [r7, #4]
 80094f4:	f04f 0200 	mov.w	r2, #0
 80094f8:	f04f 0300 	mov.w	r3, #0
 80094fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009500:	4659      	mov	r1, fp
 8009502:	00cb      	lsls	r3, r1, #3
 8009504:	4651      	mov	r1, sl
 8009506:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800950a:	4651      	mov	r1, sl
 800950c:	00ca      	lsls	r2, r1, #3
 800950e:	4610      	mov	r0, r2
 8009510:	4619      	mov	r1, r3
 8009512:	4603      	mov	r3, r0
 8009514:	4642      	mov	r2, r8
 8009516:	189b      	adds	r3, r3, r2
 8009518:	66bb      	str	r3, [r7, #104]	@ 0x68
 800951a:	464b      	mov	r3, r9
 800951c:	460a      	mov	r2, r1
 800951e:	eb42 0303 	adc.w	r3, r2, r3
 8009522:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	663b      	str	r3, [r7, #96]	@ 0x60
 800952e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009530:	f04f 0200 	mov.w	r2, #0
 8009534:	f04f 0300 	mov.w	r3, #0
 8009538:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800953c:	4649      	mov	r1, r9
 800953e:	008b      	lsls	r3, r1, #2
 8009540:	4641      	mov	r1, r8
 8009542:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009546:	4641      	mov	r1, r8
 8009548:	008a      	lsls	r2, r1, #2
 800954a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800954e:	f7f7 fb2b 	bl	8000ba8 <__aeabi_uldivmod>
 8009552:	4602      	mov	r2, r0
 8009554:	460b      	mov	r3, r1
 8009556:	4b0d      	ldr	r3, [pc, #52]	@ (800958c <UART_SetConfig+0x4e4>)
 8009558:	fba3 1302 	umull	r1, r3, r3, r2
 800955c:	095b      	lsrs	r3, r3, #5
 800955e:	2164      	movs	r1, #100	@ 0x64
 8009560:	fb01 f303 	mul.w	r3, r1, r3
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	011b      	lsls	r3, r3, #4
 8009568:	3332      	adds	r3, #50	@ 0x32
 800956a:	4a08      	ldr	r2, [pc, #32]	@ (800958c <UART_SetConfig+0x4e4>)
 800956c:	fba2 2303 	umull	r2, r3, r2, r3
 8009570:	095b      	lsrs	r3, r3, #5
 8009572:	f003 020f 	and.w	r2, r3, #15
 8009576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4422      	add	r2, r4
 800957e:	609a      	str	r2, [r3, #8]
}
 8009580:	bf00      	nop
 8009582:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009586:	46bd      	mov	sp, r7
 8009588:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800958c:	51eb851f 	.word	0x51eb851f

08009590 <__NVIC_SetPriority>:
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
 8009596:	4603      	mov	r3, r0
 8009598:	6039      	str	r1, [r7, #0]
 800959a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800959c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	db0a      	blt.n	80095ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	b2da      	uxtb	r2, r3
 80095a8:	490c      	ldr	r1, [pc, #48]	@ (80095dc <__NVIC_SetPriority+0x4c>)
 80095aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095ae:	0112      	lsls	r2, r2, #4
 80095b0:	b2d2      	uxtb	r2, r2
 80095b2:	440b      	add	r3, r1
 80095b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80095b8:	e00a      	b.n	80095d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	b2da      	uxtb	r2, r3
 80095be:	4908      	ldr	r1, [pc, #32]	@ (80095e0 <__NVIC_SetPriority+0x50>)
 80095c0:	79fb      	ldrb	r3, [r7, #7]
 80095c2:	f003 030f 	and.w	r3, r3, #15
 80095c6:	3b04      	subs	r3, #4
 80095c8:	0112      	lsls	r2, r2, #4
 80095ca:	b2d2      	uxtb	r2, r2
 80095cc:	440b      	add	r3, r1
 80095ce:	761a      	strb	r2, [r3, #24]
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr
 80095dc:	e000e100 	.word	0xe000e100
 80095e0:	e000ed00 	.word	0xe000ed00

080095e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80095e4:	b580      	push	{r7, lr}
 80095e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80095e8:	2100      	movs	r1, #0
 80095ea:	f06f 0004 	mvn.w	r0, #4
 80095ee:	f7ff ffcf 	bl	8009590 <__NVIC_SetPriority>
#endif
}
 80095f2:	bf00      	nop
 80095f4:	bd80      	pop	{r7, pc}
	...

080095f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80095f8:	b480      	push	{r7}
 80095fa:	b083      	sub	sp, #12
 80095fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095fe:	f3ef 8305 	mrs	r3, IPSR
 8009602:	603b      	str	r3, [r7, #0]
  return(result);
 8009604:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009606:	2b00      	cmp	r3, #0
 8009608:	d003      	beq.n	8009612 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800960a:	f06f 0305 	mvn.w	r3, #5
 800960e:	607b      	str	r3, [r7, #4]
 8009610:	e00c      	b.n	800962c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009612:	4b0a      	ldr	r3, [pc, #40]	@ (800963c <osKernelInitialize+0x44>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d105      	bne.n	8009626 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800961a:	4b08      	ldr	r3, [pc, #32]	@ (800963c <osKernelInitialize+0x44>)
 800961c:	2201      	movs	r2, #1
 800961e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009620:	2300      	movs	r3, #0
 8009622:	607b      	str	r3, [r7, #4]
 8009624:	e002      	b.n	800962c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009626:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800962a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800962c:	687b      	ldr	r3, [r7, #4]
}
 800962e:	4618      	mov	r0, r3
 8009630:	370c      	adds	r7, #12
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	200009dc 	.word	0x200009dc

08009640 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009646:	f3ef 8305 	mrs	r3, IPSR
 800964a:	603b      	str	r3, [r7, #0]
  return(result);
 800964c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800964e:	2b00      	cmp	r3, #0
 8009650:	d003      	beq.n	800965a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009652:	f06f 0305 	mvn.w	r3, #5
 8009656:	607b      	str	r3, [r7, #4]
 8009658:	e010      	b.n	800967c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800965a:	4b0b      	ldr	r3, [pc, #44]	@ (8009688 <osKernelStart+0x48>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	2b01      	cmp	r3, #1
 8009660:	d109      	bne.n	8009676 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009662:	f7ff ffbf 	bl	80095e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009666:	4b08      	ldr	r3, [pc, #32]	@ (8009688 <osKernelStart+0x48>)
 8009668:	2202      	movs	r2, #2
 800966a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800966c:	f001 f87a 	bl	800a764 <vTaskStartScheduler>
      stat = osOK;
 8009670:	2300      	movs	r3, #0
 8009672:	607b      	str	r3, [r7, #4]
 8009674:	e002      	b.n	800967c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009676:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800967a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800967c:	687b      	ldr	r3, [r7, #4]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3708      	adds	r7, #8
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	200009dc 	.word	0x200009dc

0800968c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800968c:	b580      	push	{r7, lr}
 800968e:	b08e      	sub	sp, #56	@ 0x38
 8009690:	af04      	add	r7, sp, #16
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009698:	2300      	movs	r3, #0
 800969a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800969c:	f3ef 8305 	mrs	r3, IPSR
 80096a0:	617b      	str	r3, [r7, #20]
  return(result);
 80096a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d17e      	bne.n	80097a6 <osThreadNew+0x11a>
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d07b      	beq.n	80097a6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80096ae:	2380      	movs	r3, #128	@ 0x80
 80096b0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80096b2:	2318      	movs	r3, #24
 80096b4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80096b6:	2300      	movs	r3, #0
 80096b8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80096ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80096be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d045      	beq.n	8009752 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d002      	beq.n	80096d4 <osThreadNew+0x48>
        name = attr->name;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	699b      	ldr	r3, [r3, #24]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d002      	beq.n	80096e2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80096e2:	69fb      	ldr	r3, [r7, #28]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d008      	beq.n	80096fa <osThreadNew+0x6e>
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	2b38      	cmp	r3, #56	@ 0x38
 80096ec:	d805      	bhi.n	80096fa <osThreadNew+0x6e>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	f003 0301 	and.w	r3, r3, #1
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d001      	beq.n	80096fe <osThreadNew+0x72>
        return (NULL);
 80096fa:	2300      	movs	r3, #0
 80096fc:	e054      	b.n	80097a8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d003      	beq.n	800970e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	089b      	lsrs	r3, r3, #2
 800970c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00e      	beq.n	8009734 <osThreadNew+0xa8>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	68db      	ldr	r3, [r3, #12]
 800971a:	2b5b      	cmp	r3, #91	@ 0x5b
 800971c:	d90a      	bls.n	8009734 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009722:	2b00      	cmp	r3, #0
 8009724:	d006      	beq.n	8009734 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	695b      	ldr	r3, [r3, #20]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d002      	beq.n	8009734 <osThreadNew+0xa8>
        mem = 1;
 800972e:	2301      	movs	r3, #1
 8009730:	61bb      	str	r3, [r7, #24]
 8009732:	e010      	b.n	8009756 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d10c      	bne.n	8009756 <osThreadNew+0xca>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d108      	bne.n	8009756 <osThreadNew+0xca>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	691b      	ldr	r3, [r3, #16]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d104      	bne.n	8009756 <osThreadNew+0xca>
          mem = 0;
 800974c:	2300      	movs	r3, #0
 800974e:	61bb      	str	r3, [r7, #24]
 8009750:	e001      	b.n	8009756 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009752:	2300      	movs	r3, #0
 8009754:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	2b01      	cmp	r3, #1
 800975a:	d110      	bne.n	800977e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009764:	9202      	str	r2, [sp, #8]
 8009766:	9301      	str	r3, [sp, #4]
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	9300      	str	r3, [sp, #0]
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	6a3a      	ldr	r2, [r7, #32]
 8009770:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f000 fe1a 	bl	800a3ac <xTaskCreateStatic>
 8009778:	4603      	mov	r3, r0
 800977a:	613b      	str	r3, [r7, #16]
 800977c:	e013      	b.n	80097a6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d110      	bne.n	80097a6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	b29a      	uxth	r2, r3
 8009788:	f107 0310 	add.w	r3, r7, #16
 800978c:	9301      	str	r3, [sp, #4]
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	9300      	str	r3, [sp, #0]
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	f000 fe68 	bl	800a46c <xTaskCreate>
 800979c:	4603      	mov	r3, r0
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d001      	beq.n	80097a6 <osThreadNew+0x11a>
            hTask = NULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80097a6:	693b      	ldr	r3, [r7, #16]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3728      	adds	r7, #40	@ 0x28
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097b8:	f3ef 8305 	mrs	r3, IPSR
 80097bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80097be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d003      	beq.n	80097cc <osDelay+0x1c>
    stat = osErrorISR;
 80097c4:	f06f 0305 	mvn.w	r3, #5
 80097c8:	60fb      	str	r3, [r7, #12]
 80097ca:	e007      	b.n	80097dc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80097cc:	2300      	movs	r3, #0
 80097ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d002      	beq.n	80097dc <osDelay+0x2c>
      vTaskDelay(ticks);
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 ff8e 	bl	800a6f8 <vTaskDelay>
    }
  }

  return (stat);
 80097dc:	68fb      	ldr	r3, [r7, #12]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
	...

080097e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4a07      	ldr	r2, [pc, #28]	@ (8009814 <vApplicationGetIdleTaskMemory+0x2c>)
 80097f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	4a06      	ldr	r2, [pc, #24]	@ (8009818 <vApplicationGetIdleTaskMemory+0x30>)
 80097fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2280      	movs	r2, #128	@ 0x80
 8009804:	601a      	str	r2, [r3, #0]
}
 8009806:	bf00      	nop
 8009808:	3714      	adds	r7, #20
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr
 8009812:	bf00      	nop
 8009814:	200009e0 	.word	0x200009e0
 8009818:	20000a3c 	.word	0x20000a3c

0800981c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800981c:	b480      	push	{r7}
 800981e:	b085      	sub	sp, #20
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	4a07      	ldr	r2, [pc, #28]	@ (8009848 <vApplicationGetTimerTaskMemory+0x2c>)
 800982c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	4a06      	ldr	r2, [pc, #24]	@ (800984c <vApplicationGetTimerTaskMemory+0x30>)
 8009832:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800983a:	601a      	str	r2, [r3, #0]
}
 800983c:	bf00      	nop
 800983e:	3714      	adds	r7, #20
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr
 8009848:	20000c3c 	.word	0x20000c3c
 800984c:	20000c98 	.word	0x20000c98

08009850 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f103 0208 	add.w	r2, r3, #8
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009868:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f103 0208 	add.w	r2, r3, #8
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f103 0208 	add.w	r2, r3, #8
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009884:	bf00      	nop
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800989e:	bf00      	nop
 80098a0:	370c      	adds	r7, #12
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098aa:	b480      	push	{r7}
 80098ac:	b085      	sub	sp, #20
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
 80098b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	689a      	ldr	r2, [r3, #8]
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	683a      	ldr	r2, [r7, #0]
 80098d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	1c5a      	adds	r2, r3, #1
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	601a      	str	r2, [r3, #0]
}
 80098e6:	bf00      	nop
 80098e8:	3714      	adds	r7, #20
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr

080098f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098f2:	b480      	push	{r7}
 80098f4:	b085      	sub	sp, #20
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009908:	d103      	bne.n	8009912 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	60fb      	str	r3, [r7, #12]
 8009910:	e00c      	b.n	800992c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	3308      	adds	r3, #8
 8009916:	60fb      	str	r3, [r7, #12]
 8009918:	e002      	b.n	8009920 <vListInsert+0x2e>
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	60fb      	str	r3, [r7, #12]
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	68ba      	ldr	r2, [r7, #8]
 8009928:	429a      	cmp	r2, r3
 800992a:	d2f6      	bcs.n	800991a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	683a      	ldr	r2, [r7, #0]
 800993a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	683a      	ldr	r2, [r7, #0]
 8009946:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	1c5a      	adds	r2, r3, #1
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	601a      	str	r2, [r3, #0]
}
 8009958:	bf00      	nop
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	691b      	ldr	r3, [r3, #16]
 8009970:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	6892      	ldr	r2, [r2, #8]
 800997a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	6852      	ldr	r2, [r2, #4]
 8009984:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	429a      	cmp	r2, r3
 800998e:	d103      	bne.n	8009998 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	1e5a      	subs	r2, r3, #1
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b084      	sub	sp, #16
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d10b      	bne.n	80099e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80099cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80099de:	bf00      	nop
 80099e0:	bf00      	nop
 80099e2:	e7fd      	b.n	80099e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80099e4:	f002 f878 	bl	800bad8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681a      	ldr	r2, [r3, #0]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099f0:	68f9      	ldr	r1, [r7, #12]
 80099f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80099f4:	fb01 f303 	mul.w	r3, r1, r3
 80099f8:	441a      	add	r2, r3
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a14:	3b01      	subs	r3, #1
 8009a16:	68f9      	ldr	r1, [r7, #12]
 8009a18:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009a1a:	fb01 f303 	mul.w	r3, r1, r3
 8009a1e:	441a      	add	r2, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	22ff      	movs	r2, #255	@ 0xff
 8009a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	22ff      	movs	r2, #255	@ 0xff
 8009a30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d114      	bne.n	8009a64 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	691b      	ldr	r3, [r3, #16]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d01a      	beq.n	8009a78 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	3310      	adds	r3, #16
 8009a46:	4618      	mov	r0, r3
 8009a48:	f001 f91a 	bl	800ac80 <xTaskRemoveFromEventList>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d012      	beq.n	8009a78 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a52:	4b0d      	ldr	r3, [pc, #52]	@ (8009a88 <xQueueGenericReset+0xd0>)
 8009a54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a58:	601a      	str	r2, [r3, #0]
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	f3bf 8f6f 	isb	sy
 8009a62:	e009      	b.n	8009a78 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	3310      	adds	r3, #16
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7ff fef1 	bl	8009850 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	3324      	adds	r3, #36	@ 0x24
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7ff feec 	bl	8009850 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009a78:	f002 f860 	bl	800bb3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009a7c:	2301      	movs	r3, #1
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3710      	adds	r7, #16
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	e000ed04 	.word	0xe000ed04

08009a8c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b08e      	sub	sp, #56	@ 0x38
 8009a90:	af02      	add	r7, sp, #8
 8009a92:	60f8      	str	r0, [r7, #12]
 8009a94:	60b9      	str	r1, [r7, #8]
 8009a96:	607a      	str	r2, [r7, #4]
 8009a98:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d10b      	bne.n	8009ab8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa4:	f383 8811 	msr	BASEPRI, r3
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	f3bf 8f4f 	dsb	sy
 8009ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009ab2:	bf00      	nop
 8009ab4:	bf00      	nop
 8009ab6:	e7fd      	b.n	8009ab4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d10b      	bne.n	8009ad6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac2:	f383 8811 	msr	BASEPRI, r3
 8009ac6:	f3bf 8f6f 	isb	sy
 8009aca:	f3bf 8f4f 	dsb	sy
 8009ace:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ad0:	bf00      	nop
 8009ad2:	bf00      	nop
 8009ad4:	e7fd      	b.n	8009ad2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d002      	beq.n	8009ae2 <xQueueGenericCreateStatic+0x56>
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d001      	beq.n	8009ae6 <xQueueGenericCreateStatic+0x5a>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	e000      	b.n	8009ae8 <xQueueGenericCreateStatic+0x5c>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d10b      	bne.n	8009b04 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af0:	f383 8811 	msr	BASEPRI, r3
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	f3bf 8f4f 	dsb	sy
 8009afc:	623b      	str	r3, [r7, #32]
}
 8009afe:	bf00      	nop
 8009b00:	bf00      	nop
 8009b02:	e7fd      	b.n	8009b00 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d102      	bne.n	8009b10 <xQueueGenericCreateStatic+0x84>
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d101      	bne.n	8009b14 <xQueueGenericCreateStatic+0x88>
 8009b10:	2301      	movs	r3, #1
 8009b12:	e000      	b.n	8009b16 <xQueueGenericCreateStatic+0x8a>
 8009b14:	2300      	movs	r3, #0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10b      	bne.n	8009b32 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1e:	f383 8811 	msr	BASEPRI, r3
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	61fb      	str	r3, [r7, #28]
}
 8009b2c:	bf00      	nop
 8009b2e:	bf00      	nop
 8009b30:	e7fd      	b.n	8009b2e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b32:	2350      	movs	r3, #80	@ 0x50
 8009b34:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	2b50      	cmp	r3, #80	@ 0x50
 8009b3a:	d00b      	beq.n	8009b54 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b40:	f383 8811 	msr	BASEPRI, r3
 8009b44:	f3bf 8f6f 	isb	sy
 8009b48:	f3bf 8f4f 	dsb	sy
 8009b4c:	61bb      	str	r3, [r7, #24]
}
 8009b4e:	bf00      	nop
 8009b50:	bf00      	nop
 8009b52:	e7fd      	b.n	8009b50 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b54:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00d      	beq.n	8009b7c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b68:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6e:	9300      	str	r3, [sp, #0]
 8009b70:	4613      	mov	r3, r2
 8009b72:	687a      	ldr	r2, [r7, #4]
 8009b74:	68b9      	ldr	r1, [r7, #8]
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 f805 	bl	8009b86 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3730      	adds	r7, #48	@ 0x30
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}

08009b86 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009b86:	b580      	push	{r7, lr}
 8009b88:	b084      	sub	sp, #16
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	60f8      	str	r0, [r7, #12]
 8009b8e:	60b9      	str	r1, [r7, #8]
 8009b90:	607a      	str	r2, [r7, #4]
 8009b92:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d103      	bne.n	8009ba2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	69ba      	ldr	r2, [r7, #24]
 8009b9e:	601a      	str	r2, [r3, #0]
 8009ba0:	e002      	b.n	8009ba8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ba2:	69bb      	ldr	r3, [r7, #24]
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	68fa      	ldr	r2, [r7, #12]
 8009bac:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009bb4:	2101      	movs	r1, #1
 8009bb6:	69b8      	ldr	r0, [r7, #24]
 8009bb8:	f7ff fefe 	bl	80099b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	78fa      	ldrb	r2, [r7, #3]
 8009bc0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009bc4:	bf00      	nop
 8009bc6:	3710      	adds	r7, #16
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b08e      	sub	sp, #56	@ 0x38
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
 8009bd8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d10b      	bne.n	8009c00 <xQueueGenericSend+0x34>
	__asm volatile
 8009be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bec:	f383 8811 	msr	BASEPRI, r3
 8009bf0:	f3bf 8f6f 	isb	sy
 8009bf4:	f3bf 8f4f 	dsb	sy
 8009bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009bfa:	bf00      	nop
 8009bfc:	bf00      	nop
 8009bfe:	e7fd      	b.n	8009bfc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d103      	bne.n	8009c0e <xQueueGenericSend+0x42>
 8009c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d101      	bne.n	8009c12 <xQueueGenericSend+0x46>
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e000      	b.n	8009c14 <xQueueGenericSend+0x48>
 8009c12:	2300      	movs	r3, #0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d10b      	bne.n	8009c30 <xQueueGenericSend+0x64>
	__asm volatile
 8009c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1c:	f383 8811 	msr	BASEPRI, r3
 8009c20:	f3bf 8f6f 	isb	sy
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009c2a:	bf00      	nop
 8009c2c:	bf00      	nop
 8009c2e:	e7fd      	b.n	8009c2c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d103      	bne.n	8009c3e <xQueueGenericSend+0x72>
 8009c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d101      	bne.n	8009c42 <xQueueGenericSend+0x76>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e000      	b.n	8009c44 <xQueueGenericSend+0x78>
 8009c42:	2300      	movs	r3, #0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d10b      	bne.n	8009c60 <xQueueGenericSend+0x94>
	__asm volatile
 8009c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c4c:	f383 8811 	msr	BASEPRI, r3
 8009c50:	f3bf 8f6f 	isb	sy
 8009c54:	f3bf 8f4f 	dsb	sy
 8009c58:	623b      	str	r3, [r7, #32]
}
 8009c5a:	bf00      	nop
 8009c5c:	bf00      	nop
 8009c5e:	e7fd      	b.n	8009c5c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c60:	f001 f9ce 	bl	800b000 <xTaskGetSchedulerState>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d102      	bne.n	8009c70 <xQueueGenericSend+0xa4>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <xQueueGenericSend+0xa8>
 8009c70:	2301      	movs	r3, #1
 8009c72:	e000      	b.n	8009c76 <xQueueGenericSend+0xaa>
 8009c74:	2300      	movs	r3, #0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10b      	bne.n	8009c92 <xQueueGenericSend+0xc6>
	__asm volatile
 8009c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7e:	f383 8811 	msr	BASEPRI, r3
 8009c82:	f3bf 8f6f 	isb	sy
 8009c86:	f3bf 8f4f 	dsb	sy
 8009c8a:	61fb      	str	r3, [r7, #28]
}
 8009c8c:	bf00      	nop
 8009c8e:	bf00      	nop
 8009c90:	e7fd      	b.n	8009c8e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c92:	f001 ff21 	bl	800bad8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d302      	bcc.n	8009ca8 <xQueueGenericSend+0xdc>
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	2b02      	cmp	r3, #2
 8009ca6:	d129      	bne.n	8009cfc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ca8:	683a      	ldr	r2, [r7, #0]
 8009caa:	68b9      	ldr	r1, [r7, #8]
 8009cac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009cae:	f000 fa0f 	bl	800a0d0 <prvCopyDataToQueue>
 8009cb2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d010      	beq.n	8009cde <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbe:	3324      	adds	r3, #36	@ 0x24
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 ffdd 	bl	800ac80 <xTaskRemoveFromEventList>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d013      	beq.n	8009cf4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8009dcc <xQueueGenericSend+0x200>)
 8009cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cd2:	601a      	str	r2, [r3, #0]
 8009cd4:	f3bf 8f4f 	dsb	sy
 8009cd8:	f3bf 8f6f 	isb	sy
 8009cdc:	e00a      	b.n	8009cf4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d007      	beq.n	8009cf4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ce4:	4b39      	ldr	r3, [pc, #228]	@ (8009dcc <xQueueGenericSend+0x200>)
 8009ce6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cea:	601a      	str	r2, [r3, #0]
 8009cec:	f3bf 8f4f 	dsb	sy
 8009cf0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009cf4:	f001 ff22 	bl	800bb3c <vPortExitCritical>
				return pdPASS;
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	e063      	b.n	8009dc4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d103      	bne.n	8009d0a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d02:	f001 ff1b 	bl	800bb3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	e05c      	b.n	8009dc4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d106      	bne.n	8009d1e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d10:	f107 0314 	add.w	r3, r7, #20
 8009d14:	4618      	mov	r0, r3
 8009d16:	f001 f817 	bl	800ad48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d1e:	f001 ff0d 	bl	800bb3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d22:	f000 fd87 	bl	800a834 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d26:	f001 fed7 	bl	800bad8 <vPortEnterCritical>
 8009d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d30:	b25b      	sxtb	r3, r3
 8009d32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d36:	d103      	bne.n	8009d40 <xQueueGenericSend+0x174>
 8009d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d46:	b25b      	sxtb	r3, r3
 8009d48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d4c:	d103      	bne.n	8009d56 <xQueueGenericSend+0x18a>
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d56:	f001 fef1 	bl	800bb3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d5a:	1d3a      	adds	r2, r7, #4
 8009d5c:	f107 0314 	add.w	r3, r7, #20
 8009d60:	4611      	mov	r1, r2
 8009d62:	4618      	mov	r0, r3
 8009d64:	f001 f806 	bl	800ad74 <xTaskCheckForTimeOut>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d124      	bne.n	8009db8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d70:	f000 faa6 	bl	800a2c0 <prvIsQueueFull>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d018      	beq.n	8009dac <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d7c:	3310      	adds	r3, #16
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	4611      	mov	r1, r2
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 ff2a 	bl	800abdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009d88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d8a:	f000 fa31 	bl	800a1f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009d8e:	f000 fd5f 	bl	800a850 <xTaskResumeAll>
 8009d92:	4603      	mov	r3, r0
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	f47f af7c 	bne.w	8009c92 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8009dcc <xQueueGenericSend+0x200>)
 8009d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	f3bf 8f4f 	dsb	sy
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	e772      	b.n	8009c92 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009dac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dae:	f000 fa1f 	bl	800a1f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009db2:	f000 fd4d 	bl	800a850 <xTaskResumeAll>
 8009db6:	e76c      	b.n	8009c92 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009db8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dba:	f000 fa19 	bl	800a1f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009dbe:	f000 fd47 	bl	800a850 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009dc2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3738      	adds	r7, #56	@ 0x38
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	e000ed04 	.word	0xe000ed04

08009dd0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b090      	sub	sp, #64	@ 0x40
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	60f8      	str	r0, [r7, #12]
 8009dd8:	60b9      	str	r1, [r7, #8]
 8009dda:	607a      	str	r2, [r7, #4]
 8009ddc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d10b      	bne.n	8009e00 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dec:	f383 8811 	msr	BASEPRI, r3
 8009df0:	f3bf 8f6f 	isb	sy
 8009df4:	f3bf 8f4f 	dsb	sy
 8009df8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009dfa:	bf00      	nop
 8009dfc:	bf00      	nop
 8009dfe:	e7fd      	b.n	8009dfc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d103      	bne.n	8009e0e <xQueueGenericSendFromISR+0x3e>
 8009e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d101      	bne.n	8009e12 <xQueueGenericSendFromISR+0x42>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e000      	b.n	8009e14 <xQueueGenericSendFromISR+0x44>
 8009e12:	2300      	movs	r3, #0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10b      	bne.n	8009e30 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e1c:	f383 8811 	msr	BASEPRI, r3
 8009e20:	f3bf 8f6f 	isb	sy
 8009e24:	f3bf 8f4f 	dsb	sy
 8009e28:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e2a:	bf00      	nop
 8009e2c:	bf00      	nop
 8009e2e:	e7fd      	b.n	8009e2c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	d103      	bne.n	8009e3e <xQueueGenericSendFromISR+0x6e>
 8009e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d101      	bne.n	8009e42 <xQueueGenericSendFromISR+0x72>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e000      	b.n	8009e44 <xQueueGenericSendFromISR+0x74>
 8009e42:	2300      	movs	r3, #0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d10b      	bne.n	8009e60 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e4c:	f383 8811 	msr	BASEPRI, r3
 8009e50:	f3bf 8f6f 	isb	sy
 8009e54:	f3bf 8f4f 	dsb	sy
 8009e58:	623b      	str	r3, [r7, #32]
}
 8009e5a:	bf00      	nop
 8009e5c:	bf00      	nop
 8009e5e:	e7fd      	b.n	8009e5c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e60:	f001 ff1a 	bl	800bc98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e64:	f3ef 8211 	mrs	r2, BASEPRI
 8009e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6c:	f383 8811 	msr	BASEPRI, r3
 8009e70:	f3bf 8f6f 	isb	sy
 8009e74:	f3bf 8f4f 	dsb	sy
 8009e78:	61fa      	str	r2, [r7, #28]
 8009e7a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e7c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e7e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	d302      	bcc.n	8009e92 <xQueueGenericSendFromISR+0xc2>
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d12f      	bne.n	8009ef2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	68b9      	ldr	r1, [r7, #8]
 8009ea6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009ea8:	f000 f912 	bl	800a0d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009eac:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009eb4:	d112      	bne.n	8009edc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d016      	beq.n	8009eec <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ec0:	3324      	adds	r3, #36	@ 0x24
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f000 fedc 	bl	800ac80 <xTaskRemoveFromEventList>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d00e      	beq.n	8009eec <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d00b      	beq.n	8009eec <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	601a      	str	r2, [r3, #0]
 8009eda:	e007      	b.n	8009eec <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009edc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	b25a      	sxtb	r2, r3
 8009ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009eec:	2301      	movs	r3, #1
 8009eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009ef0:	e001      	b.n	8009ef6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ef8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f00:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3740      	adds	r7, #64	@ 0x40
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b08c      	sub	sp, #48	@ 0x30
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d10b      	bne.n	8009f3e <xQueueReceive+0x32>
	__asm volatile
 8009f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2a:	f383 8811 	msr	BASEPRI, r3
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	f3bf 8f4f 	dsb	sy
 8009f36:	623b      	str	r3, [r7, #32]
}
 8009f38:	bf00      	nop
 8009f3a:	bf00      	nop
 8009f3c:	e7fd      	b.n	8009f3a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d103      	bne.n	8009f4c <xQueueReceive+0x40>
 8009f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d101      	bne.n	8009f50 <xQueueReceive+0x44>
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	e000      	b.n	8009f52 <xQueueReceive+0x46>
 8009f50:	2300      	movs	r3, #0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d10b      	bne.n	8009f6e <xQueueReceive+0x62>
	__asm volatile
 8009f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5a:	f383 8811 	msr	BASEPRI, r3
 8009f5e:	f3bf 8f6f 	isb	sy
 8009f62:	f3bf 8f4f 	dsb	sy
 8009f66:	61fb      	str	r3, [r7, #28]
}
 8009f68:	bf00      	nop
 8009f6a:	bf00      	nop
 8009f6c:	e7fd      	b.n	8009f6a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f6e:	f001 f847 	bl	800b000 <xTaskGetSchedulerState>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d102      	bne.n	8009f7e <xQueueReceive+0x72>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <xQueueReceive+0x76>
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e000      	b.n	8009f84 <xQueueReceive+0x78>
 8009f82:	2300      	movs	r3, #0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d10b      	bne.n	8009fa0 <xQueueReceive+0x94>
	__asm volatile
 8009f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f8c:	f383 8811 	msr	BASEPRI, r3
 8009f90:	f3bf 8f6f 	isb	sy
 8009f94:	f3bf 8f4f 	dsb	sy
 8009f98:	61bb      	str	r3, [r7, #24]
}
 8009f9a:	bf00      	nop
 8009f9c:	bf00      	nop
 8009f9e:	e7fd      	b.n	8009f9c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009fa0:	f001 fd9a 	bl	800bad8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d01f      	beq.n	8009ff0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009fb0:	68b9      	ldr	r1, [r7, #8]
 8009fb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fb4:	f000 f8f6 	bl	800a1a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fba:	1e5a      	subs	r2, r3, #1
 8009fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc2:	691b      	ldr	r3, [r3, #16]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d00f      	beq.n	8009fe8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fca:	3310      	adds	r3, #16
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 fe57 	bl	800ac80 <xTaskRemoveFromEventList>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d007      	beq.n	8009fe8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009fd8:	4b3c      	ldr	r3, [pc, #240]	@ (800a0cc <xQueueReceive+0x1c0>)
 8009fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fde:	601a      	str	r2, [r3, #0]
 8009fe0:	f3bf 8f4f 	dsb	sy
 8009fe4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009fe8:	f001 fda8 	bl	800bb3c <vPortExitCritical>
				return pdPASS;
 8009fec:	2301      	movs	r3, #1
 8009fee:	e069      	b.n	800a0c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d103      	bne.n	8009ffe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ff6:	f001 fda1 	bl	800bb3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	e062      	b.n	800a0c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a000:	2b00      	cmp	r3, #0
 800a002:	d106      	bne.n	800a012 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a004:	f107 0310 	add.w	r3, r7, #16
 800a008:	4618      	mov	r0, r3
 800a00a:	f000 fe9d 	bl	800ad48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a00e:	2301      	movs	r3, #1
 800a010:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a012:	f001 fd93 	bl	800bb3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a016:	f000 fc0d 	bl	800a834 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a01a:	f001 fd5d 	bl	800bad8 <vPortEnterCritical>
 800a01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a020:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a024:	b25b      	sxtb	r3, r3
 800a026:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a02a:	d103      	bne.n	800a034 <xQueueReceive+0x128>
 800a02c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a036:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a03a:	b25b      	sxtb	r3, r3
 800a03c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a040:	d103      	bne.n	800a04a <xQueueReceive+0x13e>
 800a042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a044:	2200      	movs	r2, #0
 800a046:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a04a:	f001 fd77 	bl	800bb3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a04e:	1d3a      	adds	r2, r7, #4
 800a050:	f107 0310 	add.w	r3, r7, #16
 800a054:	4611      	mov	r1, r2
 800a056:	4618      	mov	r0, r3
 800a058:	f000 fe8c 	bl	800ad74 <xTaskCheckForTimeOut>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d123      	bne.n	800a0aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a062:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a064:	f000 f916 	bl	800a294 <prvIsQueueEmpty>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d017      	beq.n	800a09e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a070:	3324      	adds	r3, #36	@ 0x24
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	4611      	mov	r1, r2
 800a076:	4618      	mov	r0, r3
 800a078:	f000 fdb0 	bl	800abdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a07c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a07e:	f000 f8b7 	bl	800a1f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a082:	f000 fbe5 	bl	800a850 <xTaskResumeAll>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d189      	bne.n	8009fa0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a08c:	4b0f      	ldr	r3, [pc, #60]	@ (800a0cc <xQueueReceive+0x1c0>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	f3bf 8f6f 	isb	sy
 800a09c:	e780      	b.n	8009fa0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a09e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0a0:	f000 f8a6 	bl	800a1f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0a4:	f000 fbd4 	bl	800a850 <xTaskResumeAll>
 800a0a8:	e77a      	b.n	8009fa0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0ac:	f000 f8a0 	bl	800a1f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0b0:	f000 fbce 	bl	800a850 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0b6:	f000 f8ed 	bl	800a294 <prvIsQueueEmpty>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f43f af6f 	beq.w	8009fa0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a0c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3730      	adds	r7, #48	@ 0x30
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}
 800a0cc:	e000ed04 	.word	0xe000ed04

0800a0d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b086      	sub	sp, #24
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d10d      	bne.n	800a10a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d14d      	bne.n	800a192 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f000 ff9e 	bl	800b03c <xTaskPriorityDisinherit>
 800a100:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	609a      	str	r2, [r3, #8]
 800a108:	e043      	b.n	800a192 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d119      	bne.n	800a144 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6858      	ldr	r0, [r3, #4]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a118:	461a      	mov	r2, r3
 800a11a:	68b9      	ldr	r1, [r7, #8]
 800a11c:	f002 fd3e 	bl	800cb9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	685a      	ldr	r2, [r3, #4]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a128:	441a      	add	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	685a      	ldr	r2, [r3, #4]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	429a      	cmp	r2, r3
 800a138:	d32b      	bcc.n	800a192 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681a      	ldr	r2, [r3, #0]
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	605a      	str	r2, [r3, #4]
 800a142:	e026      	b.n	800a192 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	68d8      	ldr	r0, [r3, #12]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a14c:	461a      	mov	r2, r3
 800a14e:	68b9      	ldr	r1, [r7, #8]
 800a150:	f002 fd24 	bl	800cb9c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	68da      	ldr	r2, [r3, #12]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a15c:	425b      	negs	r3, r3
 800a15e:	441a      	add	r2, r3
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	68da      	ldr	r2, [r3, #12]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d207      	bcs.n	800a180 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	689a      	ldr	r2, [r3, #8]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a178:	425b      	negs	r3, r3
 800a17a:	441a      	add	r2, r3
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2b02      	cmp	r3, #2
 800a184:	d105      	bne.n	800a192 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	3b01      	subs	r3, #1
 800a190:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	1c5a      	adds	r2, r3, #1
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a19a:	697b      	ldr	r3, [r7, #20]
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3718      	adds	r7, #24
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d018      	beq.n	800a1e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	68da      	ldr	r2, [r3, #12]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1be:	441a      	add	r2, r3
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	68da      	ldr	r2, [r3, #12]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d303      	bcc.n	800a1d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	68d9      	ldr	r1, [r3, #12]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	6838      	ldr	r0, [r7, #0]
 800a1e4:	f002 fcda 	bl	800cb9c <memcpy>
	}
}
 800a1e8:	bf00      	nop
 800a1ea:	3708      	adds	r7, #8
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a1f8:	f001 fc6e 	bl	800bad8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a202:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a204:	e011      	b.n	800a22a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d012      	beq.n	800a234 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	3324      	adds	r3, #36	@ 0x24
 800a212:	4618      	mov	r0, r3
 800a214:	f000 fd34 	bl	800ac80 <xTaskRemoveFromEventList>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d001      	beq.n	800a222 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a21e:	f000 fe0d 	bl	800ae3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a222:	7bfb      	ldrb	r3, [r7, #15]
 800a224:	3b01      	subs	r3, #1
 800a226:	b2db      	uxtb	r3, r3
 800a228:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a22a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	dce9      	bgt.n	800a206 <prvUnlockQueue+0x16>
 800a232:	e000      	b.n	800a236 <prvUnlockQueue+0x46>
					break;
 800a234:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	22ff      	movs	r2, #255	@ 0xff
 800a23a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a23e:	f001 fc7d 	bl	800bb3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a242:	f001 fc49 	bl	800bad8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a24c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a24e:	e011      	b.n	800a274 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	691b      	ldr	r3, [r3, #16]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d012      	beq.n	800a27e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	3310      	adds	r3, #16
 800a25c:	4618      	mov	r0, r3
 800a25e:	f000 fd0f 	bl	800ac80 <xTaskRemoveFromEventList>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a268:	f000 fde8 	bl	800ae3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a26c:	7bbb      	ldrb	r3, [r7, #14]
 800a26e:	3b01      	subs	r3, #1
 800a270:	b2db      	uxtb	r3, r3
 800a272:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a274:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	dce9      	bgt.n	800a250 <prvUnlockQueue+0x60>
 800a27c:	e000      	b.n	800a280 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a27e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	22ff      	movs	r2, #255	@ 0xff
 800a284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a288:	f001 fc58 	bl	800bb3c <vPortExitCritical>
}
 800a28c:	bf00      	nop
 800a28e:	3710      	adds	r7, #16
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a29c:	f001 fc1c 	bl	800bad8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d102      	bne.n	800a2ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	60fb      	str	r3, [r7, #12]
 800a2ac:	e001      	b.n	800a2b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2b2:	f001 fc43 	bl	800bb3c <vPortExitCritical>

	return xReturn;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2c8:	f001 fc06 	bl	800bad8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	d102      	bne.n	800a2de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	60fb      	str	r3, [r7, #12]
 800a2dc:	e001      	b.n	800a2e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2e2:	f001 fc2b 	bl	800bb3c <vPortExitCritical>

	return xReturn;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3710      	adds	r7, #16
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b085      	sub	sp, #20
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	60fb      	str	r3, [r7, #12]
 800a2fe:	e014      	b.n	800a32a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a300:	4a0f      	ldr	r2, [pc, #60]	@ (800a340 <vQueueAddToRegistry+0x50>)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d10b      	bne.n	800a324 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a30c:	490c      	ldr	r1, [pc, #48]	@ (800a340 <vQueueAddToRegistry+0x50>)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	683a      	ldr	r2, [r7, #0]
 800a312:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a316:	4a0a      	ldr	r2, [pc, #40]	@ (800a340 <vQueueAddToRegistry+0x50>)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	4413      	add	r3, r2
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a322:	e006      	b.n	800a332 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	3301      	adds	r3, #1
 800a328:	60fb      	str	r3, [r7, #12]
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	2b07      	cmp	r3, #7
 800a32e:	d9e7      	bls.n	800a300 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a330:	bf00      	nop
 800a332:	bf00      	nop
 800a334:	3714      	adds	r7, #20
 800a336:	46bd      	mov	sp, r7
 800a338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop
 800a340:	20001098 	.word	0x20001098

0800a344 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a344:	b580      	push	{r7, lr}
 800a346:	b086      	sub	sp, #24
 800a348:	af00      	add	r7, sp, #0
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a354:	f001 fbc0 	bl	800bad8 <vPortEnterCritical>
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a35e:	b25b      	sxtb	r3, r3
 800a360:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a364:	d103      	bne.n	800a36e <vQueueWaitForMessageRestricted+0x2a>
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	2200      	movs	r2, #0
 800a36a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a374:	b25b      	sxtb	r3, r3
 800a376:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a37a:	d103      	bne.n	800a384 <vQueueWaitForMessageRestricted+0x40>
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	2200      	movs	r2, #0
 800a380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a384:	f001 fbda 	bl	800bb3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d106      	bne.n	800a39e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	3324      	adds	r3, #36	@ 0x24
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	4618      	mov	r0, r3
 800a39a:	f000 fc45 	bl	800ac28 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a39e:	6978      	ldr	r0, [r7, #20]
 800a3a0:	f7ff ff26 	bl	800a1f0 <prvUnlockQueue>
	}
 800a3a4:	bf00      	nop
 800a3a6:	3718      	adds	r7, #24
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b08e      	sub	sp, #56	@ 0x38
 800a3b0:	af04      	add	r7, sp, #16
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	607a      	str	r2, [r7, #4]
 800a3b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a3ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d10b      	bne.n	800a3d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a3c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c4:	f383 8811 	msr	BASEPRI, r3
 800a3c8:	f3bf 8f6f 	isb	sy
 800a3cc:	f3bf 8f4f 	dsb	sy
 800a3d0:	623b      	str	r3, [r7, #32]
}
 800a3d2:	bf00      	nop
 800a3d4:	bf00      	nop
 800a3d6:	e7fd      	b.n	800a3d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a3d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d10b      	bne.n	800a3f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e2:	f383 8811 	msr	BASEPRI, r3
 800a3e6:	f3bf 8f6f 	isb	sy
 800a3ea:	f3bf 8f4f 	dsb	sy
 800a3ee:	61fb      	str	r3, [r7, #28]
}
 800a3f0:	bf00      	nop
 800a3f2:	bf00      	nop
 800a3f4:	e7fd      	b.n	800a3f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a3f6:	235c      	movs	r3, #92	@ 0x5c
 800a3f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	2b5c      	cmp	r3, #92	@ 0x5c
 800a3fe:	d00b      	beq.n	800a418 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a404:	f383 8811 	msr	BASEPRI, r3
 800a408:	f3bf 8f6f 	isb	sy
 800a40c:	f3bf 8f4f 	dsb	sy
 800a410:	61bb      	str	r3, [r7, #24]
}
 800a412:	bf00      	nop
 800a414:	bf00      	nop
 800a416:	e7fd      	b.n	800a414 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a418:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d01e      	beq.n	800a45e <xTaskCreateStatic+0xb2>
 800a420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a422:	2b00      	cmp	r3, #0
 800a424:	d01b      	beq.n	800a45e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a428:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a42e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a432:	2202      	movs	r2, #2
 800a434:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a438:	2300      	movs	r3, #0
 800a43a:	9303      	str	r3, [sp, #12]
 800a43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a43e:	9302      	str	r3, [sp, #8]
 800a440:	f107 0314 	add.w	r3, r7, #20
 800a444:	9301      	str	r3, [sp, #4]
 800a446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	68b9      	ldr	r1, [r7, #8]
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f000 f850 	bl	800a4f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a456:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a458:	f000 f8de 	bl	800a618 <prvAddNewTaskToReadyList>
 800a45c:	e001      	b.n	800a462 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a45e:	2300      	movs	r3, #0
 800a460:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a462:	697b      	ldr	r3, [r7, #20]
	}
 800a464:	4618      	mov	r0, r3
 800a466:	3728      	adds	r7, #40	@ 0x28
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b08c      	sub	sp, #48	@ 0x30
 800a470:	af04      	add	r7, sp, #16
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	603b      	str	r3, [r7, #0]
 800a478:	4613      	mov	r3, r2
 800a47a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a47c:	88fb      	ldrh	r3, [r7, #6]
 800a47e:	009b      	lsls	r3, r3, #2
 800a480:	4618      	mov	r0, r3
 800a482:	f001 fc4b 	bl	800bd1c <pvPortMalloc>
 800a486:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d00e      	beq.n	800a4ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a48e:	205c      	movs	r0, #92	@ 0x5c
 800a490:	f001 fc44 	bl	800bd1c <pvPortMalloc>
 800a494:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d003      	beq.n	800a4a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a49c:	69fb      	ldr	r3, [r7, #28]
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	631a      	str	r2, [r3, #48]	@ 0x30
 800a4a2:	e005      	b.n	800a4b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a4a4:	6978      	ldr	r0, [r7, #20]
 800a4a6:	f001 fd07 	bl	800beb8 <vPortFree>
 800a4aa:	e001      	b.n	800a4b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d017      	beq.n	800a4e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a4be:	88fa      	ldrh	r2, [r7, #6]
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	9303      	str	r3, [sp, #12]
 800a4c4:	69fb      	ldr	r3, [r7, #28]
 800a4c6:	9302      	str	r3, [sp, #8]
 800a4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4ca:	9301      	str	r3, [sp, #4]
 800a4cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ce:	9300      	str	r3, [sp, #0]
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	68b9      	ldr	r1, [r7, #8]
 800a4d4:	68f8      	ldr	r0, [r7, #12]
 800a4d6:	f000 f80e 	bl	800a4f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a4da:	69f8      	ldr	r0, [r7, #28]
 800a4dc:	f000 f89c 	bl	800a618 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	61bb      	str	r3, [r7, #24]
 800a4e4:	e002      	b.n	800a4ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a4e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a4ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a4ec:	69bb      	ldr	r3, [r7, #24]
	}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3720      	adds	r7, #32
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b088      	sub	sp, #32
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	60f8      	str	r0, [r7, #12]
 800a4fe:	60b9      	str	r1, [r7, #8]
 800a500:	607a      	str	r2, [r7, #4]
 800a502:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a506:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	461a      	mov	r2, r3
 800a50e:	21a5      	movs	r1, #165	@ 0xa5
 800a510:	f002 fb0a 	bl	800cb28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a516:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a51e:	3b01      	subs	r3, #1
 800a520:	009b      	lsls	r3, r3, #2
 800a522:	4413      	add	r3, r2
 800a524:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a526:	69bb      	ldr	r3, [r7, #24]
 800a528:	f023 0307 	bic.w	r3, r3, #7
 800a52c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	f003 0307 	and.w	r3, r3, #7
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00b      	beq.n	800a550 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53c:	f383 8811 	msr	BASEPRI, r3
 800a540:	f3bf 8f6f 	isb	sy
 800a544:	f3bf 8f4f 	dsb	sy
 800a548:	617b      	str	r3, [r7, #20]
}
 800a54a:	bf00      	nop
 800a54c:	bf00      	nop
 800a54e:	e7fd      	b.n	800a54c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d01f      	beq.n	800a596 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a556:	2300      	movs	r3, #0
 800a558:	61fb      	str	r3, [r7, #28]
 800a55a:	e012      	b.n	800a582 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a55c:	68ba      	ldr	r2, [r7, #8]
 800a55e:	69fb      	ldr	r3, [r7, #28]
 800a560:	4413      	add	r3, r2
 800a562:	7819      	ldrb	r1, [r3, #0]
 800a564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a566:	69fb      	ldr	r3, [r7, #28]
 800a568:	4413      	add	r3, r2
 800a56a:	3334      	adds	r3, #52	@ 0x34
 800a56c:	460a      	mov	r2, r1
 800a56e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	69fb      	ldr	r3, [r7, #28]
 800a574:	4413      	add	r3, r2
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d006      	beq.n	800a58a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	3301      	adds	r3, #1
 800a580:	61fb      	str	r3, [r7, #28]
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	2b0f      	cmp	r3, #15
 800a586:	d9e9      	bls.n	800a55c <prvInitialiseNewTask+0x66>
 800a588:	e000      	b.n	800a58c <prvInitialiseNewTask+0x96>
			{
				break;
 800a58a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58e:	2200      	movs	r2, #0
 800a590:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a594:	e003      	b.n	800a59e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a598:	2200      	movs	r2, #0
 800a59a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a0:	2b37      	cmp	r3, #55	@ 0x37
 800a5a2:	d901      	bls.n	800a5a8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a5a4:	2337      	movs	r3, #55	@ 0x37
 800a5a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5b2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a5b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5bc:	3304      	adds	r3, #4
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7ff f966 	bl	8009890 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c6:	3318      	adds	r3, #24
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f7ff f961 	bl	8009890 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5e2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a5f2:	683a      	ldr	r2, [r7, #0]
 800a5f4:	68f9      	ldr	r1, [r7, #12]
 800a5f6:	69b8      	ldr	r0, [r7, #24]
 800a5f8:	f001 f93e 	bl	800b878 <pxPortInitialiseStack>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a600:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a604:	2b00      	cmp	r3, #0
 800a606:	d002      	beq.n	800a60e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a60a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a60c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a60e:	bf00      	nop
 800a610:	3720      	adds	r7, #32
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
	...

0800a618 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b082      	sub	sp, #8
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a620:	f001 fa5a 	bl	800bad8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a624:	4b2d      	ldr	r3, [pc, #180]	@ (800a6dc <prvAddNewTaskToReadyList+0xc4>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	3301      	adds	r3, #1
 800a62a:	4a2c      	ldr	r2, [pc, #176]	@ (800a6dc <prvAddNewTaskToReadyList+0xc4>)
 800a62c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a62e:	4b2c      	ldr	r3, [pc, #176]	@ (800a6e0 <prvAddNewTaskToReadyList+0xc8>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d109      	bne.n	800a64a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a636:	4a2a      	ldr	r2, [pc, #168]	@ (800a6e0 <prvAddNewTaskToReadyList+0xc8>)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a63c:	4b27      	ldr	r3, [pc, #156]	@ (800a6dc <prvAddNewTaskToReadyList+0xc4>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2b01      	cmp	r3, #1
 800a642:	d110      	bne.n	800a666 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a644:	f000 fc1e 	bl	800ae84 <prvInitialiseTaskLists>
 800a648:	e00d      	b.n	800a666 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a64a:	4b26      	ldr	r3, [pc, #152]	@ (800a6e4 <prvAddNewTaskToReadyList+0xcc>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d109      	bne.n	800a666 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a652:	4b23      	ldr	r3, [pc, #140]	@ (800a6e0 <prvAddNewTaskToReadyList+0xc8>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a65c:	429a      	cmp	r2, r3
 800a65e:	d802      	bhi.n	800a666 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a660:	4a1f      	ldr	r2, [pc, #124]	@ (800a6e0 <prvAddNewTaskToReadyList+0xc8>)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a666:	4b20      	ldr	r3, [pc, #128]	@ (800a6e8 <prvAddNewTaskToReadyList+0xd0>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	3301      	adds	r3, #1
 800a66c:	4a1e      	ldr	r2, [pc, #120]	@ (800a6e8 <prvAddNewTaskToReadyList+0xd0>)
 800a66e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a670:	4b1d      	ldr	r3, [pc, #116]	@ (800a6e8 <prvAddNewTaskToReadyList+0xd0>)
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a67c:	4b1b      	ldr	r3, [pc, #108]	@ (800a6ec <prvAddNewTaskToReadyList+0xd4>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	429a      	cmp	r2, r3
 800a682:	d903      	bls.n	800a68c <prvAddNewTaskToReadyList+0x74>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a688:	4a18      	ldr	r2, [pc, #96]	@ (800a6ec <prvAddNewTaskToReadyList+0xd4>)
 800a68a:	6013      	str	r3, [r2, #0]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a690:	4613      	mov	r3, r2
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	4413      	add	r3, r2
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	4a15      	ldr	r2, [pc, #84]	@ (800a6f0 <prvAddNewTaskToReadyList+0xd8>)
 800a69a:	441a      	add	r2, r3
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	3304      	adds	r3, #4
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	4610      	mov	r0, r2
 800a6a4:	f7ff f901 	bl	80098aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a6a8:	f001 fa48 	bl	800bb3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a6ac:	4b0d      	ldr	r3, [pc, #52]	@ (800a6e4 <prvAddNewTaskToReadyList+0xcc>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00e      	beq.n	800a6d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a6b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a6e0 <prvAddNewTaskToReadyList+0xc8>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d207      	bcs.n	800a6d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a6c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a6f4 <prvAddNewTaskToReadyList+0xdc>)
 800a6c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6c8:	601a      	str	r2, [r3, #0]
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6d2:	bf00      	nop
 800a6d4:	3708      	adds	r7, #8
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	200015ac 	.word	0x200015ac
 800a6e0:	200010d8 	.word	0x200010d8
 800a6e4:	200015b8 	.word	0x200015b8
 800a6e8:	200015c8 	.word	0x200015c8
 800a6ec:	200015b4 	.word	0x200015b4
 800a6f0:	200010dc 	.word	0x200010dc
 800a6f4:	e000ed04 	.word	0xe000ed04

0800a6f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b084      	sub	sp, #16
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a700:	2300      	movs	r3, #0
 800a702:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d018      	beq.n	800a73c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a70a:	4b14      	ldr	r3, [pc, #80]	@ (800a75c <vTaskDelay+0x64>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d00b      	beq.n	800a72a <vTaskDelay+0x32>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	60bb      	str	r3, [r7, #8]
}
 800a724:	bf00      	nop
 800a726:	bf00      	nop
 800a728:	e7fd      	b.n	800a726 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a72a:	f000 f883 	bl	800a834 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a72e:	2100      	movs	r1, #0
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 fcf3 	bl	800b11c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a736:	f000 f88b 	bl	800a850 <xTaskResumeAll>
 800a73a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d107      	bne.n	800a752 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a742:	4b07      	ldr	r3, [pc, #28]	@ (800a760 <vTaskDelay+0x68>)
 800a744:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a748:	601a      	str	r2, [r3, #0]
 800a74a:	f3bf 8f4f 	dsb	sy
 800a74e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a752:	bf00      	nop
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
 800a75a:	bf00      	nop
 800a75c:	200015d4 	.word	0x200015d4
 800a760:	e000ed04 	.word	0xe000ed04

0800a764 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b08a      	sub	sp, #40	@ 0x28
 800a768:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a76a:	2300      	movs	r3, #0
 800a76c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a76e:	2300      	movs	r3, #0
 800a770:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a772:	463a      	mov	r2, r7
 800a774:	1d39      	adds	r1, r7, #4
 800a776:	f107 0308 	add.w	r3, r7, #8
 800a77a:	4618      	mov	r0, r3
 800a77c:	f7ff f834 	bl	80097e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a780:	6839      	ldr	r1, [r7, #0]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	68ba      	ldr	r2, [r7, #8]
 800a786:	9202      	str	r2, [sp, #8]
 800a788:	9301      	str	r3, [sp, #4]
 800a78a:	2300      	movs	r3, #0
 800a78c:	9300      	str	r3, [sp, #0]
 800a78e:	2300      	movs	r3, #0
 800a790:	460a      	mov	r2, r1
 800a792:	4922      	ldr	r1, [pc, #136]	@ (800a81c <vTaskStartScheduler+0xb8>)
 800a794:	4822      	ldr	r0, [pc, #136]	@ (800a820 <vTaskStartScheduler+0xbc>)
 800a796:	f7ff fe09 	bl	800a3ac <xTaskCreateStatic>
 800a79a:	4603      	mov	r3, r0
 800a79c:	4a21      	ldr	r2, [pc, #132]	@ (800a824 <vTaskStartScheduler+0xc0>)
 800a79e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a7a0:	4b20      	ldr	r3, [pc, #128]	@ (800a824 <vTaskStartScheduler+0xc0>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d002      	beq.n	800a7ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	617b      	str	r3, [r7, #20]
 800a7ac:	e001      	b.n	800a7b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d102      	bne.n	800a7be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a7b8:	f000 fd04 	bl	800b1c4 <xTimerCreateTimerTask>
 800a7bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d116      	bne.n	800a7f2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	613b      	str	r3, [r7, #16]
}
 800a7d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a7d8:	4b13      	ldr	r3, [pc, #76]	@ (800a828 <vTaskStartScheduler+0xc4>)
 800a7da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a7de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a7e0:	4b12      	ldr	r3, [pc, #72]	@ (800a82c <vTaskStartScheduler+0xc8>)
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a7e6:	4b12      	ldr	r3, [pc, #72]	@ (800a830 <vTaskStartScheduler+0xcc>)
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a7ec:	f001 f8d0 	bl	800b990 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a7f0:	e00f      	b.n	800a812 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7f8:	d10b      	bne.n	800a812 <vTaskStartScheduler+0xae>
	__asm volatile
 800a7fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7fe:	f383 8811 	msr	BASEPRI, r3
 800a802:	f3bf 8f6f 	isb	sy
 800a806:	f3bf 8f4f 	dsb	sy
 800a80a:	60fb      	str	r3, [r7, #12]
}
 800a80c:	bf00      	nop
 800a80e:	bf00      	nop
 800a810:	e7fd      	b.n	800a80e <vTaskStartScheduler+0xaa>
}
 800a812:	bf00      	nop
 800a814:	3718      	adds	r7, #24
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	0800f5f0 	.word	0x0800f5f0
 800a820:	0800ae55 	.word	0x0800ae55
 800a824:	200015d0 	.word	0x200015d0
 800a828:	200015cc 	.word	0x200015cc
 800a82c:	200015b8 	.word	0x200015b8
 800a830:	200015b0 	.word	0x200015b0

0800a834 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a834:	b480      	push	{r7}
 800a836:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a838:	4b04      	ldr	r3, [pc, #16]	@ (800a84c <vTaskSuspendAll+0x18>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	3301      	adds	r3, #1
 800a83e:	4a03      	ldr	r2, [pc, #12]	@ (800a84c <vTaskSuspendAll+0x18>)
 800a840:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a842:	bf00      	nop
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr
 800a84c:	200015d4 	.word	0x200015d4

0800a850 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a85a:	2300      	movs	r3, #0
 800a85c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a85e:	4b42      	ldr	r3, [pc, #264]	@ (800a968 <xTaskResumeAll+0x118>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d10b      	bne.n	800a87e <xTaskResumeAll+0x2e>
	__asm volatile
 800a866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	603b      	str	r3, [r7, #0]
}
 800a878:	bf00      	nop
 800a87a:	bf00      	nop
 800a87c:	e7fd      	b.n	800a87a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a87e:	f001 f92b 	bl	800bad8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a882:	4b39      	ldr	r3, [pc, #228]	@ (800a968 <xTaskResumeAll+0x118>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	3b01      	subs	r3, #1
 800a888:	4a37      	ldr	r2, [pc, #220]	@ (800a968 <xTaskResumeAll+0x118>)
 800a88a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a88c:	4b36      	ldr	r3, [pc, #216]	@ (800a968 <xTaskResumeAll+0x118>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d162      	bne.n	800a95a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a894:	4b35      	ldr	r3, [pc, #212]	@ (800a96c <xTaskResumeAll+0x11c>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d05e      	beq.n	800a95a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a89c:	e02f      	b.n	800a8fe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a89e:	4b34      	ldr	r3, [pc, #208]	@ (800a970 <xTaskResumeAll+0x120>)
 800a8a0:	68db      	ldr	r3, [r3, #12]
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	3318      	adds	r3, #24
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f7ff f85a 	bl	8009964 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	3304      	adds	r3, #4
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7ff f855 	bl	8009964 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8be:	4b2d      	ldr	r3, [pc, #180]	@ (800a974 <xTaskResumeAll+0x124>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	429a      	cmp	r2, r3
 800a8c4:	d903      	bls.n	800a8ce <xTaskResumeAll+0x7e>
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ca:	4a2a      	ldr	r2, [pc, #168]	@ (800a974 <xTaskResumeAll+0x124>)
 800a8cc:	6013      	str	r3, [r2, #0]
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4413      	add	r3, r2
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	4a27      	ldr	r2, [pc, #156]	@ (800a978 <xTaskResumeAll+0x128>)
 800a8dc:	441a      	add	r2, r3
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	4610      	mov	r0, r2
 800a8e6:	f7fe ffe0 	bl	80098aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ee:	4b23      	ldr	r3, [pc, #140]	@ (800a97c <xTaskResumeAll+0x12c>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d302      	bcc.n	800a8fe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a8f8:	4b21      	ldr	r3, [pc, #132]	@ (800a980 <xTaskResumeAll+0x130>)
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a8fe:	4b1c      	ldr	r3, [pc, #112]	@ (800a970 <xTaskResumeAll+0x120>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d1cb      	bne.n	800a89e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d001      	beq.n	800a910 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a90c:	f000 fb58 	bl	800afc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a910:	4b1c      	ldr	r3, [pc, #112]	@ (800a984 <xTaskResumeAll+0x134>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d010      	beq.n	800a93e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a91c:	f000 f846 	bl	800a9ac <xTaskIncrementTick>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d002      	beq.n	800a92c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a926:	4b16      	ldr	r3, [pc, #88]	@ (800a980 <xTaskResumeAll+0x130>)
 800a928:	2201      	movs	r2, #1
 800a92a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	3b01      	subs	r3, #1
 800a930:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d1f1      	bne.n	800a91c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a938:	4b12      	ldr	r3, [pc, #72]	@ (800a984 <xTaskResumeAll+0x134>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a93e:	4b10      	ldr	r3, [pc, #64]	@ (800a980 <xTaskResumeAll+0x130>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d009      	beq.n	800a95a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a946:	2301      	movs	r3, #1
 800a948:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a94a:	4b0f      	ldr	r3, [pc, #60]	@ (800a988 <xTaskResumeAll+0x138>)
 800a94c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a950:	601a      	str	r2, [r3, #0]
 800a952:	f3bf 8f4f 	dsb	sy
 800a956:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a95a:	f001 f8ef 	bl	800bb3c <vPortExitCritical>

	return xAlreadyYielded;
 800a95e:	68bb      	ldr	r3, [r7, #8]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3710      	adds	r7, #16
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	200015d4 	.word	0x200015d4
 800a96c:	200015ac 	.word	0x200015ac
 800a970:	2000156c 	.word	0x2000156c
 800a974:	200015b4 	.word	0x200015b4
 800a978:	200010dc 	.word	0x200010dc
 800a97c:	200010d8 	.word	0x200010d8
 800a980:	200015c0 	.word	0x200015c0
 800a984:	200015bc 	.word	0x200015bc
 800a988:	e000ed04 	.word	0xe000ed04

0800a98c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a992:	4b05      	ldr	r3, [pc, #20]	@ (800a9a8 <xTaskGetTickCount+0x1c>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a998:	687b      	ldr	r3, [r7, #4]
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	370c      	adds	r7, #12
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr
 800a9a6:	bf00      	nop
 800a9a8:	200015b0 	.word	0x200015b0

0800a9ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9b6:	4b4f      	ldr	r3, [pc, #316]	@ (800aaf4 <xTaskIncrementTick+0x148>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f040 8090 	bne.w	800aae0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a9c0:	4b4d      	ldr	r3, [pc, #308]	@ (800aaf8 <xTaskIncrementTick+0x14c>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a9c8:	4a4b      	ldr	r2, [pc, #300]	@ (800aaf8 <xTaskIncrementTick+0x14c>)
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d121      	bne.n	800aa18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a9d4:	4b49      	ldr	r3, [pc, #292]	@ (800aafc <xTaskIncrementTick+0x150>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00b      	beq.n	800a9f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	603b      	str	r3, [r7, #0]
}
 800a9f0:	bf00      	nop
 800a9f2:	bf00      	nop
 800a9f4:	e7fd      	b.n	800a9f2 <xTaskIncrementTick+0x46>
 800a9f6:	4b41      	ldr	r3, [pc, #260]	@ (800aafc <xTaskIncrementTick+0x150>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	60fb      	str	r3, [r7, #12]
 800a9fc:	4b40      	ldr	r3, [pc, #256]	@ (800ab00 <xTaskIncrementTick+0x154>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a3e      	ldr	r2, [pc, #248]	@ (800aafc <xTaskIncrementTick+0x150>)
 800aa02:	6013      	str	r3, [r2, #0]
 800aa04:	4a3e      	ldr	r2, [pc, #248]	@ (800ab00 <xTaskIncrementTick+0x154>)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	6013      	str	r3, [r2, #0]
 800aa0a:	4b3e      	ldr	r3, [pc, #248]	@ (800ab04 <xTaskIncrementTick+0x158>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	4a3c      	ldr	r2, [pc, #240]	@ (800ab04 <xTaskIncrementTick+0x158>)
 800aa12:	6013      	str	r3, [r2, #0]
 800aa14:	f000 fad4 	bl	800afc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aa18:	4b3b      	ldr	r3, [pc, #236]	@ (800ab08 <xTaskIncrementTick+0x15c>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d349      	bcc.n	800aab6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa22:	4b36      	ldr	r3, [pc, #216]	@ (800aafc <xTaskIncrementTick+0x150>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d104      	bne.n	800aa36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa2c:	4b36      	ldr	r3, [pc, #216]	@ (800ab08 <xTaskIncrementTick+0x15c>)
 800aa2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa32:	601a      	str	r2, [r3, #0]
					break;
 800aa34:	e03f      	b.n	800aab6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa36:	4b31      	ldr	r3, [pc, #196]	@ (800aafc <xTaskIncrementTick+0x150>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	68db      	ldr	r3, [r3, #12]
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aa46:	693a      	ldr	r2, [r7, #16]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d203      	bcs.n	800aa56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aa4e:	4a2e      	ldr	r2, [pc, #184]	@ (800ab08 <xTaskIncrementTick+0x15c>)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aa54:	e02f      	b.n	800aab6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	3304      	adds	r3, #4
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f7fe ff82 	bl	8009964 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d004      	beq.n	800aa72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	3318      	adds	r3, #24
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f7fe ff79 	bl	8009964 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa76:	4b25      	ldr	r3, [pc, #148]	@ (800ab0c <xTaskIncrementTick+0x160>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d903      	bls.n	800aa86 <xTaskIncrementTick+0xda>
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa82:	4a22      	ldr	r2, [pc, #136]	@ (800ab0c <xTaskIncrementTick+0x160>)
 800aa84:	6013      	str	r3, [r2, #0]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa8a:	4613      	mov	r3, r2
 800aa8c:	009b      	lsls	r3, r3, #2
 800aa8e:	4413      	add	r3, r2
 800aa90:	009b      	lsls	r3, r3, #2
 800aa92:	4a1f      	ldr	r2, [pc, #124]	@ (800ab10 <xTaskIncrementTick+0x164>)
 800aa94:	441a      	add	r2, r3
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	3304      	adds	r3, #4
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	4610      	mov	r0, r2
 800aa9e:	f7fe ff04 	bl	80098aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaa6:	4b1b      	ldr	r3, [pc, #108]	@ (800ab14 <xTaskIncrementTick+0x168>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d3b8      	bcc.n	800aa22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aab0:	2301      	movs	r3, #1
 800aab2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aab4:	e7b5      	b.n	800aa22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aab6:	4b17      	ldr	r3, [pc, #92]	@ (800ab14 <xTaskIncrementTick+0x168>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aabc:	4914      	ldr	r1, [pc, #80]	@ (800ab10 <xTaskIncrementTick+0x164>)
 800aabe:	4613      	mov	r3, r2
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	4413      	add	r3, r2
 800aac4:	009b      	lsls	r3, r3, #2
 800aac6:	440b      	add	r3, r1
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	2b01      	cmp	r3, #1
 800aacc:	d901      	bls.n	800aad2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800aace:	2301      	movs	r3, #1
 800aad0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aad2:	4b11      	ldr	r3, [pc, #68]	@ (800ab18 <xTaskIncrementTick+0x16c>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d007      	beq.n	800aaea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800aada:	2301      	movs	r3, #1
 800aadc:	617b      	str	r3, [r7, #20]
 800aade:	e004      	b.n	800aaea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aae0:	4b0e      	ldr	r3, [pc, #56]	@ (800ab1c <xTaskIncrementTick+0x170>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	3301      	adds	r3, #1
 800aae6:	4a0d      	ldr	r2, [pc, #52]	@ (800ab1c <xTaskIncrementTick+0x170>)
 800aae8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aaea:	697b      	ldr	r3, [r7, #20]
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3718      	adds	r7, #24
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	200015d4 	.word	0x200015d4
 800aaf8:	200015b0 	.word	0x200015b0
 800aafc:	20001564 	.word	0x20001564
 800ab00:	20001568 	.word	0x20001568
 800ab04:	200015c4 	.word	0x200015c4
 800ab08:	200015cc 	.word	0x200015cc
 800ab0c:	200015b4 	.word	0x200015b4
 800ab10:	200010dc 	.word	0x200010dc
 800ab14:	200010d8 	.word	0x200010d8
 800ab18:	200015c0 	.word	0x200015c0
 800ab1c:	200015bc 	.word	0x200015bc

0800ab20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ab20:	b480      	push	{r7}
 800ab22:	b085      	sub	sp, #20
 800ab24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ab26:	4b28      	ldr	r3, [pc, #160]	@ (800abc8 <vTaskSwitchContext+0xa8>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d003      	beq.n	800ab36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ab2e:	4b27      	ldr	r3, [pc, #156]	@ (800abcc <vTaskSwitchContext+0xac>)
 800ab30:	2201      	movs	r2, #1
 800ab32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ab34:	e042      	b.n	800abbc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800ab36:	4b25      	ldr	r3, [pc, #148]	@ (800abcc <vTaskSwitchContext+0xac>)
 800ab38:	2200      	movs	r2, #0
 800ab3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab3c:	4b24      	ldr	r3, [pc, #144]	@ (800abd0 <vTaskSwitchContext+0xb0>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	60fb      	str	r3, [r7, #12]
 800ab42:	e011      	b.n	800ab68 <vTaskSwitchContext+0x48>
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d10b      	bne.n	800ab62 <vTaskSwitchContext+0x42>
	__asm volatile
 800ab4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab4e:	f383 8811 	msr	BASEPRI, r3
 800ab52:	f3bf 8f6f 	isb	sy
 800ab56:	f3bf 8f4f 	dsb	sy
 800ab5a:	607b      	str	r3, [r7, #4]
}
 800ab5c:	bf00      	nop
 800ab5e:	bf00      	nop
 800ab60:	e7fd      	b.n	800ab5e <vTaskSwitchContext+0x3e>
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	3b01      	subs	r3, #1
 800ab66:	60fb      	str	r3, [r7, #12]
 800ab68:	491a      	ldr	r1, [pc, #104]	@ (800abd4 <vTaskSwitchContext+0xb4>)
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	009b      	lsls	r3, r3, #2
 800ab70:	4413      	add	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	440b      	add	r3, r1
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d0e3      	beq.n	800ab44 <vTaskSwitchContext+0x24>
 800ab7c:	68fa      	ldr	r2, [r7, #12]
 800ab7e:	4613      	mov	r3, r2
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4413      	add	r3, r2
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	4a13      	ldr	r2, [pc, #76]	@ (800abd4 <vTaskSwitchContext+0xb4>)
 800ab88:	4413      	add	r3, r2
 800ab8a:	60bb      	str	r3, [r7, #8]
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	685a      	ldr	r2, [r3, #4]
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	605a      	str	r2, [r3, #4]
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	685a      	ldr	r2, [r3, #4]
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	3308      	adds	r3, #8
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	d104      	bne.n	800abac <vTaskSwitchContext+0x8c>
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	685b      	ldr	r3, [r3, #4]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	605a      	str	r2, [r3, #4]
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	68db      	ldr	r3, [r3, #12]
 800abb2:	4a09      	ldr	r2, [pc, #36]	@ (800abd8 <vTaskSwitchContext+0xb8>)
 800abb4:	6013      	str	r3, [r2, #0]
 800abb6:	4a06      	ldr	r2, [pc, #24]	@ (800abd0 <vTaskSwitchContext+0xb0>)
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6013      	str	r3, [r2, #0]
}
 800abbc:	bf00      	nop
 800abbe:	3714      	adds	r7, #20
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr
 800abc8:	200015d4 	.word	0x200015d4
 800abcc:	200015c0 	.word	0x200015c0
 800abd0:	200015b4 	.word	0x200015b4
 800abd4:	200010dc 	.word	0x200010dc
 800abd8:	200010d8 	.word	0x200010d8

0800abdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d10b      	bne.n	800ac04 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800abec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf0:	f383 8811 	msr	BASEPRI, r3
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	60fb      	str	r3, [r7, #12]
}
 800abfe:	bf00      	nop
 800ac00:	bf00      	nop
 800ac02:	e7fd      	b.n	800ac00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac04:	4b07      	ldr	r3, [pc, #28]	@ (800ac24 <vTaskPlaceOnEventList+0x48>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	3318      	adds	r3, #24
 800ac0a:	4619      	mov	r1, r3
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f7fe fe70 	bl	80098f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ac12:	2101      	movs	r1, #1
 800ac14:	6838      	ldr	r0, [r7, #0]
 800ac16:	f000 fa81 	bl	800b11c <prvAddCurrentTaskToDelayedList>
}
 800ac1a:	bf00      	nop
 800ac1c:	3710      	adds	r7, #16
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	bf00      	nop
 800ac24:	200010d8 	.word	0x200010d8

0800ac28 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	60b9      	str	r1, [r7, #8]
 800ac32:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10b      	bne.n	800ac52 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ac3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3e:	f383 8811 	msr	BASEPRI, r3
 800ac42:	f3bf 8f6f 	isb	sy
 800ac46:	f3bf 8f4f 	dsb	sy
 800ac4a:	617b      	str	r3, [r7, #20]
}
 800ac4c:	bf00      	nop
 800ac4e:	bf00      	nop
 800ac50:	e7fd      	b.n	800ac4e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac52:	4b0a      	ldr	r3, [pc, #40]	@ (800ac7c <vTaskPlaceOnEventListRestricted+0x54>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	3318      	adds	r3, #24
 800ac58:	4619      	mov	r1, r3
 800ac5a:	68f8      	ldr	r0, [r7, #12]
 800ac5c:	f7fe fe25 	bl	80098aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d002      	beq.n	800ac6c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ac66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac6a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ac6c:	6879      	ldr	r1, [r7, #4]
 800ac6e:	68b8      	ldr	r0, [r7, #8]
 800ac70:	f000 fa54 	bl	800b11c <prvAddCurrentTaskToDelayedList>
	}
 800ac74:	bf00      	nop
 800ac76:	3718      	adds	r7, #24
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	bd80      	pop	{r7, pc}
 800ac7c:	200010d8 	.word	0x200010d8

0800ac80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	68db      	ldr	r3, [r3, #12]
 800ac8c:	68db      	ldr	r3, [r3, #12]
 800ac8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d10b      	bne.n	800acae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ac96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac9a:	f383 8811 	msr	BASEPRI, r3
 800ac9e:	f3bf 8f6f 	isb	sy
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	60fb      	str	r3, [r7, #12]
}
 800aca8:	bf00      	nop
 800acaa:	bf00      	nop
 800acac:	e7fd      	b.n	800acaa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	3318      	adds	r3, #24
 800acb2:	4618      	mov	r0, r3
 800acb4:	f7fe fe56 	bl	8009964 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acb8:	4b1d      	ldr	r3, [pc, #116]	@ (800ad30 <xTaskRemoveFromEventList+0xb0>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d11d      	bne.n	800acfc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	3304      	adds	r3, #4
 800acc4:	4618      	mov	r0, r3
 800acc6:	f7fe fe4d 	bl	8009964 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acce:	4b19      	ldr	r3, [pc, #100]	@ (800ad34 <xTaskRemoveFromEventList+0xb4>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d903      	bls.n	800acde <xTaskRemoveFromEventList+0x5e>
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acda:	4a16      	ldr	r2, [pc, #88]	@ (800ad34 <xTaskRemoveFromEventList+0xb4>)
 800acdc:	6013      	str	r3, [r2, #0]
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ace2:	4613      	mov	r3, r2
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	4413      	add	r3, r2
 800ace8:	009b      	lsls	r3, r3, #2
 800acea:	4a13      	ldr	r2, [pc, #76]	@ (800ad38 <xTaskRemoveFromEventList+0xb8>)
 800acec:	441a      	add	r2, r3
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	3304      	adds	r3, #4
 800acf2:	4619      	mov	r1, r3
 800acf4:	4610      	mov	r0, r2
 800acf6:	f7fe fdd8 	bl	80098aa <vListInsertEnd>
 800acfa:	e005      	b.n	800ad08 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	3318      	adds	r3, #24
 800ad00:	4619      	mov	r1, r3
 800ad02:	480e      	ldr	r0, [pc, #56]	@ (800ad3c <xTaskRemoveFromEventList+0xbc>)
 800ad04:	f7fe fdd1 	bl	80098aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad0c:	4b0c      	ldr	r3, [pc, #48]	@ (800ad40 <xTaskRemoveFromEventList+0xc0>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad12:	429a      	cmp	r2, r3
 800ad14:	d905      	bls.n	800ad22 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ad16:	2301      	movs	r3, #1
 800ad18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ad1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad44 <xTaskRemoveFromEventList+0xc4>)
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	601a      	str	r2, [r3, #0]
 800ad20:	e001      	b.n	800ad26 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ad22:	2300      	movs	r3, #0
 800ad24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ad26:	697b      	ldr	r3, [r7, #20]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3718      	adds	r7, #24
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}
 800ad30:	200015d4 	.word	0x200015d4
 800ad34:	200015b4 	.word	0x200015b4
 800ad38:	200010dc 	.word	0x200010dc
 800ad3c:	2000156c 	.word	0x2000156c
 800ad40:	200010d8 	.word	0x200010d8
 800ad44:	200015c0 	.word	0x200015c0

0800ad48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad50:	4b06      	ldr	r3, [pc, #24]	@ (800ad6c <vTaskInternalSetTimeOutState+0x24>)
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ad58:	4b05      	ldr	r3, [pc, #20]	@ (800ad70 <vTaskInternalSetTimeOutState+0x28>)
 800ad5a:	681a      	ldr	r2, [r3, #0]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	605a      	str	r2, [r3, #4]
}
 800ad60:	bf00      	nop
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr
 800ad6c:	200015c4 	.word	0x200015c4
 800ad70:	200015b0 	.word	0x200015b0

0800ad74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b088      	sub	sp, #32
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d10b      	bne.n	800ad9c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ad84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad88:	f383 8811 	msr	BASEPRI, r3
 800ad8c:	f3bf 8f6f 	isb	sy
 800ad90:	f3bf 8f4f 	dsb	sy
 800ad94:	613b      	str	r3, [r7, #16]
}
 800ad96:	bf00      	nop
 800ad98:	bf00      	nop
 800ad9a:	e7fd      	b.n	800ad98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d10b      	bne.n	800adba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ada2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada6:	f383 8811 	msr	BASEPRI, r3
 800adaa:	f3bf 8f6f 	isb	sy
 800adae:	f3bf 8f4f 	dsb	sy
 800adb2:	60fb      	str	r3, [r7, #12]
}
 800adb4:	bf00      	nop
 800adb6:	bf00      	nop
 800adb8:	e7fd      	b.n	800adb6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800adba:	f000 fe8d 	bl	800bad8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800adbe:	4b1d      	ldr	r3, [pc, #116]	@ (800ae34 <xTaskCheckForTimeOut+0xc0>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	69ba      	ldr	r2, [r7, #24]
 800adca:	1ad3      	subs	r3, r2, r3
 800adcc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800add6:	d102      	bne.n	800adde <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800add8:	2300      	movs	r3, #0
 800adda:	61fb      	str	r3, [r7, #28]
 800addc:	e023      	b.n	800ae26 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681a      	ldr	r2, [r3, #0]
 800ade2:	4b15      	ldr	r3, [pc, #84]	@ (800ae38 <xTaskCheckForTimeOut+0xc4>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d007      	beq.n	800adfa <xTaskCheckForTimeOut+0x86>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	69ba      	ldr	r2, [r7, #24]
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d302      	bcc.n	800adfa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800adf4:	2301      	movs	r3, #1
 800adf6:	61fb      	str	r3, [r7, #28]
 800adf8:	e015      	b.n	800ae26 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	697a      	ldr	r2, [r7, #20]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d20b      	bcs.n	800ae1c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	1ad2      	subs	r2, r2, r3
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f7ff ff99 	bl	800ad48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ae16:	2300      	movs	r3, #0
 800ae18:	61fb      	str	r3, [r7, #28]
 800ae1a:	e004      	b.n	800ae26 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ae22:	2301      	movs	r3, #1
 800ae24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ae26:	f000 fe89 	bl	800bb3c <vPortExitCritical>

	return xReturn;
 800ae2a:	69fb      	ldr	r3, [r7, #28]
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3720      	adds	r7, #32
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	200015b0 	.word	0x200015b0
 800ae38:	200015c4 	.word	0x200015c4

0800ae3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ae40:	4b03      	ldr	r3, [pc, #12]	@ (800ae50 <vTaskMissedYield+0x14>)
 800ae42:	2201      	movs	r2, #1
 800ae44:	601a      	str	r2, [r3, #0]
}
 800ae46:	bf00      	nop
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr
 800ae50:	200015c0 	.word	0x200015c0

0800ae54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b082      	sub	sp, #8
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ae5c:	f000 f852 	bl	800af04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ae60:	4b06      	ldr	r3, [pc, #24]	@ (800ae7c <prvIdleTask+0x28>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d9f9      	bls.n	800ae5c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ae68:	4b05      	ldr	r3, [pc, #20]	@ (800ae80 <prvIdleTask+0x2c>)
 800ae6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae6e:	601a      	str	r2, [r3, #0]
 800ae70:	f3bf 8f4f 	dsb	sy
 800ae74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ae78:	e7f0      	b.n	800ae5c <prvIdleTask+0x8>
 800ae7a:	bf00      	nop
 800ae7c:	200010dc 	.word	0x200010dc
 800ae80:	e000ed04 	.word	0xe000ed04

0800ae84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	607b      	str	r3, [r7, #4]
 800ae8e:	e00c      	b.n	800aeaa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	4613      	mov	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4413      	add	r3, r2
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	4a12      	ldr	r2, [pc, #72]	@ (800aee4 <prvInitialiseTaskLists+0x60>)
 800ae9c:	4413      	add	r3, r2
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7fe fcd6 	bl	8009850 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	3301      	adds	r3, #1
 800aea8:	607b      	str	r3, [r7, #4]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2b37      	cmp	r3, #55	@ 0x37
 800aeae:	d9ef      	bls.n	800ae90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aeb0:	480d      	ldr	r0, [pc, #52]	@ (800aee8 <prvInitialiseTaskLists+0x64>)
 800aeb2:	f7fe fccd 	bl	8009850 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aeb6:	480d      	ldr	r0, [pc, #52]	@ (800aeec <prvInitialiseTaskLists+0x68>)
 800aeb8:	f7fe fcca 	bl	8009850 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aebc:	480c      	ldr	r0, [pc, #48]	@ (800aef0 <prvInitialiseTaskLists+0x6c>)
 800aebe:	f7fe fcc7 	bl	8009850 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aec2:	480c      	ldr	r0, [pc, #48]	@ (800aef4 <prvInitialiseTaskLists+0x70>)
 800aec4:	f7fe fcc4 	bl	8009850 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aec8:	480b      	ldr	r0, [pc, #44]	@ (800aef8 <prvInitialiseTaskLists+0x74>)
 800aeca:	f7fe fcc1 	bl	8009850 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aece:	4b0b      	ldr	r3, [pc, #44]	@ (800aefc <prvInitialiseTaskLists+0x78>)
 800aed0:	4a05      	ldr	r2, [pc, #20]	@ (800aee8 <prvInitialiseTaskLists+0x64>)
 800aed2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aed4:	4b0a      	ldr	r3, [pc, #40]	@ (800af00 <prvInitialiseTaskLists+0x7c>)
 800aed6:	4a05      	ldr	r2, [pc, #20]	@ (800aeec <prvInitialiseTaskLists+0x68>)
 800aed8:	601a      	str	r2, [r3, #0]
}
 800aeda:	bf00      	nop
 800aedc:	3708      	adds	r7, #8
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	200010dc 	.word	0x200010dc
 800aee8:	2000153c 	.word	0x2000153c
 800aeec:	20001550 	.word	0x20001550
 800aef0:	2000156c 	.word	0x2000156c
 800aef4:	20001580 	.word	0x20001580
 800aef8:	20001598 	.word	0x20001598
 800aefc:	20001564 	.word	0x20001564
 800af00:	20001568 	.word	0x20001568

0800af04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af0a:	e019      	b.n	800af40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800af0c:	f000 fde4 	bl	800bad8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af10:	4b10      	ldr	r3, [pc, #64]	@ (800af54 <prvCheckTasksWaitingTermination+0x50>)
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	68db      	ldr	r3, [r3, #12]
 800af16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	3304      	adds	r3, #4
 800af1c:	4618      	mov	r0, r3
 800af1e:	f7fe fd21 	bl	8009964 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800af22:	4b0d      	ldr	r3, [pc, #52]	@ (800af58 <prvCheckTasksWaitingTermination+0x54>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	3b01      	subs	r3, #1
 800af28:	4a0b      	ldr	r2, [pc, #44]	@ (800af58 <prvCheckTasksWaitingTermination+0x54>)
 800af2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800af2c:	4b0b      	ldr	r3, [pc, #44]	@ (800af5c <prvCheckTasksWaitingTermination+0x58>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	3b01      	subs	r3, #1
 800af32:	4a0a      	ldr	r2, [pc, #40]	@ (800af5c <prvCheckTasksWaitingTermination+0x58>)
 800af34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800af36:	f000 fe01 	bl	800bb3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 f810 	bl	800af60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af40:	4b06      	ldr	r3, [pc, #24]	@ (800af5c <prvCheckTasksWaitingTermination+0x58>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d1e1      	bne.n	800af0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800af48:	bf00      	nop
 800af4a:	bf00      	nop
 800af4c:	3708      	adds	r7, #8
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}
 800af52:	bf00      	nop
 800af54:	20001580 	.word	0x20001580
 800af58:	200015ac 	.word	0x200015ac
 800af5c:	20001594 	.word	0x20001594

0800af60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d108      	bne.n	800af84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af76:	4618      	mov	r0, r3
 800af78:	f000 ff9e 	bl	800beb8 <vPortFree>
				vPortFree( pxTCB );
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 ff9b 	bl	800beb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800af82:	e019      	b.n	800afb8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d103      	bne.n	800af96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 ff92 	bl	800beb8 <vPortFree>
	}
 800af94:	e010      	b.n	800afb8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af9c:	2b02      	cmp	r3, #2
 800af9e:	d00b      	beq.n	800afb8 <prvDeleteTCB+0x58>
	__asm volatile
 800afa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa4:	f383 8811 	msr	BASEPRI, r3
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	f3bf 8f4f 	dsb	sy
 800afb0:	60fb      	str	r3, [r7, #12]
}
 800afb2:	bf00      	nop
 800afb4:	bf00      	nop
 800afb6:	e7fd      	b.n	800afb4 <prvDeleteTCB+0x54>
	}
 800afb8:	bf00      	nop
 800afba:	3710      	adds	r7, #16
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}

0800afc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800afc0:	b480      	push	{r7}
 800afc2:	b083      	sub	sp, #12
 800afc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afc6:	4b0c      	ldr	r3, [pc, #48]	@ (800aff8 <prvResetNextTaskUnblockTime+0x38>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d104      	bne.n	800afda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800afd0:	4b0a      	ldr	r3, [pc, #40]	@ (800affc <prvResetNextTaskUnblockTime+0x3c>)
 800afd2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800afd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800afd8:	e008      	b.n	800afec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afda:	4b07      	ldr	r3, [pc, #28]	@ (800aff8 <prvResetNextTaskUnblockTime+0x38>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	4a04      	ldr	r2, [pc, #16]	@ (800affc <prvResetNextTaskUnblockTime+0x3c>)
 800afea:	6013      	str	r3, [r2, #0]
}
 800afec:	bf00      	nop
 800afee:	370c      	adds	r7, #12
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr
 800aff8:	20001564 	.word	0x20001564
 800affc:	200015cc 	.word	0x200015cc

0800b000 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b006:	4b0b      	ldr	r3, [pc, #44]	@ (800b034 <xTaskGetSchedulerState+0x34>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d102      	bne.n	800b014 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b00e:	2301      	movs	r3, #1
 800b010:	607b      	str	r3, [r7, #4]
 800b012:	e008      	b.n	800b026 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b014:	4b08      	ldr	r3, [pc, #32]	@ (800b038 <xTaskGetSchedulerState+0x38>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d102      	bne.n	800b022 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b01c:	2302      	movs	r3, #2
 800b01e:	607b      	str	r3, [r7, #4]
 800b020:	e001      	b.n	800b026 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b022:	2300      	movs	r3, #0
 800b024:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b026:	687b      	ldr	r3, [r7, #4]
	}
 800b028:	4618      	mov	r0, r3
 800b02a:	370c      	adds	r7, #12
 800b02c:	46bd      	mov	sp, r7
 800b02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b032:	4770      	bx	lr
 800b034:	200015b8 	.word	0x200015b8
 800b038:	200015d4 	.word	0x200015d4

0800b03c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b086      	sub	sp, #24
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b048:	2300      	movs	r3, #0
 800b04a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d058      	beq.n	800b104 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b052:	4b2f      	ldr	r3, [pc, #188]	@ (800b110 <xTaskPriorityDisinherit+0xd4>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	693a      	ldr	r2, [r7, #16]
 800b058:	429a      	cmp	r2, r3
 800b05a:	d00b      	beq.n	800b074 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b05c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b060:	f383 8811 	msr	BASEPRI, r3
 800b064:	f3bf 8f6f 	isb	sy
 800b068:	f3bf 8f4f 	dsb	sy
 800b06c:	60fb      	str	r3, [r7, #12]
}
 800b06e:	bf00      	nop
 800b070:	bf00      	nop
 800b072:	e7fd      	b.n	800b070 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d10b      	bne.n	800b094 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b07c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b080:	f383 8811 	msr	BASEPRI, r3
 800b084:	f3bf 8f6f 	isb	sy
 800b088:	f3bf 8f4f 	dsb	sy
 800b08c:	60bb      	str	r3, [r7, #8]
}
 800b08e:	bf00      	nop
 800b090:	bf00      	nop
 800b092:	e7fd      	b.n	800b090 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b098:	1e5a      	subs	r2, r3, #1
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d02c      	beq.n	800b104 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d128      	bne.n	800b104 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	3304      	adds	r3, #4
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fe fc54 	bl	8009964 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0d4:	4b0f      	ldr	r3, [pc, #60]	@ (800b114 <xTaskPriorityDisinherit+0xd8>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d903      	bls.n	800b0e4 <xTaskPriorityDisinherit+0xa8>
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0e0:	4a0c      	ldr	r2, [pc, #48]	@ (800b114 <xTaskPriorityDisinherit+0xd8>)
 800b0e2:	6013      	str	r3, [r2, #0]
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0e8:	4613      	mov	r3, r2
 800b0ea:	009b      	lsls	r3, r3, #2
 800b0ec:	4413      	add	r3, r2
 800b0ee:	009b      	lsls	r3, r3, #2
 800b0f0:	4a09      	ldr	r2, [pc, #36]	@ (800b118 <xTaskPriorityDisinherit+0xdc>)
 800b0f2:	441a      	add	r2, r3
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	3304      	adds	r3, #4
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	4610      	mov	r0, r2
 800b0fc:	f7fe fbd5 	bl	80098aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b100:	2301      	movs	r3, #1
 800b102:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b104:	697b      	ldr	r3, [r7, #20]
	}
 800b106:	4618      	mov	r0, r3
 800b108:	3718      	adds	r7, #24
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	200010d8 	.word	0x200010d8
 800b114:	200015b4 	.word	0x200015b4
 800b118:	200010dc 	.word	0x200010dc

0800b11c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b126:	4b21      	ldr	r3, [pc, #132]	@ (800b1ac <prvAddCurrentTaskToDelayedList+0x90>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b12c:	4b20      	ldr	r3, [pc, #128]	@ (800b1b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	3304      	adds	r3, #4
 800b132:	4618      	mov	r0, r3
 800b134:	f7fe fc16 	bl	8009964 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b13e:	d10a      	bne.n	800b156 <prvAddCurrentTaskToDelayedList+0x3a>
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d007      	beq.n	800b156 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b146:	4b1a      	ldr	r3, [pc, #104]	@ (800b1b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	3304      	adds	r3, #4
 800b14c:	4619      	mov	r1, r3
 800b14e:	4819      	ldr	r0, [pc, #100]	@ (800b1b4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b150:	f7fe fbab 	bl	80098aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b154:	e026      	b.n	800b1a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b156:	68fa      	ldr	r2, [r7, #12]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	4413      	add	r3, r2
 800b15c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b15e:	4b14      	ldr	r3, [pc, #80]	@ (800b1b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	68ba      	ldr	r2, [r7, #8]
 800b164:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b166:	68ba      	ldr	r2, [r7, #8]
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d209      	bcs.n	800b182 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b16e:	4b12      	ldr	r3, [pc, #72]	@ (800b1b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	4b0f      	ldr	r3, [pc, #60]	@ (800b1b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	3304      	adds	r3, #4
 800b178:	4619      	mov	r1, r3
 800b17a:	4610      	mov	r0, r2
 800b17c:	f7fe fbb9 	bl	80098f2 <vListInsert>
}
 800b180:	e010      	b.n	800b1a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b182:	4b0e      	ldr	r3, [pc, #56]	@ (800b1bc <prvAddCurrentTaskToDelayedList+0xa0>)
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	4b0a      	ldr	r3, [pc, #40]	@ (800b1b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	3304      	adds	r3, #4
 800b18c:	4619      	mov	r1, r3
 800b18e:	4610      	mov	r0, r2
 800b190:	f7fe fbaf 	bl	80098f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b194:	4b0a      	ldr	r3, [pc, #40]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	68ba      	ldr	r2, [r7, #8]
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d202      	bcs.n	800b1a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b19e:	4a08      	ldr	r2, [pc, #32]	@ (800b1c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	6013      	str	r3, [r2, #0]
}
 800b1a4:	bf00      	nop
 800b1a6:	3710      	adds	r7, #16
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}
 800b1ac:	200015b0 	.word	0x200015b0
 800b1b0:	200010d8 	.word	0x200010d8
 800b1b4:	20001598 	.word	0x20001598
 800b1b8:	20001568 	.word	0x20001568
 800b1bc:	20001564 	.word	0x20001564
 800b1c0:	200015cc 	.word	0x200015cc

0800b1c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b08a      	sub	sp, #40	@ 0x28
 800b1c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b1ce:	f000 fb13 	bl	800b7f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b1d2:	4b1d      	ldr	r3, [pc, #116]	@ (800b248 <xTimerCreateTimerTask+0x84>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d021      	beq.n	800b21e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b1e2:	1d3a      	adds	r2, r7, #4
 800b1e4:	f107 0108 	add.w	r1, r7, #8
 800b1e8:	f107 030c 	add.w	r3, r7, #12
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f7fe fb15 	bl	800981c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b1f2:	6879      	ldr	r1, [r7, #4]
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	9202      	str	r2, [sp, #8]
 800b1fa:	9301      	str	r3, [sp, #4]
 800b1fc:	2302      	movs	r3, #2
 800b1fe:	9300      	str	r3, [sp, #0]
 800b200:	2300      	movs	r3, #0
 800b202:	460a      	mov	r2, r1
 800b204:	4911      	ldr	r1, [pc, #68]	@ (800b24c <xTimerCreateTimerTask+0x88>)
 800b206:	4812      	ldr	r0, [pc, #72]	@ (800b250 <xTimerCreateTimerTask+0x8c>)
 800b208:	f7ff f8d0 	bl	800a3ac <xTaskCreateStatic>
 800b20c:	4603      	mov	r3, r0
 800b20e:	4a11      	ldr	r2, [pc, #68]	@ (800b254 <xTimerCreateTimerTask+0x90>)
 800b210:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b212:	4b10      	ldr	r3, [pc, #64]	@ (800b254 <xTimerCreateTimerTask+0x90>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b21a:	2301      	movs	r3, #1
 800b21c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d10b      	bne.n	800b23c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b228:	f383 8811 	msr	BASEPRI, r3
 800b22c:	f3bf 8f6f 	isb	sy
 800b230:	f3bf 8f4f 	dsb	sy
 800b234:	613b      	str	r3, [r7, #16]
}
 800b236:	bf00      	nop
 800b238:	bf00      	nop
 800b23a:	e7fd      	b.n	800b238 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b23c:	697b      	ldr	r3, [r7, #20]
}
 800b23e:	4618      	mov	r0, r3
 800b240:	3718      	adds	r7, #24
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}
 800b246:	bf00      	nop
 800b248:	20001608 	.word	0x20001608
 800b24c:	0800f5f8 	.word	0x0800f5f8
 800b250:	0800b391 	.word	0x0800b391
 800b254:	2000160c 	.word	0x2000160c

0800b258 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b08a      	sub	sp, #40	@ 0x28
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	60f8      	str	r0, [r7, #12]
 800b260:	60b9      	str	r1, [r7, #8]
 800b262:	607a      	str	r2, [r7, #4]
 800b264:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b266:	2300      	movs	r3, #0
 800b268:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d10b      	bne.n	800b288 <xTimerGenericCommand+0x30>
	__asm volatile
 800b270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b274:	f383 8811 	msr	BASEPRI, r3
 800b278:	f3bf 8f6f 	isb	sy
 800b27c:	f3bf 8f4f 	dsb	sy
 800b280:	623b      	str	r3, [r7, #32]
}
 800b282:	bf00      	nop
 800b284:	bf00      	nop
 800b286:	e7fd      	b.n	800b284 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b288:	4b19      	ldr	r3, [pc, #100]	@ (800b2f0 <xTimerGenericCommand+0x98>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d02a      	beq.n	800b2e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	2b05      	cmp	r3, #5
 800b2a0:	dc18      	bgt.n	800b2d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b2a2:	f7ff fead 	bl	800b000 <xTaskGetSchedulerState>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b02      	cmp	r3, #2
 800b2aa:	d109      	bne.n	800b2c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b2ac:	4b10      	ldr	r3, [pc, #64]	@ (800b2f0 <xTimerGenericCommand+0x98>)
 800b2ae:	6818      	ldr	r0, [r3, #0]
 800b2b0:	f107 0110 	add.w	r1, r7, #16
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2b8:	f7fe fc88 	bl	8009bcc <xQueueGenericSend>
 800b2bc:	6278      	str	r0, [r7, #36]	@ 0x24
 800b2be:	e012      	b.n	800b2e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b2c0:	4b0b      	ldr	r3, [pc, #44]	@ (800b2f0 <xTimerGenericCommand+0x98>)
 800b2c2:	6818      	ldr	r0, [r3, #0]
 800b2c4:	f107 0110 	add.w	r1, r7, #16
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f7fe fc7e 	bl	8009bcc <xQueueGenericSend>
 800b2d0:	6278      	str	r0, [r7, #36]	@ 0x24
 800b2d2:	e008      	b.n	800b2e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b2d4:	4b06      	ldr	r3, [pc, #24]	@ (800b2f0 <xTimerGenericCommand+0x98>)
 800b2d6:	6818      	ldr	r0, [r3, #0]
 800b2d8:	f107 0110 	add.w	r1, r7, #16
 800b2dc:	2300      	movs	r3, #0
 800b2de:	683a      	ldr	r2, [r7, #0]
 800b2e0:	f7fe fd76 	bl	8009dd0 <xQueueGenericSendFromISR>
 800b2e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3728      	adds	r7, #40	@ 0x28
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	20001608 	.word	0x20001608

0800b2f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b088      	sub	sp, #32
 800b2f8:	af02      	add	r7, sp, #8
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2fe:	4b23      	ldr	r3, [pc, #140]	@ (800b38c <prvProcessExpiredTimer+0x98>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	3304      	adds	r3, #4
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7fe fb29 	bl	8009964 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b318:	f003 0304 	and.w	r3, r3, #4
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d023      	beq.n	800b368 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	699a      	ldr	r2, [r3, #24]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	18d1      	adds	r1, r2, r3
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	683a      	ldr	r2, [r7, #0]
 800b32c:	6978      	ldr	r0, [r7, #20]
 800b32e:	f000 f8d5 	bl	800b4dc <prvInsertTimerInActiveList>
 800b332:	4603      	mov	r3, r0
 800b334:	2b00      	cmp	r3, #0
 800b336:	d020      	beq.n	800b37a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b338:	2300      	movs	r3, #0
 800b33a:	9300      	str	r3, [sp, #0]
 800b33c:	2300      	movs	r3, #0
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	2100      	movs	r1, #0
 800b342:	6978      	ldr	r0, [r7, #20]
 800b344:	f7ff ff88 	bl	800b258 <xTimerGenericCommand>
 800b348:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d114      	bne.n	800b37a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b354:	f383 8811 	msr	BASEPRI, r3
 800b358:	f3bf 8f6f 	isb	sy
 800b35c:	f3bf 8f4f 	dsb	sy
 800b360:	60fb      	str	r3, [r7, #12]
}
 800b362:	bf00      	nop
 800b364:	bf00      	nop
 800b366:	e7fd      	b.n	800b364 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b36e:	f023 0301 	bic.w	r3, r3, #1
 800b372:	b2da      	uxtb	r2, r3
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	6a1b      	ldr	r3, [r3, #32]
 800b37e:	6978      	ldr	r0, [r7, #20]
 800b380:	4798      	blx	r3
}
 800b382:	bf00      	nop
 800b384:	3718      	adds	r7, #24
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}
 800b38a:	bf00      	nop
 800b38c:	20001600 	.word	0x20001600

0800b390 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b398:	f107 0308 	add.w	r3, r7, #8
 800b39c:	4618      	mov	r0, r3
 800b39e:	f000 f859 	bl	800b454 <prvGetNextExpireTime>
 800b3a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	4619      	mov	r1, r3
 800b3a8:	68f8      	ldr	r0, [r7, #12]
 800b3aa:	f000 f805 	bl	800b3b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b3ae:	f000 f8d7 	bl	800b560 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b3b2:	bf00      	nop
 800b3b4:	e7f0      	b.n	800b398 <prvTimerTask+0x8>
	...

0800b3b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b3c2:	f7ff fa37 	bl	800a834 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b3c6:	f107 0308 	add.w	r3, r7, #8
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f000 f866 	bl	800b49c <prvSampleTimeNow>
 800b3d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d130      	bne.n	800b43a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d10a      	bne.n	800b3f4 <prvProcessTimerOrBlockTask+0x3c>
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d806      	bhi.n	800b3f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b3e6:	f7ff fa33 	bl	800a850 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b3ea:	68f9      	ldr	r1, [r7, #12]
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f7ff ff81 	bl	800b2f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b3f2:	e024      	b.n	800b43e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d008      	beq.n	800b40c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b3fa:	4b13      	ldr	r3, [pc, #76]	@ (800b448 <prvProcessTimerOrBlockTask+0x90>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d101      	bne.n	800b408 <prvProcessTimerOrBlockTask+0x50>
 800b404:	2301      	movs	r3, #1
 800b406:	e000      	b.n	800b40a <prvProcessTimerOrBlockTask+0x52>
 800b408:	2300      	movs	r3, #0
 800b40a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b40c:	4b0f      	ldr	r3, [pc, #60]	@ (800b44c <prvProcessTimerOrBlockTask+0x94>)
 800b40e:	6818      	ldr	r0, [r3, #0]
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	1ad3      	subs	r3, r2, r3
 800b416:	683a      	ldr	r2, [r7, #0]
 800b418:	4619      	mov	r1, r3
 800b41a:	f7fe ff93 	bl	800a344 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b41e:	f7ff fa17 	bl	800a850 <xTaskResumeAll>
 800b422:	4603      	mov	r3, r0
 800b424:	2b00      	cmp	r3, #0
 800b426:	d10a      	bne.n	800b43e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b428:	4b09      	ldr	r3, [pc, #36]	@ (800b450 <prvProcessTimerOrBlockTask+0x98>)
 800b42a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b42e:	601a      	str	r2, [r3, #0]
 800b430:	f3bf 8f4f 	dsb	sy
 800b434:	f3bf 8f6f 	isb	sy
}
 800b438:	e001      	b.n	800b43e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b43a:	f7ff fa09 	bl	800a850 <xTaskResumeAll>
}
 800b43e:	bf00      	nop
 800b440:	3710      	adds	r7, #16
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	20001604 	.word	0x20001604
 800b44c:	20001608 	.word	0x20001608
 800b450:	e000ed04 	.word	0xe000ed04

0800b454 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b454:	b480      	push	{r7}
 800b456:	b085      	sub	sp, #20
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b45c:	4b0e      	ldr	r3, [pc, #56]	@ (800b498 <prvGetNextExpireTime+0x44>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d101      	bne.n	800b46a <prvGetNextExpireTime+0x16>
 800b466:	2201      	movs	r2, #1
 800b468:	e000      	b.n	800b46c <prvGetNextExpireTime+0x18>
 800b46a:	2200      	movs	r2, #0
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d105      	bne.n	800b484 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b478:	4b07      	ldr	r3, [pc, #28]	@ (800b498 <prvGetNextExpireTime+0x44>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	60fb      	str	r3, [r7, #12]
 800b482:	e001      	b.n	800b488 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b484:	2300      	movs	r3, #0
 800b486:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b488:	68fb      	ldr	r3, [r7, #12]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3714      	adds	r7, #20
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr
 800b496:	bf00      	nop
 800b498:	20001600 	.word	0x20001600

0800b49c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b4a4:	f7ff fa72 	bl	800a98c <xTaskGetTickCount>
 800b4a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b4aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b4d8 <prvSampleTimeNow+0x3c>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	429a      	cmp	r2, r3
 800b4b2:	d205      	bcs.n	800b4c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b4b4:	f000 f93a 	bl	800b72c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2201      	movs	r2, #1
 800b4bc:	601a      	str	r2, [r3, #0]
 800b4be:	e002      	b.n	800b4c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b4c6:	4a04      	ldr	r2, [pc, #16]	@ (800b4d8 <prvSampleTimeNow+0x3c>)
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	20001610 	.word	0x20001610

0800b4dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b086      	sub	sp, #24
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	607a      	str	r2, [r7, #4]
 800b4e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	68ba      	ldr	r2, [r7, #8]
 800b4f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	68fa      	ldr	r2, [r7, #12]
 800b4f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d812      	bhi.n	800b528 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b502:	687a      	ldr	r2, [r7, #4]
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	1ad2      	subs	r2, r2, r3
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	699b      	ldr	r3, [r3, #24]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d302      	bcc.n	800b516 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b510:	2301      	movs	r3, #1
 800b512:	617b      	str	r3, [r7, #20]
 800b514:	e01b      	b.n	800b54e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b516:	4b10      	ldr	r3, [pc, #64]	@ (800b558 <prvInsertTimerInActiveList+0x7c>)
 800b518:	681a      	ldr	r2, [r3, #0]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	3304      	adds	r3, #4
 800b51e:	4619      	mov	r1, r3
 800b520:	4610      	mov	r0, r2
 800b522:	f7fe f9e6 	bl	80098f2 <vListInsert>
 800b526:	e012      	b.n	800b54e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	429a      	cmp	r2, r3
 800b52e:	d206      	bcs.n	800b53e <prvInsertTimerInActiveList+0x62>
 800b530:	68ba      	ldr	r2, [r7, #8]
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	429a      	cmp	r2, r3
 800b536:	d302      	bcc.n	800b53e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b538:	2301      	movs	r3, #1
 800b53a:	617b      	str	r3, [r7, #20]
 800b53c:	e007      	b.n	800b54e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b53e:	4b07      	ldr	r3, [pc, #28]	@ (800b55c <prvInsertTimerInActiveList+0x80>)
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	3304      	adds	r3, #4
 800b546:	4619      	mov	r1, r3
 800b548:	4610      	mov	r0, r2
 800b54a:	f7fe f9d2 	bl	80098f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b54e:	697b      	ldr	r3, [r7, #20]
}
 800b550:	4618      	mov	r0, r3
 800b552:	3718      	adds	r7, #24
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	20001604 	.word	0x20001604
 800b55c:	20001600 	.word	0x20001600

0800b560 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b08e      	sub	sp, #56	@ 0x38
 800b564:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b566:	e0ce      	b.n	800b706 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	da19      	bge.n	800b5a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b56e:	1d3b      	adds	r3, r7, #4
 800b570:	3304      	adds	r3, #4
 800b572:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b576:	2b00      	cmp	r3, #0
 800b578:	d10b      	bne.n	800b592 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b57e:	f383 8811 	msr	BASEPRI, r3
 800b582:	f3bf 8f6f 	isb	sy
 800b586:	f3bf 8f4f 	dsb	sy
 800b58a:	61fb      	str	r3, [r7, #28]
}
 800b58c:	bf00      	nop
 800b58e:	bf00      	nop
 800b590:	e7fd      	b.n	800b58e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b598:	6850      	ldr	r0, [r2, #4]
 800b59a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b59c:	6892      	ldr	r2, [r2, #8]
 800b59e:	4611      	mov	r1, r2
 800b5a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	f2c0 80ae 	blt.w	800b706 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d004      	beq.n	800b5c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b8:	3304      	adds	r3, #4
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f7fe f9d2 	bl	8009964 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b5c0:	463b      	mov	r3, r7
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f7ff ff6a 	bl	800b49c <prvSampleTimeNow>
 800b5c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2b09      	cmp	r3, #9
 800b5ce:	f200 8097 	bhi.w	800b700 <prvProcessReceivedCommands+0x1a0>
 800b5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d8 <prvProcessReceivedCommands+0x78>)
 800b5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d8:	0800b601 	.word	0x0800b601
 800b5dc:	0800b601 	.word	0x0800b601
 800b5e0:	0800b601 	.word	0x0800b601
 800b5e4:	0800b677 	.word	0x0800b677
 800b5e8:	0800b68b 	.word	0x0800b68b
 800b5ec:	0800b6d7 	.word	0x0800b6d7
 800b5f0:	0800b601 	.word	0x0800b601
 800b5f4:	0800b601 	.word	0x0800b601
 800b5f8:	0800b677 	.word	0x0800b677
 800b5fc:	0800b68b 	.word	0x0800b68b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b602:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b606:	f043 0301 	orr.w	r3, r3, #1
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b612:	68ba      	ldr	r2, [r7, #8]
 800b614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b616:	699b      	ldr	r3, [r3, #24]
 800b618:	18d1      	adds	r1, r2, r3
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b61e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b620:	f7ff ff5c 	bl	800b4dc <prvInsertTimerInActiveList>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d06c      	beq.n	800b704 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b62c:	6a1b      	ldr	r3, [r3, #32]
 800b62e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b630:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b634:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b638:	f003 0304 	and.w	r3, r3, #4
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d061      	beq.n	800b704 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b640:	68ba      	ldr	r2, [r7, #8]
 800b642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b644:	699b      	ldr	r3, [r3, #24]
 800b646:	441a      	add	r2, r3
 800b648:	2300      	movs	r3, #0
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	2300      	movs	r3, #0
 800b64e:	2100      	movs	r1, #0
 800b650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b652:	f7ff fe01 	bl	800b258 <xTimerGenericCommand>
 800b656:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b658:	6a3b      	ldr	r3, [r7, #32]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d152      	bne.n	800b704 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b662:	f383 8811 	msr	BASEPRI, r3
 800b666:	f3bf 8f6f 	isb	sy
 800b66a:	f3bf 8f4f 	dsb	sy
 800b66e:	61bb      	str	r3, [r7, #24]
}
 800b670:	bf00      	nop
 800b672:	bf00      	nop
 800b674:	e7fd      	b.n	800b672 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b67c:	f023 0301 	bic.w	r3, r3, #1
 800b680:	b2da      	uxtb	r2, r3
 800b682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b684:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b688:	e03d      	b.n	800b706 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b68a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b68c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b690:	f043 0301 	orr.w	r3, r3, #1
 800b694:	b2da      	uxtb	r2, r3
 800b696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b698:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b69c:	68ba      	ldr	r2, [r7, #8]
 800b69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b6a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a4:	699b      	ldr	r3, [r3, #24]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d10b      	bne.n	800b6c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ae:	f383 8811 	msr	BASEPRI, r3
 800b6b2:	f3bf 8f6f 	isb	sy
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	617b      	str	r3, [r7, #20]
}
 800b6bc:	bf00      	nop
 800b6be:	bf00      	nop
 800b6c0:	e7fd      	b.n	800b6be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6c4:	699a      	ldr	r2, [r3, #24]
 800b6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c8:	18d1      	adds	r1, r2, r3
 800b6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6d0:	f7ff ff04 	bl	800b4dc <prvInsertTimerInActiveList>
					break;
 800b6d4:	e017      	b.n	800b706 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6dc:	f003 0302 	and.w	r3, r3, #2
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d103      	bne.n	800b6ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b6e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6e6:	f000 fbe7 	bl	800beb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b6ea:	e00c      	b.n	800b706 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b6ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6f2:	f023 0301 	bic.w	r3, r3, #1
 800b6f6:	b2da      	uxtb	r2, r3
 800b6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b6fe:	e002      	b.n	800b706 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b700:	bf00      	nop
 800b702:	e000      	b.n	800b706 <prvProcessReceivedCommands+0x1a6>
					break;
 800b704:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b706:	4b08      	ldr	r3, [pc, #32]	@ (800b728 <prvProcessReceivedCommands+0x1c8>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	1d39      	adds	r1, r7, #4
 800b70c:	2200      	movs	r2, #0
 800b70e:	4618      	mov	r0, r3
 800b710:	f7fe fbfc 	bl	8009f0c <xQueueReceive>
 800b714:	4603      	mov	r3, r0
 800b716:	2b00      	cmp	r3, #0
 800b718:	f47f af26 	bne.w	800b568 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b71c:	bf00      	nop
 800b71e:	bf00      	nop
 800b720:	3730      	adds	r7, #48	@ 0x30
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
 800b726:	bf00      	nop
 800b728:	20001608 	.word	0x20001608

0800b72c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b088      	sub	sp, #32
 800b730:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b732:	e049      	b.n	800b7c8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b734:	4b2e      	ldr	r3, [pc, #184]	@ (800b7f0 <prvSwitchTimerLists+0xc4>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	68db      	ldr	r3, [r3, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b73e:	4b2c      	ldr	r3, [pc, #176]	@ (800b7f0 <prvSwitchTimerLists+0xc4>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	68db      	ldr	r3, [r3, #12]
 800b744:	68db      	ldr	r3, [r3, #12]
 800b746:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	3304      	adds	r3, #4
 800b74c:	4618      	mov	r0, r3
 800b74e:	f7fe f909 	bl	8009964 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	6a1b      	ldr	r3, [r3, #32]
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b760:	f003 0304 	and.w	r3, r3, #4
 800b764:	2b00      	cmp	r3, #0
 800b766:	d02f      	beq.n	800b7c8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	699b      	ldr	r3, [r3, #24]
 800b76c:	693a      	ldr	r2, [r7, #16]
 800b76e:	4413      	add	r3, r2
 800b770:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b772:	68ba      	ldr	r2, [r7, #8]
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	429a      	cmp	r2, r3
 800b778:	d90e      	bls.n	800b798 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	68ba      	ldr	r2, [r7, #8]
 800b77e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	68fa      	ldr	r2, [r7, #12]
 800b784:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b786:	4b1a      	ldr	r3, [pc, #104]	@ (800b7f0 <prvSwitchTimerLists+0xc4>)
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	3304      	adds	r3, #4
 800b78e:	4619      	mov	r1, r3
 800b790:	4610      	mov	r0, r2
 800b792:	f7fe f8ae 	bl	80098f2 <vListInsert>
 800b796:	e017      	b.n	800b7c8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b798:	2300      	movs	r3, #0
 800b79a:	9300      	str	r3, [sp, #0]
 800b79c:	2300      	movs	r3, #0
 800b79e:	693a      	ldr	r2, [r7, #16]
 800b7a0:	2100      	movs	r1, #0
 800b7a2:	68f8      	ldr	r0, [r7, #12]
 800b7a4:	f7ff fd58 	bl	800b258 <xTimerGenericCommand>
 800b7a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d10b      	bne.n	800b7c8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b7b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7b4:	f383 8811 	msr	BASEPRI, r3
 800b7b8:	f3bf 8f6f 	isb	sy
 800b7bc:	f3bf 8f4f 	dsb	sy
 800b7c0:	603b      	str	r3, [r7, #0]
}
 800b7c2:	bf00      	nop
 800b7c4:	bf00      	nop
 800b7c6:	e7fd      	b.n	800b7c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b7c8:	4b09      	ldr	r3, [pc, #36]	@ (800b7f0 <prvSwitchTimerLists+0xc4>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d1b0      	bne.n	800b734 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b7d2:	4b07      	ldr	r3, [pc, #28]	@ (800b7f0 <prvSwitchTimerLists+0xc4>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b7d8:	4b06      	ldr	r3, [pc, #24]	@ (800b7f4 <prvSwitchTimerLists+0xc8>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4a04      	ldr	r2, [pc, #16]	@ (800b7f0 <prvSwitchTimerLists+0xc4>)
 800b7de:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b7e0:	4a04      	ldr	r2, [pc, #16]	@ (800b7f4 <prvSwitchTimerLists+0xc8>)
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	6013      	str	r3, [r2, #0]
}
 800b7e6:	bf00      	nop
 800b7e8:	3718      	adds	r7, #24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	20001600 	.word	0x20001600
 800b7f4:	20001604 	.word	0x20001604

0800b7f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b7fe:	f000 f96b 	bl	800bad8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b802:	4b15      	ldr	r3, [pc, #84]	@ (800b858 <prvCheckForValidListAndQueue+0x60>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d120      	bne.n	800b84c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b80a:	4814      	ldr	r0, [pc, #80]	@ (800b85c <prvCheckForValidListAndQueue+0x64>)
 800b80c:	f7fe f820 	bl	8009850 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b810:	4813      	ldr	r0, [pc, #76]	@ (800b860 <prvCheckForValidListAndQueue+0x68>)
 800b812:	f7fe f81d 	bl	8009850 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b816:	4b13      	ldr	r3, [pc, #76]	@ (800b864 <prvCheckForValidListAndQueue+0x6c>)
 800b818:	4a10      	ldr	r2, [pc, #64]	@ (800b85c <prvCheckForValidListAndQueue+0x64>)
 800b81a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b81c:	4b12      	ldr	r3, [pc, #72]	@ (800b868 <prvCheckForValidListAndQueue+0x70>)
 800b81e:	4a10      	ldr	r2, [pc, #64]	@ (800b860 <prvCheckForValidListAndQueue+0x68>)
 800b820:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b822:	2300      	movs	r3, #0
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	4b11      	ldr	r3, [pc, #68]	@ (800b86c <prvCheckForValidListAndQueue+0x74>)
 800b828:	4a11      	ldr	r2, [pc, #68]	@ (800b870 <prvCheckForValidListAndQueue+0x78>)
 800b82a:	2110      	movs	r1, #16
 800b82c:	200a      	movs	r0, #10
 800b82e:	f7fe f92d 	bl	8009a8c <xQueueGenericCreateStatic>
 800b832:	4603      	mov	r3, r0
 800b834:	4a08      	ldr	r2, [pc, #32]	@ (800b858 <prvCheckForValidListAndQueue+0x60>)
 800b836:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b838:	4b07      	ldr	r3, [pc, #28]	@ (800b858 <prvCheckForValidListAndQueue+0x60>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d005      	beq.n	800b84c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b840:	4b05      	ldr	r3, [pc, #20]	@ (800b858 <prvCheckForValidListAndQueue+0x60>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	490b      	ldr	r1, [pc, #44]	@ (800b874 <prvCheckForValidListAndQueue+0x7c>)
 800b846:	4618      	mov	r0, r3
 800b848:	f7fe fd52 	bl	800a2f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b84c:	f000 f976 	bl	800bb3c <vPortExitCritical>
}
 800b850:	bf00      	nop
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}
 800b856:	bf00      	nop
 800b858:	20001608 	.word	0x20001608
 800b85c:	200015d8 	.word	0x200015d8
 800b860:	200015ec 	.word	0x200015ec
 800b864:	20001600 	.word	0x20001600
 800b868:	20001604 	.word	0x20001604
 800b86c:	200016b4 	.word	0x200016b4
 800b870:	20001614 	.word	0x20001614
 800b874:	0800f600 	.word	0x0800f600

0800b878 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b878:	b480      	push	{r7}
 800b87a:	b085      	sub	sp, #20
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	60f8      	str	r0, [r7, #12]
 800b880:	60b9      	str	r1, [r7, #8]
 800b882:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	3b04      	subs	r3, #4
 800b888:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b890:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	3b04      	subs	r3, #4
 800b896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	f023 0201 	bic.w	r2, r3, #1
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	3b04      	subs	r3, #4
 800b8a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b8a8:	4a0c      	ldr	r2, [pc, #48]	@ (800b8dc <pxPortInitialiseStack+0x64>)
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	3b14      	subs	r3, #20
 800b8b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b8b4:	687a      	ldr	r2, [r7, #4]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	3b04      	subs	r3, #4
 800b8be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f06f 0202 	mvn.w	r2, #2
 800b8c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	3b20      	subs	r3, #32
 800b8cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr
 800b8dc:	0800b8e1 	.word	0x0800b8e1

0800b8e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b085      	sub	sp, #20
 800b8e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b8ea:	4b13      	ldr	r3, [pc, #76]	@ (800b938 <prvTaskExitError+0x58>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b8f2:	d00b      	beq.n	800b90c <prvTaskExitError+0x2c>
	__asm volatile
 800b8f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f8:	f383 8811 	msr	BASEPRI, r3
 800b8fc:	f3bf 8f6f 	isb	sy
 800b900:	f3bf 8f4f 	dsb	sy
 800b904:	60fb      	str	r3, [r7, #12]
}
 800b906:	bf00      	nop
 800b908:	bf00      	nop
 800b90a:	e7fd      	b.n	800b908 <prvTaskExitError+0x28>
	__asm volatile
 800b90c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b910:	f383 8811 	msr	BASEPRI, r3
 800b914:	f3bf 8f6f 	isb	sy
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	60bb      	str	r3, [r7, #8]
}
 800b91e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b920:	bf00      	nop
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d0fc      	beq.n	800b922 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b928:	bf00      	nop
 800b92a:	bf00      	nop
 800b92c:	3714      	adds	r7, #20
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop
 800b938:	20000020 	.word	0x20000020
 800b93c:	00000000 	.word	0x00000000

0800b940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b940:	4b07      	ldr	r3, [pc, #28]	@ (800b960 <pxCurrentTCBConst2>)
 800b942:	6819      	ldr	r1, [r3, #0]
 800b944:	6808      	ldr	r0, [r1, #0]
 800b946:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94a:	f380 8809 	msr	PSP, r0
 800b94e:	f3bf 8f6f 	isb	sy
 800b952:	f04f 0000 	mov.w	r0, #0
 800b956:	f380 8811 	msr	BASEPRI, r0
 800b95a:	4770      	bx	lr
 800b95c:	f3af 8000 	nop.w

0800b960 <pxCurrentTCBConst2>:
 800b960:	200010d8 	.word	0x200010d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b964:	bf00      	nop
 800b966:	bf00      	nop

0800b968 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b968:	4808      	ldr	r0, [pc, #32]	@ (800b98c <prvPortStartFirstTask+0x24>)
 800b96a:	6800      	ldr	r0, [r0, #0]
 800b96c:	6800      	ldr	r0, [r0, #0]
 800b96e:	f380 8808 	msr	MSP, r0
 800b972:	f04f 0000 	mov.w	r0, #0
 800b976:	f380 8814 	msr	CONTROL, r0
 800b97a:	b662      	cpsie	i
 800b97c:	b661      	cpsie	f
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	f3bf 8f6f 	isb	sy
 800b986:	df00      	svc	0
 800b988:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b98a:	bf00      	nop
 800b98c:	e000ed08 	.word	0xe000ed08

0800b990 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b996:	4b47      	ldr	r3, [pc, #284]	@ (800bab4 <xPortStartScheduler+0x124>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	4a47      	ldr	r2, [pc, #284]	@ (800bab8 <xPortStartScheduler+0x128>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	d10b      	bne.n	800b9b8 <xPortStartScheduler+0x28>
	__asm volatile
 800b9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a4:	f383 8811 	msr	BASEPRI, r3
 800b9a8:	f3bf 8f6f 	isb	sy
 800b9ac:	f3bf 8f4f 	dsb	sy
 800b9b0:	60fb      	str	r3, [r7, #12]
}
 800b9b2:	bf00      	nop
 800b9b4:	bf00      	nop
 800b9b6:	e7fd      	b.n	800b9b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b9b8:	4b3e      	ldr	r3, [pc, #248]	@ (800bab4 <xPortStartScheduler+0x124>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4a3f      	ldr	r2, [pc, #252]	@ (800babc <xPortStartScheduler+0x12c>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d10b      	bne.n	800b9da <xPortStartScheduler+0x4a>
	__asm volatile
 800b9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c6:	f383 8811 	msr	BASEPRI, r3
 800b9ca:	f3bf 8f6f 	isb	sy
 800b9ce:	f3bf 8f4f 	dsb	sy
 800b9d2:	613b      	str	r3, [r7, #16]
}
 800b9d4:	bf00      	nop
 800b9d6:	bf00      	nop
 800b9d8:	e7fd      	b.n	800b9d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b9da:	4b39      	ldr	r3, [pc, #228]	@ (800bac0 <xPortStartScheduler+0x130>)
 800b9dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	22ff      	movs	r2, #255	@ 0xff
 800b9ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	781b      	ldrb	r3, [r3, #0]
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b9f4:	78fb      	ldrb	r3, [r7, #3]
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b9fc:	b2da      	uxtb	r2, r3
 800b9fe:	4b31      	ldr	r3, [pc, #196]	@ (800bac4 <xPortStartScheduler+0x134>)
 800ba00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ba02:	4b31      	ldr	r3, [pc, #196]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba04:	2207      	movs	r2, #7
 800ba06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba08:	e009      	b.n	800ba1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ba0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	4a2d      	ldr	r2, [pc, #180]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ba14:	78fb      	ldrb	r3, [r7, #3]
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	005b      	lsls	r3, r3, #1
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba1e:	78fb      	ldrb	r3, [r7, #3]
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba26:	2b80      	cmp	r3, #128	@ 0x80
 800ba28:	d0ef      	beq.n	800ba0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ba2a:	4b27      	ldr	r3, [pc, #156]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f1c3 0307 	rsb	r3, r3, #7
 800ba32:	2b04      	cmp	r3, #4
 800ba34:	d00b      	beq.n	800ba4e <xPortStartScheduler+0xbe>
	__asm volatile
 800ba36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba3a:	f383 8811 	msr	BASEPRI, r3
 800ba3e:	f3bf 8f6f 	isb	sy
 800ba42:	f3bf 8f4f 	dsb	sy
 800ba46:	60bb      	str	r3, [r7, #8]
}
 800ba48:	bf00      	nop
 800ba4a:	bf00      	nop
 800ba4c:	e7fd      	b.n	800ba4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ba4e:	4b1e      	ldr	r3, [pc, #120]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	021b      	lsls	r3, r3, #8
 800ba54:	4a1c      	ldr	r2, [pc, #112]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba58:	4b1b      	ldr	r3, [pc, #108]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ba60:	4a19      	ldr	r2, [pc, #100]	@ (800bac8 <xPortStartScheduler+0x138>)
 800ba62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	b2da      	uxtb	r2, r3
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba6c:	4b17      	ldr	r3, [pc, #92]	@ (800bacc <xPortStartScheduler+0x13c>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4a16      	ldr	r2, [pc, #88]	@ (800bacc <xPortStartScheduler+0x13c>)
 800ba72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ba76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ba78:	4b14      	ldr	r3, [pc, #80]	@ (800bacc <xPortStartScheduler+0x13c>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	4a13      	ldr	r2, [pc, #76]	@ (800bacc <xPortStartScheduler+0x13c>)
 800ba7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ba82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ba84:	f000 f8da 	bl	800bc3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ba88:	4b11      	ldr	r3, [pc, #68]	@ (800bad0 <xPortStartScheduler+0x140>)
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ba8e:	f000 f8f9 	bl	800bc84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ba92:	4b10      	ldr	r3, [pc, #64]	@ (800bad4 <xPortStartScheduler+0x144>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a0f      	ldr	r2, [pc, #60]	@ (800bad4 <xPortStartScheduler+0x144>)
 800ba98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ba9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ba9e:	f7ff ff63 	bl	800b968 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800baa2:	f7ff f83d 	bl	800ab20 <vTaskSwitchContext>
	prvTaskExitError();
 800baa6:	f7ff ff1b 	bl	800b8e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3718      	adds	r7, #24
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}
 800bab4:	e000ed00 	.word	0xe000ed00
 800bab8:	410fc271 	.word	0x410fc271
 800babc:	410fc270 	.word	0x410fc270
 800bac0:	e000e400 	.word	0xe000e400
 800bac4:	20001704 	.word	0x20001704
 800bac8:	20001708 	.word	0x20001708
 800bacc:	e000ed20 	.word	0xe000ed20
 800bad0:	20000020 	.word	0x20000020
 800bad4:	e000ef34 	.word	0xe000ef34

0800bad8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
	__asm volatile
 800bade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bae2:	f383 8811 	msr	BASEPRI, r3
 800bae6:	f3bf 8f6f 	isb	sy
 800baea:	f3bf 8f4f 	dsb	sy
 800baee:	607b      	str	r3, [r7, #4]
}
 800baf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800baf2:	4b10      	ldr	r3, [pc, #64]	@ (800bb34 <vPortEnterCritical+0x5c>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	3301      	adds	r3, #1
 800baf8:	4a0e      	ldr	r2, [pc, #56]	@ (800bb34 <vPortEnterCritical+0x5c>)
 800bafa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bafc:	4b0d      	ldr	r3, [pc, #52]	@ (800bb34 <vPortEnterCritical+0x5c>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	d110      	bne.n	800bb26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bb04:	4b0c      	ldr	r3, [pc, #48]	@ (800bb38 <vPortEnterCritical+0x60>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d00b      	beq.n	800bb26 <vPortEnterCritical+0x4e>
	__asm volatile
 800bb0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb12:	f383 8811 	msr	BASEPRI, r3
 800bb16:	f3bf 8f6f 	isb	sy
 800bb1a:	f3bf 8f4f 	dsb	sy
 800bb1e:	603b      	str	r3, [r7, #0]
}
 800bb20:	bf00      	nop
 800bb22:	bf00      	nop
 800bb24:	e7fd      	b.n	800bb22 <vPortEnterCritical+0x4a>
	}
}
 800bb26:	bf00      	nop
 800bb28:	370c      	adds	r7, #12
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop
 800bb34:	20000020 	.word	0x20000020
 800bb38:	e000ed04 	.word	0xe000ed04

0800bb3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bb42:	4b12      	ldr	r3, [pc, #72]	@ (800bb8c <vPortExitCritical+0x50>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d10b      	bne.n	800bb62 <vPortExitCritical+0x26>
	__asm volatile
 800bb4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb4e:	f383 8811 	msr	BASEPRI, r3
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	f3bf 8f4f 	dsb	sy
 800bb5a:	607b      	str	r3, [r7, #4]
}
 800bb5c:	bf00      	nop
 800bb5e:	bf00      	nop
 800bb60:	e7fd      	b.n	800bb5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb62:	4b0a      	ldr	r3, [pc, #40]	@ (800bb8c <vPortExitCritical+0x50>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	3b01      	subs	r3, #1
 800bb68:	4a08      	ldr	r2, [pc, #32]	@ (800bb8c <vPortExitCritical+0x50>)
 800bb6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb6c:	4b07      	ldr	r3, [pc, #28]	@ (800bb8c <vPortExitCritical+0x50>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d105      	bne.n	800bb80 <vPortExitCritical+0x44>
 800bb74:	2300      	movs	r3, #0
 800bb76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	f383 8811 	msr	BASEPRI, r3
}
 800bb7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bb80:	bf00      	nop
 800bb82:	370c      	adds	r7, #12
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr
 800bb8c:	20000020 	.word	0x20000020

0800bb90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bb90:	f3ef 8009 	mrs	r0, PSP
 800bb94:	f3bf 8f6f 	isb	sy
 800bb98:	4b15      	ldr	r3, [pc, #84]	@ (800bbf0 <pxCurrentTCBConst>)
 800bb9a:	681a      	ldr	r2, [r3, #0]
 800bb9c:	f01e 0f10 	tst.w	lr, #16
 800bba0:	bf08      	it	eq
 800bba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbaa:	6010      	str	r0, [r2, #0]
 800bbac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bbb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bbb4:	f380 8811 	msr	BASEPRI, r0
 800bbb8:	f3bf 8f4f 	dsb	sy
 800bbbc:	f3bf 8f6f 	isb	sy
 800bbc0:	f7fe ffae 	bl	800ab20 <vTaskSwitchContext>
 800bbc4:	f04f 0000 	mov.w	r0, #0
 800bbc8:	f380 8811 	msr	BASEPRI, r0
 800bbcc:	bc09      	pop	{r0, r3}
 800bbce:	6819      	ldr	r1, [r3, #0]
 800bbd0:	6808      	ldr	r0, [r1, #0]
 800bbd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd6:	f01e 0f10 	tst.w	lr, #16
 800bbda:	bf08      	it	eq
 800bbdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bbe0:	f380 8809 	msr	PSP, r0
 800bbe4:	f3bf 8f6f 	isb	sy
 800bbe8:	4770      	bx	lr
 800bbea:	bf00      	nop
 800bbec:	f3af 8000 	nop.w

0800bbf0 <pxCurrentTCBConst>:
 800bbf0:	200010d8 	.word	0x200010d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bbf4:	bf00      	nop
 800bbf6:	bf00      	nop

0800bbf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
	__asm volatile
 800bbfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc02:	f383 8811 	msr	BASEPRI, r3
 800bc06:	f3bf 8f6f 	isb	sy
 800bc0a:	f3bf 8f4f 	dsb	sy
 800bc0e:	607b      	str	r3, [r7, #4]
}
 800bc10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bc12:	f7fe fecb 	bl	800a9ac <xTaskIncrementTick>
 800bc16:	4603      	mov	r3, r0
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d003      	beq.n	800bc24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bc1c:	4b06      	ldr	r3, [pc, #24]	@ (800bc38 <xPortSysTickHandler+0x40>)
 800bc1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc22:	601a      	str	r2, [r3, #0]
 800bc24:	2300      	movs	r3, #0
 800bc26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	f383 8811 	msr	BASEPRI, r3
}
 800bc2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bc30:	bf00      	nop
 800bc32:	3708      	adds	r7, #8
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}
 800bc38:	e000ed04 	.word	0xe000ed04

0800bc3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bc40:	4b0b      	ldr	r3, [pc, #44]	@ (800bc70 <vPortSetupTimerInterrupt+0x34>)
 800bc42:	2200      	movs	r2, #0
 800bc44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bc46:	4b0b      	ldr	r3, [pc, #44]	@ (800bc74 <vPortSetupTimerInterrupt+0x38>)
 800bc48:	2200      	movs	r2, #0
 800bc4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bc4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bc78 <vPortSetupTimerInterrupt+0x3c>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	4a0a      	ldr	r2, [pc, #40]	@ (800bc7c <vPortSetupTimerInterrupt+0x40>)
 800bc52:	fba2 2303 	umull	r2, r3, r2, r3
 800bc56:	099b      	lsrs	r3, r3, #6
 800bc58:	4a09      	ldr	r2, [pc, #36]	@ (800bc80 <vPortSetupTimerInterrupt+0x44>)
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc5e:	4b04      	ldr	r3, [pc, #16]	@ (800bc70 <vPortSetupTimerInterrupt+0x34>)
 800bc60:	2207      	movs	r2, #7
 800bc62:	601a      	str	r2, [r3, #0]
}
 800bc64:	bf00      	nop
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr
 800bc6e:	bf00      	nop
 800bc70:	e000e010 	.word	0xe000e010
 800bc74:	e000e018 	.word	0xe000e018
 800bc78:	20000014 	.word	0x20000014
 800bc7c:	10624dd3 	.word	0x10624dd3
 800bc80:	e000e014 	.word	0xe000e014

0800bc84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bc84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bc94 <vPortEnableVFP+0x10>
 800bc88:	6801      	ldr	r1, [r0, #0]
 800bc8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bc8e:	6001      	str	r1, [r0, #0]
 800bc90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bc92:	bf00      	nop
 800bc94:	e000ed88 	.word	0xe000ed88

0800bc98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bc98:	b480      	push	{r7}
 800bc9a:	b085      	sub	sp, #20
 800bc9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bc9e:	f3ef 8305 	mrs	r3, IPSR
 800bca2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2b0f      	cmp	r3, #15
 800bca8:	d915      	bls.n	800bcd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bcaa:	4a18      	ldr	r2, [pc, #96]	@ (800bd0c <vPortValidateInterruptPriority+0x74>)
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	4413      	add	r3, r2
 800bcb0:	781b      	ldrb	r3, [r3, #0]
 800bcb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bcb4:	4b16      	ldr	r3, [pc, #88]	@ (800bd10 <vPortValidateInterruptPriority+0x78>)
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	7afa      	ldrb	r2, [r7, #11]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d20b      	bcs.n	800bcd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	607b      	str	r3, [r7, #4]
}
 800bcd0:	bf00      	nop
 800bcd2:	bf00      	nop
 800bcd4:	e7fd      	b.n	800bcd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bcd6:	4b0f      	ldr	r3, [pc, #60]	@ (800bd14 <vPortValidateInterruptPriority+0x7c>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bcde:	4b0e      	ldr	r3, [pc, #56]	@ (800bd18 <vPortValidateInterruptPriority+0x80>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d90b      	bls.n	800bcfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcea:	f383 8811 	msr	BASEPRI, r3
 800bcee:	f3bf 8f6f 	isb	sy
 800bcf2:	f3bf 8f4f 	dsb	sy
 800bcf6:	603b      	str	r3, [r7, #0]
}
 800bcf8:	bf00      	nop
 800bcfa:	bf00      	nop
 800bcfc:	e7fd      	b.n	800bcfa <vPortValidateInterruptPriority+0x62>
	}
 800bcfe:	bf00      	nop
 800bd00:	3714      	adds	r7, #20
 800bd02:	46bd      	mov	sp, r7
 800bd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd08:	4770      	bx	lr
 800bd0a:	bf00      	nop
 800bd0c:	e000e3f0 	.word	0xe000e3f0
 800bd10:	20001704 	.word	0x20001704
 800bd14:	e000ed0c 	.word	0xe000ed0c
 800bd18:	20001708 	.word	0x20001708

0800bd1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b08a      	sub	sp, #40	@ 0x28
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bd24:	2300      	movs	r3, #0
 800bd26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bd28:	f7fe fd84 	bl	800a834 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bd2c:	4b5c      	ldr	r3, [pc, #368]	@ (800bea0 <pvPortMalloc+0x184>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d101      	bne.n	800bd38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bd34:	f000 f924 	bl	800bf80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bd38:	4b5a      	ldr	r3, [pc, #360]	@ (800bea4 <pvPortMalloc+0x188>)
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	4013      	ands	r3, r2
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	f040 8095 	bne.w	800be70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d01e      	beq.n	800bd8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bd4c:	2208      	movs	r2, #8
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	4413      	add	r3, r2
 800bd52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f003 0307 	and.w	r3, r3, #7
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d015      	beq.n	800bd8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f023 0307 	bic.w	r3, r3, #7
 800bd64:	3308      	adds	r3, #8
 800bd66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f003 0307 	and.w	r3, r3, #7
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d00b      	beq.n	800bd8a <pvPortMalloc+0x6e>
	__asm volatile
 800bd72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd76:	f383 8811 	msr	BASEPRI, r3
 800bd7a:	f3bf 8f6f 	isb	sy
 800bd7e:	f3bf 8f4f 	dsb	sy
 800bd82:	617b      	str	r3, [r7, #20]
}
 800bd84:	bf00      	nop
 800bd86:	bf00      	nop
 800bd88:	e7fd      	b.n	800bd86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d06f      	beq.n	800be70 <pvPortMalloc+0x154>
 800bd90:	4b45      	ldr	r3, [pc, #276]	@ (800bea8 <pvPortMalloc+0x18c>)
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	687a      	ldr	r2, [r7, #4]
 800bd96:	429a      	cmp	r2, r3
 800bd98:	d86a      	bhi.n	800be70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bd9a:	4b44      	ldr	r3, [pc, #272]	@ (800beac <pvPortMalloc+0x190>)
 800bd9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bd9e:	4b43      	ldr	r3, [pc, #268]	@ (800beac <pvPortMalloc+0x190>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bda4:	e004      	b.n	800bdb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bda6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bda8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bdaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bdb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	687a      	ldr	r2, [r7, #4]
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d903      	bls.n	800bdc2 <pvPortMalloc+0xa6>
 800bdba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d1f1      	bne.n	800bda6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bdc2:	4b37      	ldr	r3, [pc, #220]	@ (800bea0 <pvPortMalloc+0x184>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d051      	beq.n	800be70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bdcc:	6a3b      	ldr	r3, [r7, #32]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2208      	movs	r2, #8
 800bdd2:	4413      	add	r3, r2
 800bdd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bdd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	6a3b      	ldr	r3, [r7, #32]
 800bddc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bdde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde0:	685a      	ldr	r2, [r3, #4]
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	1ad2      	subs	r2, r2, r3
 800bde6:	2308      	movs	r3, #8
 800bde8:	005b      	lsls	r3, r3, #1
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d920      	bls.n	800be30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bdee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	4413      	add	r3, r2
 800bdf4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bdf6:	69bb      	ldr	r3, [r7, #24]
 800bdf8:	f003 0307 	and.w	r3, r3, #7
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d00b      	beq.n	800be18 <pvPortMalloc+0xfc>
	__asm volatile
 800be00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be04:	f383 8811 	msr	BASEPRI, r3
 800be08:	f3bf 8f6f 	isb	sy
 800be0c:	f3bf 8f4f 	dsb	sy
 800be10:	613b      	str	r3, [r7, #16]
}
 800be12:	bf00      	nop
 800be14:	bf00      	nop
 800be16:	e7fd      	b.n	800be14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800be18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1a:	685a      	ldr	r2, [r3, #4]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	1ad2      	subs	r2, r2, r3
 800be20:	69bb      	ldr	r3, [r7, #24]
 800be22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800be24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800be2a:	69b8      	ldr	r0, [r7, #24]
 800be2c:	f000 f90a 	bl	800c044 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800be30:	4b1d      	ldr	r3, [pc, #116]	@ (800bea8 <pvPortMalloc+0x18c>)
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be36:	685b      	ldr	r3, [r3, #4]
 800be38:	1ad3      	subs	r3, r2, r3
 800be3a:	4a1b      	ldr	r2, [pc, #108]	@ (800bea8 <pvPortMalloc+0x18c>)
 800be3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800be3e:	4b1a      	ldr	r3, [pc, #104]	@ (800bea8 <pvPortMalloc+0x18c>)
 800be40:	681a      	ldr	r2, [r3, #0]
 800be42:	4b1b      	ldr	r3, [pc, #108]	@ (800beb0 <pvPortMalloc+0x194>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	429a      	cmp	r2, r3
 800be48:	d203      	bcs.n	800be52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800be4a:	4b17      	ldr	r3, [pc, #92]	@ (800bea8 <pvPortMalloc+0x18c>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4a18      	ldr	r2, [pc, #96]	@ (800beb0 <pvPortMalloc+0x194>)
 800be50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be54:	685a      	ldr	r2, [r3, #4]
 800be56:	4b13      	ldr	r3, [pc, #76]	@ (800bea4 <pvPortMalloc+0x188>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	431a      	orrs	r2, r3
 800be5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be62:	2200      	movs	r2, #0
 800be64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800be66:	4b13      	ldr	r3, [pc, #76]	@ (800beb4 <pvPortMalloc+0x198>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	3301      	adds	r3, #1
 800be6c:	4a11      	ldr	r2, [pc, #68]	@ (800beb4 <pvPortMalloc+0x198>)
 800be6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800be70:	f7fe fcee 	bl	800a850 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	f003 0307 	and.w	r3, r3, #7
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d00b      	beq.n	800be96 <pvPortMalloc+0x17a>
	__asm volatile
 800be7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	60fb      	str	r3, [r7, #12]
}
 800be90:	bf00      	nop
 800be92:	bf00      	nop
 800be94:	e7fd      	b.n	800be92 <pvPortMalloc+0x176>
	return pvReturn;
 800be96:	69fb      	ldr	r3, [r7, #28]
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3728      	adds	r7, #40	@ 0x28
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	20005314 	.word	0x20005314
 800bea4:	20005328 	.word	0x20005328
 800bea8:	20005318 	.word	0x20005318
 800beac:	2000530c 	.word	0x2000530c
 800beb0:	2000531c 	.word	0x2000531c
 800beb4:	20005320 	.word	0x20005320

0800beb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b086      	sub	sp, #24
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d04f      	beq.n	800bf6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800beca:	2308      	movs	r3, #8
 800becc:	425b      	negs	r3, r3
 800bece:	697a      	ldr	r2, [r7, #20]
 800bed0:	4413      	add	r3, r2
 800bed2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	685a      	ldr	r2, [r3, #4]
 800bedc:	4b25      	ldr	r3, [pc, #148]	@ (800bf74 <vPortFree+0xbc>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	4013      	ands	r3, r2
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d10b      	bne.n	800befe <vPortFree+0x46>
	__asm volatile
 800bee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beea:	f383 8811 	msr	BASEPRI, r3
 800beee:	f3bf 8f6f 	isb	sy
 800bef2:	f3bf 8f4f 	dsb	sy
 800bef6:	60fb      	str	r3, [r7, #12]
}
 800bef8:	bf00      	nop
 800befa:	bf00      	nop
 800befc:	e7fd      	b.n	800befa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d00b      	beq.n	800bf1e <vPortFree+0x66>
	__asm volatile
 800bf06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf0a:	f383 8811 	msr	BASEPRI, r3
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	f3bf 8f4f 	dsb	sy
 800bf16:	60bb      	str	r3, [r7, #8]
}
 800bf18:	bf00      	nop
 800bf1a:	bf00      	nop
 800bf1c:	e7fd      	b.n	800bf1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	685a      	ldr	r2, [r3, #4]
 800bf22:	4b14      	ldr	r3, [pc, #80]	@ (800bf74 <vPortFree+0xbc>)
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	4013      	ands	r3, r2
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d01e      	beq.n	800bf6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d11a      	bne.n	800bf6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	685a      	ldr	r2, [r3, #4]
 800bf38:	4b0e      	ldr	r3, [pc, #56]	@ (800bf74 <vPortFree+0xbc>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	43db      	mvns	r3, r3
 800bf3e:	401a      	ands	r2, r3
 800bf40:	693b      	ldr	r3, [r7, #16]
 800bf42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bf44:	f7fe fc76 	bl	800a834 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bf48:	693b      	ldr	r3, [r7, #16]
 800bf4a:	685a      	ldr	r2, [r3, #4]
 800bf4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf78 <vPortFree+0xc0>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4413      	add	r3, r2
 800bf52:	4a09      	ldr	r2, [pc, #36]	@ (800bf78 <vPortFree+0xc0>)
 800bf54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bf56:	6938      	ldr	r0, [r7, #16]
 800bf58:	f000 f874 	bl	800c044 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bf5c:	4b07      	ldr	r3, [pc, #28]	@ (800bf7c <vPortFree+0xc4>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	3301      	adds	r3, #1
 800bf62:	4a06      	ldr	r2, [pc, #24]	@ (800bf7c <vPortFree+0xc4>)
 800bf64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bf66:	f7fe fc73 	bl	800a850 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bf6a:	bf00      	nop
 800bf6c:	3718      	adds	r7, #24
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}
 800bf72:	bf00      	nop
 800bf74:	20005328 	.word	0x20005328
 800bf78:	20005318 	.word	0x20005318
 800bf7c:	20005324 	.word	0x20005324

0800bf80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bf80:	b480      	push	{r7}
 800bf82:	b085      	sub	sp, #20
 800bf84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bf86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800bf8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bf8c:	4b27      	ldr	r3, [pc, #156]	@ (800c02c <prvHeapInit+0xac>)
 800bf8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f003 0307 	and.w	r3, r3, #7
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00c      	beq.n	800bfb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	3307      	adds	r3, #7
 800bf9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f023 0307 	bic.w	r3, r3, #7
 800bfa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	1ad3      	subs	r3, r2, r3
 800bfae:	4a1f      	ldr	r2, [pc, #124]	@ (800c02c <prvHeapInit+0xac>)
 800bfb0:	4413      	add	r3, r2
 800bfb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bfb8:	4a1d      	ldr	r2, [pc, #116]	@ (800c030 <prvHeapInit+0xb0>)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bfbe:	4b1c      	ldr	r3, [pc, #112]	@ (800c030 <prvHeapInit+0xb0>)
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	68ba      	ldr	r2, [r7, #8]
 800bfc8:	4413      	add	r3, r2
 800bfca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bfcc:	2208      	movs	r2, #8
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	1a9b      	subs	r3, r3, r2
 800bfd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	f023 0307 	bic.w	r3, r3, #7
 800bfda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	4a15      	ldr	r2, [pc, #84]	@ (800c034 <prvHeapInit+0xb4>)
 800bfe0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bfe2:	4b14      	ldr	r3, [pc, #80]	@ (800c034 <prvHeapInit+0xb4>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bfea:	4b12      	ldr	r3, [pc, #72]	@ (800c034 <prvHeapInit+0xb4>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	2200      	movs	r2, #0
 800bff0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	68fa      	ldr	r2, [r7, #12]
 800bffa:	1ad2      	subs	r2, r2, r3
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c000:	4b0c      	ldr	r3, [pc, #48]	@ (800c034 <prvHeapInit+0xb4>)
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	4a0a      	ldr	r2, [pc, #40]	@ (800c038 <prvHeapInit+0xb8>)
 800c00e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	685b      	ldr	r3, [r3, #4]
 800c014:	4a09      	ldr	r2, [pc, #36]	@ (800c03c <prvHeapInit+0xbc>)
 800c016:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c018:	4b09      	ldr	r3, [pc, #36]	@ (800c040 <prvHeapInit+0xc0>)
 800c01a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c01e:	601a      	str	r2, [r3, #0]
}
 800c020:	bf00      	nop
 800c022:	3714      	adds	r7, #20
 800c024:	46bd      	mov	sp, r7
 800c026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02a:	4770      	bx	lr
 800c02c:	2000170c 	.word	0x2000170c
 800c030:	2000530c 	.word	0x2000530c
 800c034:	20005314 	.word	0x20005314
 800c038:	2000531c 	.word	0x2000531c
 800c03c:	20005318 	.word	0x20005318
 800c040:	20005328 	.word	0x20005328

0800c044 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c044:	b480      	push	{r7}
 800c046:	b085      	sub	sp, #20
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c04c:	4b28      	ldr	r3, [pc, #160]	@ (800c0f0 <prvInsertBlockIntoFreeList+0xac>)
 800c04e:	60fb      	str	r3, [r7, #12]
 800c050:	e002      	b.n	800c058 <prvInsertBlockIntoFreeList+0x14>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	60fb      	str	r3, [r7, #12]
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	429a      	cmp	r2, r3
 800c060:	d8f7      	bhi.n	800c052 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	685b      	ldr	r3, [r3, #4]
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	4413      	add	r3, r2
 800c06e:	687a      	ldr	r2, [r7, #4]
 800c070:	429a      	cmp	r2, r3
 800c072:	d108      	bne.n	800c086 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	685a      	ldr	r2, [r3, #4]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	685b      	ldr	r3, [r3, #4]
 800c07c:	441a      	add	r2, r3
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	685b      	ldr	r3, [r3, #4]
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	441a      	add	r2, r3
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	429a      	cmp	r2, r3
 800c098:	d118      	bne.n	800c0cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681a      	ldr	r2, [r3, #0]
 800c09e:	4b15      	ldr	r3, [pc, #84]	@ (800c0f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d00d      	beq.n	800c0c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	685a      	ldr	r2, [r3, #4]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	441a      	add	r2, r3
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	601a      	str	r2, [r3, #0]
 800c0c0:	e008      	b.n	800c0d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c0c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c0f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	601a      	str	r2, [r3, #0]
 800c0ca:	e003      	b.n	800c0d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	681a      	ldr	r2, [r3, #0]
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c0d4:	68fa      	ldr	r2, [r7, #12]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d002      	beq.n	800c0e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	687a      	ldr	r2, [r7, #4]
 800c0e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c0e2:	bf00      	nop
 800c0e4:	3714      	adds	r7, #20
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop
 800c0f0:	2000530c 	.word	0x2000530c
 800c0f4:	20005314 	.word	0x20005314

0800c0f8 <__cvt>:
 800c0f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c0fc:	ec57 6b10 	vmov	r6, r7, d0
 800c100:	2f00      	cmp	r7, #0
 800c102:	460c      	mov	r4, r1
 800c104:	4619      	mov	r1, r3
 800c106:	463b      	mov	r3, r7
 800c108:	bfbb      	ittet	lt
 800c10a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c10e:	461f      	movlt	r7, r3
 800c110:	2300      	movge	r3, #0
 800c112:	232d      	movlt	r3, #45	@ 0x2d
 800c114:	700b      	strb	r3, [r1, #0]
 800c116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c118:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c11c:	4691      	mov	r9, r2
 800c11e:	f023 0820 	bic.w	r8, r3, #32
 800c122:	bfbc      	itt	lt
 800c124:	4632      	movlt	r2, r6
 800c126:	4616      	movlt	r6, r2
 800c128:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c12c:	d005      	beq.n	800c13a <__cvt+0x42>
 800c12e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c132:	d100      	bne.n	800c136 <__cvt+0x3e>
 800c134:	3401      	adds	r4, #1
 800c136:	2102      	movs	r1, #2
 800c138:	e000      	b.n	800c13c <__cvt+0x44>
 800c13a:	2103      	movs	r1, #3
 800c13c:	ab03      	add	r3, sp, #12
 800c13e:	9301      	str	r3, [sp, #4]
 800c140:	ab02      	add	r3, sp, #8
 800c142:	9300      	str	r3, [sp, #0]
 800c144:	ec47 6b10 	vmov	d0, r6, r7
 800c148:	4653      	mov	r3, sl
 800c14a:	4622      	mov	r2, r4
 800c14c:	f000 fdbc 	bl	800ccc8 <_dtoa_r>
 800c150:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c154:	4605      	mov	r5, r0
 800c156:	d119      	bne.n	800c18c <__cvt+0x94>
 800c158:	f019 0f01 	tst.w	r9, #1
 800c15c:	d00e      	beq.n	800c17c <__cvt+0x84>
 800c15e:	eb00 0904 	add.w	r9, r0, r4
 800c162:	2200      	movs	r2, #0
 800c164:	2300      	movs	r3, #0
 800c166:	4630      	mov	r0, r6
 800c168:	4639      	mov	r1, r7
 800c16a:	f7f4 fcad 	bl	8000ac8 <__aeabi_dcmpeq>
 800c16e:	b108      	cbz	r0, 800c174 <__cvt+0x7c>
 800c170:	f8cd 900c 	str.w	r9, [sp, #12]
 800c174:	2230      	movs	r2, #48	@ 0x30
 800c176:	9b03      	ldr	r3, [sp, #12]
 800c178:	454b      	cmp	r3, r9
 800c17a:	d31e      	bcc.n	800c1ba <__cvt+0xc2>
 800c17c:	9b03      	ldr	r3, [sp, #12]
 800c17e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c180:	1b5b      	subs	r3, r3, r5
 800c182:	4628      	mov	r0, r5
 800c184:	6013      	str	r3, [r2, #0]
 800c186:	b004      	add	sp, #16
 800c188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c18c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c190:	eb00 0904 	add.w	r9, r0, r4
 800c194:	d1e5      	bne.n	800c162 <__cvt+0x6a>
 800c196:	7803      	ldrb	r3, [r0, #0]
 800c198:	2b30      	cmp	r3, #48	@ 0x30
 800c19a:	d10a      	bne.n	800c1b2 <__cvt+0xba>
 800c19c:	2200      	movs	r2, #0
 800c19e:	2300      	movs	r3, #0
 800c1a0:	4630      	mov	r0, r6
 800c1a2:	4639      	mov	r1, r7
 800c1a4:	f7f4 fc90 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1a8:	b918      	cbnz	r0, 800c1b2 <__cvt+0xba>
 800c1aa:	f1c4 0401 	rsb	r4, r4, #1
 800c1ae:	f8ca 4000 	str.w	r4, [sl]
 800c1b2:	f8da 3000 	ldr.w	r3, [sl]
 800c1b6:	4499      	add	r9, r3
 800c1b8:	e7d3      	b.n	800c162 <__cvt+0x6a>
 800c1ba:	1c59      	adds	r1, r3, #1
 800c1bc:	9103      	str	r1, [sp, #12]
 800c1be:	701a      	strb	r2, [r3, #0]
 800c1c0:	e7d9      	b.n	800c176 <__cvt+0x7e>

0800c1c2 <__exponent>:
 800c1c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1c4:	2900      	cmp	r1, #0
 800c1c6:	bfba      	itte	lt
 800c1c8:	4249      	neglt	r1, r1
 800c1ca:	232d      	movlt	r3, #45	@ 0x2d
 800c1cc:	232b      	movge	r3, #43	@ 0x2b
 800c1ce:	2909      	cmp	r1, #9
 800c1d0:	7002      	strb	r2, [r0, #0]
 800c1d2:	7043      	strb	r3, [r0, #1]
 800c1d4:	dd29      	ble.n	800c22a <__exponent+0x68>
 800c1d6:	f10d 0307 	add.w	r3, sp, #7
 800c1da:	461d      	mov	r5, r3
 800c1dc:	270a      	movs	r7, #10
 800c1de:	461a      	mov	r2, r3
 800c1e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c1e4:	fb07 1416 	mls	r4, r7, r6, r1
 800c1e8:	3430      	adds	r4, #48	@ 0x30
 800c1ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c1ee:	460c      	mov	r4, r1
 800c1f0:	2c63      	cmp	r4, #99	@ 0x63
 800c1f2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c1f6:	4631      	mov	r1, r6
 800c1f8:	dcf1      	bgt.n	800c1de <__exponent+0x1c>
 800c1fa:	3130      	adds	r1, #48	@ 0x30
 800c1fc:	1e94      	subs	r4, r2, #2
 800c1fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c202:	1c41      	adds	r1, r0, #1
 800c204:	4623      	mov	r3, r4
 800c206:	42ab      	cmp	r3, r5
 800c208:	d30a      	bcc.n	800c220 <__exponent+0x5e>
 800c20a:	f10d 0309 	add.w	r3, sp, #9
 800c20e:	1a9b      	subs	r3, r3, r2
 800c210:	42ac      	cmp	r4, r5
 800c212:	bf88      	it	hi
 800c214:	2300      	movhi	r3, #0
 800c216:	3302      	adds	r3, #2
 800c218:	4403      	add	r3, r0
 800c21a:	1a18      	subs	r0, r3, r0
 800c21c:	b003      	add	sp, #12
 800c21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c220:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c224:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c228:	e7ed      	b.n	800c206 <__exponent+0x44>
 800c22a:	2330      	movs	r3, #48	@ 0x30
 800c22c:	3130      	adds	r1, #48	@ 0x30
 800c22e:	7083      	strb	r3, [r0, #2]
 800c230:	70c1      	strb	r1, [r0, #3]
 800c232:	1d03      	adds	r3, r0, #4
 800c234:	e7f1      	b.n	800c21a <__exponent+0x58>
	...

0800c238 <_printf_float>:
 800c238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c23c:	b08d      	sub	sp, #52	@ 0x34
 800c23e:	460c      	mov	r4, r1
 800c240:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c244:	4616      	mov	r6, r2
 800c246:	461f      	mov	r7, r3
 800c248:	4605      	mov	r5, r0
 800c24a:	f000 fca3 	bl	800cb94 <_localeconv_r>
 800c24e:	6803      	ldr	r3, [r0, #0]
 800c250:	9304      	str	r3, [sp, #16]
 800c252:	4618      	mov	r0, r3
 800c254:	f7f4 f80c 	bl	8000270 <strlen>
 800c258:	2300      	movs	r3, #0
 800c25a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c25c:	f8d8 3000 	ldr.w	r3, [r8]
 800c260:	9005      	str	r0, [sp, #20]
 800c262:	3307      	adds	r3, #7
 800c264:	f023 0307 	bic.w	r3, r3, #7
 800c268:	f103 0208 	add.w	r2, r3, #8
 800c26c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c270:	f8d4 b000 	ldr.w	fp, [r4]
 800c274:	f8c8 2000 	str.w	r2, [r8]
 800c278:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c27c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c280:	9307      	str	r3, [sp, #28]
 800c282:	f8cd 8018 	str.w	r8, [sp, #24]
 800c286:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c28a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c28e:	4b9c      	ldr	r3, [pc, #624]	@ (800c500 <_printf_float+0x2c8>)
 800c290:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c294:	f7f4 fc4a 	bl	8000b2c <__aeabi_dcmpun>
 800c298:	bb70      	cbnz	r0, 800c2f8 <_printf_float+0xc0>
 800c29a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c29e:	4b98      	ldr	r3, [pc, #608]	@ (800c500 <_printf_float+0x2c8>)
 800c2a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c2a4:	f7f4 fc24 	bl	8000af0 <__aeabi_dcmple>
 800c2a8:	bb30      	cbnz	r0, 800c2f8 <_printf_float+0xc0>
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	4640      	mov	r0, r8
 800c2b0:	4649      	mov	r1, r9
 800c2b2:	f7f4 fc13 	bl	8000adc <__aeabi_dcmplt>
 800c2b6:	b110      	cbz	r0, 800c2be <_printf_float+0x86>
 800c2b8:	232d      	movs	r3, #45	@ 0x2d
 800c2ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c2be:	4a91      	ldr	r2, [pc, #580]	@ (800c504 <_printf_float+0x2cc>)
 800c2c0:	4b91      	ldr	r3, [pc, #580]	@ (800c508 <_printf_float+0x2d0>)
 800c2c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c2c6:	bf8c      	ite	hi
 800c2c8:	4690      	movhi	r8, r2
 800c2ca:	4698      	movls	r8, r3
 800c2cc:	2303      	movs	r3, #3
 800c2ce:	6123      	str	r3, [r4, #16]
 800c2d0:	f02b 0304 	bic.w	r3, fp, #4
 800c2d4:	6023      	str	r3, [r4, #0]
 800c2d6:	f04f 0900 	mov.w	r9, #0
 800c2da:	9700      	str	r7, [sp, #0]
 800c2dc:	4633      	mov	r3, r6
 800c2de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c2e0:	4621      	mov	r1, r4
 800c2e2:	4628      	mov	r0, r5
 800c2e4:	f000 f9d2 	bl	800c68c <_printf_common>
 800c2e8:	3001      	adds	r0, #1
 800c2ea:	f040 808d 	bne.w	800c408 <_printf_float+0x1d0>
 800c2ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c2f2:	b00d      	add	sp, #52	@ 0x34
 800c2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f8:	4642      	mov	r2, r8
 800c2fa:	464b      	mov	r3, r9
 800c2fc:	4640      	mov	r0, r8
 800c2fe:	4649      	mov	r1, r9
 800c300:	f7f4 fc14 	bl	8000b2c <__aeabi_dcmpun>
 800c304:	b140      	cbz	r0, 800c318 <_printf_float+0xe0>
 800c306:	464b      	mov	r3, r9
 800c308:	2b00      	cmp	r3, #0
 800c30a:	bfbc      	itt	lt
 800c30c:	232d      	movlt	r3, #45	@ 0x2d
 800c30e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c312:	4a7e      	ldr	r2, [pc, #504]	@ (800c50c <_printf_float+0x2d4>)
 800c314:	4b7e      	ldr	r3, [pc, #504]	@ (800c510 <_printf_float+0x2d8>)
 800c316:	e7d4      	b.n	800c2c2 <_printf_float+0x8a>
 800c318:	6863      	ldr	r3, [r4, #4]
 800c31a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c31e:	9206      	str	r2, [sp, #24]
 800c320:	1c5a      	adds	r2, r3, #1
 800c322:	d13b      	bne.n	800c39c <_printf_float+0x164>
 800c324:	2306      	movs	r3, #6
 800c326:	6063      	str	r3, [r4, #4]
 800c328:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c32c:	2300      	movs	r3, #0
 800c32e:	6022      	str	r2, [r4, #0]
 800c330:	9303      	str	r3, [sp, #12]
 800c332:	ab0a      	add	r3, sp, #40	@ 0x28
 800c334:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c338:	ab09      	add	r3, sp, #36	@ 0x24
 800c33a:	9300      	str	r3, [sp, #0]
 800c33c:	6861      	ldr	r1, [r4, #4]
 800c33e:	ec49 8b10 	vmov	d0, r8, r9
 800c342:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c346:	4628      	mov	r0, r5
 800c348:	f7ff fed6 	bl	800c0f8 <__cvt>
 800c34c:	9b06      	ldr	r3, [sp, #24]
 800c34e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c350:	2b47      	cmp	r3, #71	@ 0x47
 800c352:	4680      	mov	r8, r0
 800c354:	d129      	bne.n	800c3aa <_printf_float+0x172>
 800c356:	1cc8      	adds	r0, r1, #3
 800c358:	db02      	blt.n	800c360 <_printf_float+0x128>
 800c35a:	6863      	ldr	r3, [r4, #4]
 800c35c:	4299      	cmp	r1, r3
 800c35e:	dd41      	ble.n	800c3e4 <_printf_float+0x1ac>
 800c360:	f1aa 0a02 	sub.w	sl, sl, #2
 800c364:	fa5f fa8a 	uxtb.w	sl, sl
 800c368:	3901      	subs	r1, #1
 800c36a:	4652      	mov	r2, sl
 800c36c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c370:	9109      	str	r1, [sp, #36]	@ 0x24
 800c372:	f7ff ff26 	bl	800c1c2 <__exponent>
 800c376:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c378:	1813      	adds	r3, r2, r0
 800c37a:	2a01      	cmp	r2, #1
 800c37c:	4681      	mov	r9, r0
 800c37e:	6123      	str	r3, [r4, #16]
 800c380:	dc02      	bgt.n	800c388 <_printf_float+0x150>
 800c382:	6822      	ldr	r2, [r4, #0]
 800c384:	07d2      	lsls	r2, r2, #31
 800c386:	d501      	bpl.n	800c38c <_printf_float+0x154>
 800c388:	3301      	adds	r3, #1
 800c38a:	6123      	str	r3, [r4, #16]
 800c38c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c390:	2b00      	cmp	r3, #0
 800c392:	d0a2      	beq.n	800c2da <_printf_float+0xa2>
 800c394:	232d      	movs	r3, #45	@ 0x2d
 800c396:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c39a:	e79e      	b.n	800c2da <_printf_float+0xa2>
 800c39c:	9a06      	ldr	r2, [sp, #24]
 800c39e:	2a47      	cmp	r2, #71	@ 0x47
 800c3a0:	d1c2      	bne.n	800c328 <_printf_float+0xf0>
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d1c0      	bne.n	800c328 <_printf_float+0xf0>
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e7bd      	b.n	800c326 <_printf_float+0xee>
 800c3aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c3ae:	d9db      	bls.n	800c368 <_printf_float+0x130>
 800c3b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c3b4:	d118      	bne.n	800c3e8 <_printf_float+0x1b0>
 800c3b6:	2900      	cmp	r1, #0
 800c3b8:	6863      	ldr	r3, [r4, #4]
 800c3ba:	dd0b      	ble.n	800c3d4 <_printf_float+0x19c>
 800c3bc:	6121      	str	r1, [r4, #16]
 800c3be:	b913      	cbnz	r3, 800c3c6 <_printf_float+0x18e>
 800c3c0:	6822      	ldr	r2, [r4, #0]
 800c3c2:	07d0      	lsls	r0, r2, #31
 800c3c4:	d502      	bpl.n	800c3cc <_printf_float+0x194>
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	440b      	add	r3, r1
 800c3ca:	6123      	str	r3, [r4, #16]
 800c3cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c3ce:	f04f 0900 	mov.w	r9, #0
 800c3d2:	e7db      	b.n	800c38c <_printf_float+0x154>
 800c3d4:	b913      	cbnz	r3, 800c3dc <_printf_float+0x1a4>
 800c3d6:	6822      	ldr	r2, [r4, #0]
 800c3d8:	07d2      	lsls	r2, r2, #31
 800c3da:	d501      	bpl.n	800c3e0 <_printf_float+0x1a8>
 800c3dc:	3302      	adds	r3, #2
 800c3de:	e7f4      	b.n	800c3ca <_printf_float+0x192>
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	e7f2      	b.n	800c3ca <_printf_float+0x192>
 800c3e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c3e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3ea:	4299      	cmp	r1, r3
 800c3ec:	db05      	blt.n	800c3fa <_printf_float+0x1c2>
 800c3ee:	6823      	ldr	r3, [r4, #0]
 800c3f0:	6121      	str	r1, [r4, #16]
 800c3f2:	07d8      	lsls	r0, r3, #31
 800c3f4:	d5ea      	bpl.n	800c3cc <_printf_float+0x194>
 800c3f6:	1c4b      	adds	r3, r1, #1
 800c3f8:	e7e7      	b.n	800c3ca <_printf_float+0x192>
 800c3fa:	2900      	cmp	r1, #0
 800c3fc:	bfd4      	ite	le
 800c3fe:	f1c1 0202 	rsble	r2, r1, #2
 800c402:	2201      	movgt	r2, #1
 800c404:	4413      	add	r3, r2
 800c406:	e7e0      	b.n	800c3ca <_printf_float+0x192>
 800c408:	6823      	ldr	r3, [r4, #0]
 800c40a:	055a      	lsls	r2, r3, #21
 800c40c:	d407      	bmi.n	800c41e <_printf_float+0x1e6>
 800c40e:	6923      	ldr	r3, [r4, #16]
 800c410:	4642      	mov	r2, r8
 800c412:	4631      	mov	r1, r6
 800c414:	4628      	mov	r0, r5
 800c416:	47b8      	blx	r7
 800c418:	3001      	adds	r0, #1
 800c41a:	d12b      	bne.n	800c474 <_printf_float+0x23c>
 800c41c:	e767      	b.n	800c2ee <_printf_float+0xb6>
 800c41e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c422:	f240 80dd 	bls.w	800c5e0 <_printf_float+0x3a8>
 800c426:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c42a:	2200      	movs	r2, #0
 800c42c:	2300      	movs	r3, #0
 800c42e:	f7f4 fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c432:	2800      	cmp	r0, #0
 800c434:	d033      	beq.n	800c49e <_printf_float+0x266>
 800c436:	4a37      	ldr	r2, [pc, #220]	@ (800c514 <_printf_float+0x2dc>)
 800c438:	2301      	movs	r3, #1
 800c43a:	4631      	mov	r1, r6
 800c43c:	4628      	mov	r0, r5
 800c43e:	47b8      	blx	r7
 800c440:	3001      	adds	r0, #1
 800c442:	f43f af54 	beq.w	800c2ee <_printf_float+0xb6>
 800c446:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c44a:	4543      	cmp	r3, r8
 800c44c:	db02      	blt.n	800c454 <_printf_float+0x21c>
 800c44e:	6823      	ldr	r3, [r4, #0]
 800c450:	07d8      	lsls	r0, r3, #31
 800c452:	d50f      	bpl.n	800c474 <_printf_float+0x23c>
 800c454:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c458:	4631      	mov	r1, r6
 800c45a:	4628      	mov	r0, r5
 800c45c:	47b8      	blx	r7
 800c45e:	3001      	adds	r0, #1
 800c460:	f43f af45 	beq.w	800c2ee <_printf_float+0xb6>
 800c464:	f04f 0900 	mov.w	r9, #0
 800c468:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c46c:	f104 0a1a 	add.w	sl, r4, #26
 800c470:	45c8      	cmp	r8, r9
 800c472:	dc09      	bgt.n	800c488 <_printf_float+0x250>
 800c474:	6823      	ldr	r3, [r4, #0]
 800c476:	079b      	lsls	r3, r3, #30
 800c478:	f100 8103 	bmi.w	800c682 <_printf_float+0x44a>
 800c47c:	68e0      	ldr	r0, [r4, #12]
 800c47e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c480:	4298      	cmp	r0, r3
 800c482:	bfb8      	it	lt
 800c484:	4618      	movlt	r0, r3
 800c486:	e734      	b.n	800c2f2 <_printf_float+0xba>
 800c488:	2301      	movs	r3, #1
 800c48a:	4652      	mov	r2, sl
 800c48c:	4631      	mov	r1, r6
 800c48e:	4628      	mov	r0, r5
 800c490:	47b8      	blx	r7
 800c492:	3001      	adds	r0, #1
 800c494:	f43f af2b 	beq.w	800c2ee <_printf_float+0xb6>
 800c498:	f109 0901 	add.w	r9, r9, #1
 800c49c:	e7e8      	b.n	800c470 <_printf_float+0x238>
 800c49e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	dc39      	bgt.n	800c518 <_printf_float+0x2e0>
 800c4a4:	4a1b      	ldr	r2, [pc, #108]	@ (800c514 <_printf_float+0x2dc>)
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	4631      	mov	r1, r6
 800c4aa:	4628      	mov	r0, r5
 800c4ac:	47b8      	blx	r7
 800c4ae:	3001      	adds	r0, #1
 800c4b0:	f43f af1d 	beq.w	800c2ee <_printf_float+0xb6>
 800c4b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c4b8:	ea59 0303 	orrs.w	r3, r9, r3
 800c4bc:	d102      	bne.n	800c4c4 <_printf_float+0x28c>
 800c4be:	6823      	ldr	r3, [r4, #0]
 800c4c0:	07d9      	lsls	r1, r3, #31
 800c4c2:	d5d7      	bpl.n	800c474 <_printf_float+0x23c>
 800c4c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4c8:	4631      	mov	r1, r6
 800c4ca:	4628      	mov	r0, r5
 800c4cc:	47b8      	blx	r7
 800c4ce:	3001      	adds	r0, #1
 800c4d0:	f43f af0d 	beq.w	800c2ee <_printf_float+0xb6>
 800c4d4:	f04f 0a00 	mov.w	sl, #0
 800c4d8:	f104 0b1a 	add.w	fp, r4, #26
 800c4dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4de:	425b      	negs	r3, r3
 800c4e0:	4553      	cmp	r3, sl
 800c4e2:	dc01      	bgt.n	800c4e8 <_printf_float+0x2b0>
 800c4e4:	464b      	mov	r3, r9
 800c4e6:	e793      	b.n	800c410 <_printf_float+0x1d8>
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	465a      	mov	r2, fp
 800c4ec:	4631      	mov	r1, r6
 800c4ee:	4628      	mov	r0, r5
 800c4f0:	47b8      	blx	r7
 800c4f2:	3001      	adds	r0, #1
 800c4f4:	f43f aefb 	beq.w	800c2ee <_printf_float+0xb6>
 800c4f8:	f10a 0a01 	add.w	sl, sl, #1
 800c4fc:	e7ee      	b.n	800c4dc <_printf_float+0x2a4>
 800c4fe:	bf00      	nop
 800c500:	7fefffff 	.word	0x7fefffff
 800c504:	08010160 	.word	0x08010160
 800c508:	0801015c 	.word	0x0801015c
 800c50c:	08010168 	.word	0x08010168
 800c510:	08010164 	.word	0x08010164
 800c514:	0801016c 	.word	0x0801016c
 800c518:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c51a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c51e:	4553      	cmp	r3, sl
 800c520:	bfa8      	it	ge
 800c522:	4653      	movge	r3, sl
 800c524:	2b00      	cmp	r3, #0
 800c526:	4699      	mov	r9, r3
 800c528:	dc36      	bgt.n	800c598 <_printf_float+0x360>
 800c52a:	f04f 0b00 	mov.w	fp, #0
 800c52e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c532:	f104 021a 	add.w	r2, r4, #26
 800c536:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c538:	9306      	str	r3, [sp, #24]
 800c53a:	eba3 0309 	sub.w	r3, r3, r9
 800c53e:	455b      	cmp	r3, fp
 800c540:	dc31      	bgt.n	800c5a6 <_printf_float+0x36e>
 800c542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c544:	459a      	cmp	sl, r3
 800c546:	dc3a      	bgt.n	800c5be <_printf_float+0x386>
 800c548:	6823      	ldr	r3, [r4, #0]
 800c54a:	07da      	lsls	r2, r3, #31
 800c54c:	d437      	bmi.n	800c5be <_printf_float+0x386>
 800c54e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c550:	ebaa 0903 	sub.w	r9, sl, r3
 800c554:	9b06      	ldr	r3, [sp, #24]
 800c556:	ebaa 0303 	sub.w	r3, sl, r3
 800c55a:	4599      	cmp	r9, r3
 800c55c:	bfa8      	it	ge
 800c55e:	4699      	movge	r9, r3
 800c560:	f1b9 0f00 	cmp.w	r9, #0
 800c564:	dc33      	bgt.n	800c5ce <_printf_float+0x396>
 800c566:	f04f 0800 	mov.w	r8, #0
 800c56a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c56e:	f104 0b1a 	add.w	fp, r4, #26
 800c572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c574:	ebaa 0303 	sub.w	r3, sl, r3
 800c578:	eba3 0309 	sub.w	r3, r3, r9
 800c57c:	4543      	cmp	r3, r8
 800c57e:	f77f af79 	ble.w	800c474 <_printf_float+0x23c>
 800c582:	2301      	movs	r3, #1
 800c584:	465a      	mov	r2, fp
 800c586:	4631      	mov	r1, r6
 800c588:	4628      	mov	r0, r5
 800c58a:	47b8      	blx	r7
 800c58c:	3001      	adds	r0, #1
 800c58e:	f43f aeae 	beq.w	800c2ee <_printf_float+0xb6>
 800c592:	f108 0801 	add.w	r8, r8, #1
 800c596:	e7ec      	b.n	800c572 <_printf_float+0x33a>
 800c598:	4642      	mov	r2, r8
 800c59a:	4631      	mov	r1, r6
 800c59c:	4628      	mov	r0, r5
 800c59e:	47b8      	blx	r7
 800c5a0:	3001      	adds	r0, #1
 800c5a2:	d1c2      	bne.n	800c52a <_printf_float+0x2f2>
 800c5a4:	e6a3      	b.n	800c2ee <_printf_float+0xb6>
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	4631      	mov	r1, r6
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	9206      	str	r2, [sp, #24]
 800c5ae:	47b8      	blx	r7
 800c5b0:	3001      	adds	r0, #1
 800c5b2:	f43f ae9c 	beq.w	800c2ee <_printf_float+0xb6>
 800c5b6:	9a06      	ldr	r2, [sp, #24]
 800c5b8:	f10b 0b01 	add.w	fp, fp, #1
 800c5bc:	e7bb      	b.n	800c536 <_printf_float+0x2fe>
 800c5be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5c2:	4631      	mov	r1, r6
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	47b8      	blx	r7
 800c5c8:	3001      	adds	r0, #1
 800c5ca:	d1c0      	bne.n	800c54e <_printf_float+0x316>
 800c5cc:	e68f      	b.n	800c2ee <_printf_float+0xb6>
 800c5ce:	9a06      	ldr	r2, [sp, #24]
 800c5d0:	464b      	mov	r3, r9
 800c5d2:	4442      	add	r2, r8
 800c5d4:	4631      	mov	r1, r6
 800c5d6:	4628      	mov	r0, r5
 800c5d8:	47b8      	blx	r7
 800c5da:	3001      	adds	r0, #1
 800c5dc:	d1c3      	bne.n	800c566 <_printf_float+0x32e>
 800c5de:	e686      	b.n	800c2ee <_printf_float+0xb6>
 800c5e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c5e4:	f1ba 0f01 	cmp.w	sl, #1
 800c5e8:	dc01      	bgt.n	800c5ee <_printf_float+0x3b6>
 800c5ea:	07db      	lsls	r3, r3, #31
 800c5ec:	d536      	bpl.n	800c65c <_printf_float+0x424>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	4642      	mov	r2, r8
 800c5f2:	4631      	mov	r1, r6
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	47b8      	blx	r7
 800c5f8:	3001      	adds	r0, #1
 800c5fa:	f43f ae78 	beq.w	800c2ee <_printf_float+0xb6>
 800c5fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c602:	4631      	mov	r1, r6
 800c604:	4628      	mov	r0, r5
 800c606:	47b8      	blx	r7
 800c608:	3001      	adds	r0, #1
 800c60a:	f43f ae70 	beq.w	800c2ee <_printf_float+0xb6>
 800c60e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c612:	2200      	movs	r2, #0
 800c614:	2300      	movs	r3, #0
 800c616:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c61a:	f7f4 fa55 	bl	8000ac8 <__aeabi_dcmpeq>
 800c61e:	b9c0      	cbnz	r0, 800c652 <_printf_float+0x41a>
 800c620:	4653      	mov	r3, sl
 800c622:	f108 0201 	add.w	r2, r8, #1
 800c626:	4631      	mov	r1, r6
 800c628:	4628      	mov	r0, r5
 800c62a:	47b8      	blx	r7
 800c62c:	3001      	adds	r0, #1
 800c62e:	d10c      	bne.n	800c64a <_printf_float+0x412>
 800c630:	e65d      	b.n	800c2ee <_printf_float+0xb6>
 800c632:	2301      	movs	r3, #1
 800c634:	465a      	mov	r2, fp
 800c636:	4631      	mov	r1, r6
 800c638:	4628      	mov	r0, r5
 800c63a:	47b8      	blx	r7
 800c63c:	3001      	adds	r0, #1
 800c63e:	f43f ae56 	beq.w	800c2ee <_printf_float+0xb6>
 800c642:	f108 0801 	add.w	r8, r8, #1
 800c646:	45d0      	cmp	r8, sl
 800c648:	dbf3      	blt.n	800c632 <_printf_float+0x3fa>
 800c64a:	464b      	mov	r3, r9
 800c64c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c650:	e6df      	b.n	800c412 <_printf_float+0x1da>
 800c652:	f04f 0800 	mov.w	r8, #0
 800c656:	f104 0b1a 	add.w	fp, r4, #26
 800c65a:	e7f4      	b.n	800c646 <_printf_float+0x40e>
 800c65c:	2301      	movs	r3, #1
 800c65e:	4642      	mov	r2, r8
 800c660:	e7e1      	b.n	800c626 <_printf_float+0x3ee>
 800c662:	2301      	movs	r3, #1
 800c664:	464a      	mov	r2, r9
 800c666:	4631      	mov	r1, r6
 800c668:	4628      	mov	r0, r5
 800c66a:	47b8      	blx	r7
 800c66c:	3001      	adds	r0, #1
 800c66e:	f43f ae3e 	beq.w	800c2ee <_printf_float+0xb6>
 800c672:	f108 0801 	add.w	r8, r8, #1
 800c676:	68e3      	ldr	r3, [r4, #12]
 800c678:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c67a:	1a5b      	subs	r3, r3, r1
 800c67c:	4543      	cmp	r3, r8
 800c67e:	dcf0      	bgt.n	800c662 <_printf_float+0x42a>
 800c680:	e6fc      	b.n	800c47c <_printf_float+0x244>
 800c682:	f04f 0800 	mov.w	r8, #0
 800c686:	f104 0919 	add.w	r9, r4, #25
 800c68a:	e7f4      	b.n	800c676 <_printf_float+0x43e>

0800c68c <_printf_common>:
 800c68c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c690:	4616      	mov	r6, r2
 800c692:	4698      	mov	r8, r3
 800c694:	688a      	ldr	r2, [r1, #8]
 800c696:	690b      	ldr	r3, [r1, #16]
 800c698:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c69c:	4293      	cmp	r3, r2
 800c69e:	bfb8      	it	lt
 800c6a0:	4613      	movlt	r3, r2
 800c6a2:	6033      	str	r3, [r6, #0]
 800c6a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c6a8:	4607      	mov	r7, r0
 800c6aa:	460c      	mov	r4, r1
 800c6ac:	b10a      	cbz	r2, 800c6b2 <_printf_common+0x26>
 800c6ae:	3301      	adds	r3, #1
 800c6b0:	6033      	str	r3, [r6, #0]
 800c6b2:	6823      	ldr	r3, [r4, #0]
 800c6b4:	0699      	lsls	r1, r3, #26
 800c6b6:	bf42      	ittt	mi
 800c6b8:	6833      	ldrmi	r3, [r6, #0]
 800c6ba:	3302      	addmi	r3, #2
 800c6bc:	6033      	strmi	r3, [r6, #0]
 800c6be:	6825      	ldr	r5, [r4, #0]
 800c6c0:	f015 0506 	ands.w	r5, r5, #6
 800c6c4:	d106      	bne.n	800c6d4 <_printf_common+0x48>
 800c6c6:	f104 0a19 	add.w	sl, r4, #25
 800c6ca:	68e3      	ldr	r3, [r4, #12]
 800c6cc:	6832      	ldr	r2, [r6, #0]
 800c6ce:	1a9b      	subs	r3, r3, r2
 800c6d0:	42ab      	cmp	r3, r5
 800c6d2:	dc26      	bgt.n	800c722 <_printf_common+0x96>
 800c6d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c6d8:	6822      	ldr	r2, [r4, #0]
 800c6da:	3b00      	subs	r3, #0
 800c6dc:	bf18      	it	ne
 800c6de:	2301      	movne	r3, #1
 800c6e0:	0692      	lsls	r2, r2, #26
 800c6e2:	d42b      	bmi.n	800c73c <_printf_common+0xb0>
 800c6e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c6e8:	4641      	mov	r1, r8
 800c6ea:	4638      	mov	r0, r7
 800c6ec:	47c8      	blx	r9
 800c6ee:	3001      	adds	r0, #1
 800c6f0:	d01e      	beq.n	800c730 <_printf_common+0xa4>
 800c6f2:	6823      	ldr	r3, [r4, #0]
 800c6f4:	6922      	ldr	r2, [r4, #16]
 800c6f6:	f003 0306 	and.w	r3, r3, #6
 800c6fa:	2b04      	cmp	r3, #4
 800c6fc:	bf02      	ittt	eq
 800c6fe:	68e5      	ldreq	r5, [r4, #12]
 800c700:	6833      	ldreq	r3, [r6, #0]
 800c702:	1aed      	subeq	r5, r5, r3
 800c704:	68a3      	ldr	r3, [r4, #8]
 800c706:	bf0c      	ite	eq
 800c708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c70c:	2500      	movne	r5, #0
 800c70e:	4293      	cmp	r3, r2
 800c710:	bfc4      	itt	gt
 800c712:	1a9b      	subgt	r3, r3, r2
 800c714:	18ed      	addgt	r5, r5, r3
 800c716:	2600      	movs	r6, #0
 800c718:	341a      	adds	r4, #26
 800c71a:	42b5      	cmp	r5, r6
 800c71c:	d11a      	bne.n	800c754 <_printf_common+0xc8>
 800c71e:	2000      	movs	r0, #0
 800c720:	e008      	b.n	800c734 <_printf_common+0xa8>
 800c722:	2301      	movs	r3, #1
 800c724:	4652      	mov	r2, sl
 800c726:	4641      	mov	r1, r8
 800c728:	4638      	mov	r0, r7
 800c72a:	47c8      	blx	r9
 800c72c:	3001      	adds	r0, #1
 800c72e:	d103      	bne.n	800c738 <_printf_common+0xac>
 800c730:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c738:	3501      	adds	r5, #1
 800c73a:	e7c6      	b.n	800c6ca <_printf_common+0x3e>
 800c73c:	18e1      	adds	r1, r4, r3
 800c73e:	1c5a      	adds	r2, r3, #1
 800c740:	2030      	movs	r0, #48	@ 0x30
 800c742:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c746:	4422      	add	r2, r4
 800c748:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c74c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c750:	3302      	adds	r3, #2
 800c752:	e7c7      	b.n	800c6e4 <_printf_common+0x58>
 800c754:	2301      	movs	r3, #1
 800c756:	4622      	mov	r2, r4
 800c758:	4641      	mov	r1, r8
 800c75a:	4638      	mov	r0, r7
 800c75c:	47c8      	blx	r9
 800c75e:	3001      	adds	r0, #1
 800c760:	d0e6      	beq.n	800c730 <_printf_common+0xa4>
 800c762:	3601      	adds	r6, #1
 800c764:	e7d9      	b.n	800c71a <_printf_common+0x8e>
	...

0800c768 <_printf_i>:
 800c768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c76c:	7e0f      	ldrb	r7, [r1, #24]
 800c76e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c770:	2f78      	cmp	r7, #120	@ 0x78
 800c772:	4691      	mov	r9, r2
 800c774:	4680      	mov	r8, r0
 800c776:	460c      	mov	r4, r1
 800c778:	469a      	mov	sl, r3
 800c77a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c77e:	d807      	bhi.n	800c790 <_printf_i+0x28>
 800c780:	2f62      	cmp	r7, #98	@ 0x62
 800c782:	d80a      	bhi.n	800c79a <_printf_i+0x32>
 800c784:	2f00      	cmp	r7, #0
 800c786:	f000 80d1 	beq.w	800c92c <_printf_i+0x1c4>
 800c78a:	2f58      	cmp	r7, #88	@ 0x58
 800c78c:	f000 80b8 	beq.w	800c900 <_printf_i+0x198>
 800c790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c794:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c798:	e03a      	b.n	800c810 <_printf_i+0xa8>
 800c79a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c79e:	2b15      	cmp	r3, #21
 800c7a0:	d8f6      	bhi.n	800c790 <_printf_i+0x28>
 800c7a2:	a101      	add	r1, pc, #4	@ (adr r1, 800c7a8 <_printf_i+0x40>)
 800c7a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c7a8:	0800c801 	.word	0x0800c801
 800c7ac:	0800c815 	.word	0x0800c815
 800c7b0:	0800c791 	.word	0x0800c791
 800c7b4:	0800c791 	.word	0x0800c791
 800c7b8:	0800c791 	.word	0x0800c791
 800c7bc:	0800c791 	.word	0x0800c791
 800c7c0:	0800c815 	.word	0x0800c815
 800c7c4:	0800c791 	.word	0x0800c791
 800c7c8:	0800c791 	.word	0x0800c791
 800c7cc:	0800c791 	.word	0x0800c791
 800c7d0:	0800c791 	.word	0x0800c791
 800c7d4:	0800c913 	.word	0x0800c913
 800c7d8:	0800c83f 	.word	0x0800c83f
 800c7dc:	0800c8cd 	.word	0x0800c8cd
 800c7e0:	0800c791 	.word	0x0800c791
 800c7e4:	0800c791 	.word	0x0800c791
 800c7e8:	0800c935 	.word	0x0800c935
 800c7ec:	0800c791 	.word	0x0800c791
 800c7f0:	0800c83f 	.word	0x0800c83f
 800c7f4:	0800c791 	.word	0x0800c791
 800c7f8:	0800c791 	.word	0x0800c791
 800c7fc:	0800c8d5 	.word	0x0800c8d5
 800c800:	6833      	ldr	r3, [r6, #0]
 800c802:	1d1a      	adds	r2, r3, #4
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	6032      	str	r2, [r6, #0]
 800c808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c80c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c810:	2301      	movs	r3, #1
 800c812:	e09c      	b.n	800c94e <_printf_i+0x1e6>
 800c814:	6833      	ldr	r3, [r6, #0]
 800c816:	6820      	ldr	r0, [r4, #0]
 800c818:	1d19      	adds	r1, r3, #4
 800c81a:	6031      	str	r1, [r6, #0]
 800c81c:	0606      	lsls	r6, r0, #24
 800c81e:	d501      	bpl.n	800c824 <_printf_i+0xbc>
 800c820:	681d      	ldr	r5, [r3, #0]
 800c822:	e003      	b.n	800c82c <_printf_i+0xc4>
 800c824:	0645      	lsls	r5, r0, #25
 800c826:	d5fb      	bpl.n	800c820 <_printf_i+0xb8>
 800c828:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c82c:	2d00      	cmp	r5, #0
 800c82e:	da03      	bge.n	800c838 <_printf_i+0xd0>
 800c830:	232d      	movs	r3, #45	@ 0x2d
 800c832:	426d      	negs	r5, r5
 800c834:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c838:	4858      	ldr	r0, [pc, #352]	@ (800c99c <_printf_i+0x234>)
 800c83a:	230a      	movs	r3, #10
 800c83c:	e011      	b.n	800c862 <_printf_i+0xfa>
 800c83e:	6821      	ldr	r1, [r4, #0]
 800c840:	6833      	ldr	r3, [r6, #0]
 800c842:	0608      	lsls	r0, r1, #24
 800c844:	f853 5b04 	ldr.w	r5, [r3], #4
 800c848:	d402      	bmi.n	800c850 <_printf_i+0xe8>
 800c84a:	0649      	lsls	r1, r1, #25
 800c84c:	bf48      	it	mi
 800c84e:	b2ad      	uxthmi	r5, r5
 800c850:	2f6f      	cmp	r7, #111	@ 0x6f
 800c852:	4852      	ldr	r0, [pc, #328]	@ (800c99c <_printf_i+0x234>)
 800c854:	6033      	str	r3, [r6, #0]
 800c856:	bf14      	ite	ne
 800c858:	230a      	movne	r3, #10
 800c85a:	2308      	moveq	r3, #8
 800c85c:	2100      	movs	r1, #0
 800c85e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c862:	6866      	ldr	r6, [r4, #4]
 800c864:	60a6      	str	r6, [r4, #8]
 800c866:	2e00      	cmp	r6, #0
 800c868:	db05      	blt.n	800c876 <_printf_i+0x10e>
 800c86a:	6821      	ldr	r1, [r4, #0]
 800c86c:	432e      	orrs	r6, r5
 800c86e:	f021 0104 	bic.w	r1, r1, #4
 800c872:	6021      	str	r1, [r4, #0]
 800c874:	d04b      	beq.n	800c90e <_printf_i+0x1a6>
 800c876:	4616      	mov	r6, r2
 800c878:	fbb5 f1f3 	udiv	r1, r5, r3
 800c87c:	fb03 5711 	mls	r7, r3, r1, r5
 800c880:	5dc7      	ldrb	r7, [r0, r7]
 800c882:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c886:	462f      	mov	r7, r5
 800c888:	42bb      	cmp	r3, r7
 800c88a:	460d      	mov	r5, r1
 800c88c:	d9f4      	bls.n	800c878 <_printf_i+0x110>
 800c88e:	2b08      	cmp	r3, #8
 800c890:	d10b      	bne.n	800c8aa <_printf_i+0x142>
 800c892:	6823      	ldr	r3, [r4, #0]
 800c894:	07df      	lsls	r7, r3, #31
 800c896:	d508      	bpl.n	800c8aa <_printf_i+0x142>
 800c898:	6923      	ldr	r3, [r4, #16]
 800c89a:	6861      	ldr	r1, [r4, #4]
 800c89c:	4299      	cmp	r1, r3
 800c89e:	bfde      	ittt	le
 800c8a0:	2330      	movle	r3, #48	@ 0x30
 800c8a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c8a6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c8aa:	1b92      	subs	r2, r2, r6
 800c8ac:	6122      	str	r2, [r4, #16]
 800c8ae:	f8cd a000 	str.w	sl, [sp]
 800c8b2:	464b      	mov	r3, r9
 800c8b4:	aa03      	add	r2, sp, #12
 800c8b6:	4621      	mov	r1, r4
 800c8b8:	4640      	mov	r0, r8
 800c8ba:	f7ff fee7 	bl	800c68c <_printf_common>
 800c8be:	3001      	adds	r0, #1
 800c8c0:	d14a      	bne.n	800c958 <_printf_i+0x1f0>
 800c8c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c8c6:	b004      	add	sp, #16
 800c8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8cc:	6823      	ldr	r3, [r4, #0]
 800c8ce:	f043 0320 	orr.w	r3, r3, #32
 800c8d2:	6023      	str	r3, [r4, #0]
 800c8d4:	4832      	ldr	r0, [pc, #200]	@ (800c9a0 <_printf_i+0x238>)
 800c8d6:	2778      	movs	r7, #120	@ 0x78
 800c8d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c8dc:	6823      	ldr	r3, [r4, #0]
 800c8de:	6831      	ldr	r1, [r6, #0]
 800c8e0:	061f      	lsls	r7, r3, #24
 800c8e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c8e6:	d402      	bmi.n	800c8ee <_printf_i+0x186>
 800c8e8:	065f      	lsls	r7, r3, #25
 800c8ea:	bf48      	it	mi
 800c8ec:	b2ad      	uxthmi	r5, r5
 800c8ee:	6031      	str	r1, [r6, #0]
 800c8f0:	07d9      	lsls	r1, r3, #31
 800c8f2:	bf44      	itt	mi
 800c8f4:	f043 0320 	orrmi.w	r3, r3, #32
 800c8f8:	6023      	strmi	r3, [r4, #0]
 800c8fa:	b11d      	cbz	r5, 800c904 <_printf_i+0x19c>
 800c8fc:	2310      	movs	r3, #16
 800c8fe:	e7ad      	b.n	800c85c <_printf_i+0xf4>
 800c900:	4826      	ldr	r0, [pc, #152]	@ (800c99c <_printf_i+0x234>)
 800c902:	e7e9      	b.n	800c8d8 <_printf_i+0x170>
 800c904:	6823      	ldr	r3, [r4, #0]
 800c906:	f023 0320 	bic.w	r3, r3, #32
 800c90a:	6023      	str	r3, [r4, #0]
 800c90c:	e7f6      	b.n	800c8fc <_printf_i+0x194>
 800c90e:	4616      	mov	r6, r2
 800c910:	e7bd      	b.n	800c88e <_printf_i+0x126>
 800c912:	6833      	ldr	r3, [r6, #0]
 800c914:	6825      	ldr	r5, [r4, #0]
 800c916:	6961      	ldr	r1, [r4, #20]
 800c918:	1d18      	adds	r0, r3, #4
 800c91a:	6030      	str	r0, [r6, #0]
 800c91c:	062e      	lsls	r6, r5, #24
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	d501      	bpl.n	800c926 <_printf_i+0x1be>
 800c922:	6019      	str	r1, [r3, #0]
 800c924:	e002      	b.n	800c92c <_printf_i+0x1c4>
 800c926:	0668      	lsls	r0, r5, #25
 800c928:	d5fb      	bpl.n	800c922 <_printf_i+0x1ba>
 800c92a:	8019      	strh	r1, [r3, #0]
 800c92c:	2300      	movs	r3, #0
 800c92e:	6123      	str	r3, [r4, #16]
 800c930:	4616      	mov	r6, r2
 800c932:	e7bc      	b.n	800c8ae <_printf_i+0x146>
 800c934:	6833      	ldr	r3, [r6, #0]
 800c936:	1d1a      	adds	r2, r3, #4
 800c938:	6032      	str	r2, [r6, #0]
 800c93a:	681e      	ldr	r6, [r3, #0]
 800c93c:	6862      	ldr	r2, [r4, #4]
 800c93e:	2100      	movs	r1, #0
 800c940:	4630      	mov	r0, r6
 800c942:	f7f3 fc45 	bl	80001d0 <memchr>
 800c946:	b108      	cbz	r0, 800c94c <_printf_i+0x1e4>
 800c948:	1b80      	subs	r0, r0, r6
 800c94a:	6060      	str	r0, [r4, #4]
 800c94c:	6863      	ldr	r3, [r4, #4]
 800c94e:	6123      	str	r3, [r4, #16]
 800c950:	2300      	movs	r3, #0
 800c952:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c956:	e7aa      	b.n	800c8ae <_printf_i+0x146>
 800c958:	6923      	ldr	r3, [r4, #16]
 800c95a:	4632      	mov	r2, r6
 800c95c:	4649      	mov	r1, r9
 800c95e:	4640      	mov	r0, r8
 800c960:	47d0      	blx	sl
 800c962:	3001      	adds	r0, #1
 800c964:	d0ad      	beq.n	800c8c2 <_printf_i+0x15a>
 800c966:	6823      	ldr	r3, [r4, #0]
 800c968:	079b      	lsls	r3, r3, #30
 800c96a:	d413      	bmi.n	800c994 <_printf_i+0x22c>
 800c96c:	68e0      	ldr	r0, [r4, #12]
 800c96e:	9b03      	ldr	r3, [sp, #12]
 800c970:	4298      	cmp	r0, r3
 800c972:	bfb8      	it	lt
 800c974:	4618      	movlt	r0, r3
 800c976:	e7a6      	b.n	800c8c6 <_printf_i+0x15e>
 800c978:	2301      	movs	r3, #1
 800c97a:	4632      	mov	r2, r6
 800c97c:	4649      	mov	r1, r9
 800c97e:	4640      	mov	r0, r8
 800c980:	47d0      	blx	sl
 800c982:	3001      	adds	r0, #1
 800c984:	d09d      	beq.n	800c8c2 <_printf_i+0x15a>
 800c986:	3501      	adds	r5, #1
 800c988:	68e3      	ldr	r3, [r4, #12]
 800c98a:	9903      	ldr	r1, [sp, #12]
 800c98c:	1a5b      	subs	r3, r3, r1
 800c98e:	42ab      	cmp	r3, r5
 800c990:	dcf2      	bgt.n	800c978 <_printf_i+0x210>
 800c992:	e7eb      	b.n	800c96c <_printf_i+0x204>
 800c994:	2500      	movs	r5, #0
 800c996:	f104 0619 	add.w	r6, r4, #25
 800c99a:	e7f5      	b.n	800c988 <_printf_i+0x220>
 800c99c:	0801016e 	.word	0x0801016e
 800c9a0:	0801017f 	.word	0x0801017f

0800c9a4 <std>:
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	b510      	push	{r4, lr}
 800c9a8:	4604      	mov	r4, r0
 800c9aa:	e9c0 3300 	strd	r3, r3, [r0]
 800c9ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9b2:	6083      	str	r3, [r0, #8]
 800c9b4:	8181      	strh	r1, [r0, #12]
 800c9b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c9b8:	81c2      	strh	r2, [r0, #14]
 800c9ba:	6183      	str	r3, [r0, #24]
 800c9bc:	4619      	mov	r1, r3
 800c9be:	2208      	movs	r2, #8
 800c9c0:	305c      	adds	r0, #92	@ 0x5c
 800c9c2:	f000 f8b1 	bl	800cb28 <memset>
 800c9c6:	4b0d      	ldr	r3, [pc, #52]	@ (800c9fc <std+0x58>)
 800c9c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800c9ca:	4b0d      	ldr	r3, [pc, #52]	@ (800ca00 <std+0x5c>)
 800c9cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c9ce:	4b0d      	ldr	r3, [pc, #52]	@ (800ca04 <std+0x60>)
 800c9d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c9d2:	4b0d      	ldr	r3, [pc, #52]	@ (800ca08 <std+0x64>)
 800c9d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c9d6:	4b0d      	ldr	r3, [pc, #52]	@ (800ca0c <std+0x68>)
 800c9d8:	6224      	str	r4, [r4, #32]
 800c9da:	429c      	cmp	r4, r3
 800c9dc:	d006      	beq.n	800c9ec <std+0x48>
 800c9de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c9e2:	4294      	cmp	r4, r2
 800c9e4:	d002      	beq.n	800c9ec <std+0x48>
 800c9e6:	33d0      	adds	r3, #208	@ 0xd0
 800c9e8:	429c      	cmp	r4, r3
 800c9ea:	d105      	bne.n	800c9f8 <std+0x54>
 800c9ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c9f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9f4:	f000 b8ca 	b.w	800cb8c <__retarget_lock_init_recursive>
 800c9f8:	bd10      	pop	{r4, pc}
 800c9fa:	bf00      	nop
 800c9fc:	0800e221 	.word	0x0800e221
 800ca00:	0800e243 	.word	0x0800e243
 800ca04:	0800e27b 	.word	0x0800e27b
 800ca08:	0800e29f 	.word	0x0800e29f
 800ca0c:	2000532c 	.word	0x2000532c

0800ca10 <stdio_exit_handler>:
 800ca10:	4a02      	ldr	r2, [pc, #8]	@ (800ca1c <stdio_exit_handler+0xc>)
 800ca12:	4903      	ldr	r1, [pc, #12]	@ (800ca20 <stdio_exit_handler+0x10>)
 800ca14:	4803      	ldr	r0, [pc, #12]	@ (800ca24 <stdio_exit_handler+0x14>)
 800ca16:	f000 b869 	b.w	800caec <_fwalk_sglue>
 800ca1a:	bf00      	nop
 800ca1c:	20000024 	.word	0x20000024
 800ca20:	0800dac5 	.word	0x0800dac5
 800ca24:	20000034 	.word	0x20000034

0800ca28 <cleanup_stdio>:
 800ca28:	6841      	ldr	r1, [r0, #4]
 800ca2a:	4b0c      	ldr	r3, [pc, #48]	@ (800ca5c <cleanup_stdio+0x34>)
 800ca2c:	4299      	cmp	r1, r3
 800ca2e:	b510      	push	{r4, lr}
 800ca30:	4604      	mov	r4, r0
 800ca32:	d001      	beq.n	800ca38 <cleanup_stdio+0x10>
 800ca34:	f001 f846 	bl	800dac4 <_fflush_r>
 800ca38:	68a1      	ldr	r1, [r4, #8]
 800ca3a:	4b09      	ldr	r3, [pc, #36]	@ (800ca60 <cleanup_stdio+0x38>)
 800ca3c:	4299      	cmp	r1, r3
 800ca3e:	d002      	beq.n	800ca46 <cleanup_stdio+0x1e>
 800ca40:	4620      	mov	r0, r4
 800ca42:	f001 f83f 	bl	800dac4 <_fflush_r>
 800ca46:	68e1      	ldr	r1, [r4, #12]
 800ca48:	4b06      	ldr	r3, [pc, #24]	@ (800ca64 <cleanup_stdio+0x3c>)
 800ca4a:	4299      	cmp	r1, r3
 800ca4c:	d004      	beq.n	800ca58 <cleanup_stdio+0x30>
 800ca4e:	4620      	mov	r0, r4
 800ca50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca54:	f001 b836 	b.w	800dac4 <_fflush_r>
 800ca58:	bd10      	pop	{r4, pc}
 800ca5a:	bf00      	nop
 800ca5c:	2000532c 	.word	0x2000532c
 800ca60:	20005394 	.word	0x20005394
 800ca64:	200053fc 	.word	0x200053fc

0800ca68 <global_stdio_init.part.0>:
 800ca68:	b510      	push	{r4, lr}
 800ca6a:	4b0b      	ldr	r3, [pc, #44]	@ (800ca98 <global_stdio_init.part.0+0x30>)
 800ca6c:	4c0b      	ldr	r4, [pc, #44]	@ (800ca9c <global_stdio_init.part.0+0x34>)
 800ca6e:	4a0c      	ldr	r2, [pc, #48]	@ (800caa0 <global_stdio_init.part.0+0x38>)
 800ca70:	601a      	str	r2, [r3, #0]
 800ca72:	4620      	mov	r0, r4
 800ca74:	2200      	movs	r2, #0
 800ca76:	2104      	movs	r1, #4
 800ca78:	f7ff ff94 	bl	800c9a4 <std>
 800ca7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ca80:	2201      	movs	r2, #1
 800ca82:	2109      	movs	r1, #9
 800ca84:	f7ff ff8e 	bl	800c9a4 <std>
 800ca88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ca8c:	2202      	movs	r2, #2
 800ca8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca92:	2112      	movs	r1, #18
 800ca94:	f7ff bf86 	b.w	800c9a4 <std>
 800ca98:	20005464 	.word	0x20005464
 800ca9c:	2000532c 	.word	0x2000532c
 800caa0:	0800ca11 	.word	0x0800ca11

0800caa4 <__sfp_lock_acquire>:
 800caa4:	4801      	ldr	r0, [pc, #4]	@ (800caac <__sfp_lock_acquire+0x8>)
 800caa6:	f000 b872 	b.w	800cb8e <__retarget_lock_acquire_recursive>
 800caaa:	bf00      	nop
 800caac:	20005469 	.word	0x20005469

0800cab0 <__sfp_lock_release>:
 800cab0:	4801      	ldr	r0, [pc, #4]	@ (800cab8 <__sfp_lock_release+0x8>)
 800cab2:	f000 b86d 	b.w	800cb90 <__retarget_lock_release_recursive>
 800cab6:	bf00      	nop
 800cab8:	20005469 	.word	0x20005469

0800cabc <__sinit>:
 800cabc:	b510      	push	{r4, lr}
 800cabe:	4604      	mov	r4, r0
 800cac0:	f7ff fff0 	bl	800caa4 <__sfp_lock_acquire>
 800cac4:	6a23      	ldr	r3, [r4, #32]
 800cac6:	b11b      	cbz	r3, 800cad0 <__sinit+0x14>
 800cac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cacc:	f7ff bff0 	b.w	800cab0 <__sfp_lock_release>
 800cad0:	4b04      	ldr	r3, [pc, #16]	@ (800cae4 <__sinit+0x28>)
 800cad2:	6223      	str	r3, [r4, #32]
 800cad4:	4b04      	ldr	r3, [pc, #16]	@ (800cae8 <__sinit+0x2c>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d1f5      	bne.n	800cac8 <__sinit+0xc>
 800cadc:	f7ff ffc4 	bl	800ca68 <global_stdio_init.part.0>
 800cae0:	e7f2      	b.n	800cac8 <__sinit+0xc>
 800cae2:	bf00      	nop
 800cae4:	0800ca29 	.word	0x0800ca29
 800cae8:	20005464 	.word	0x20005464

0800caec <_fwalk_sglue>:
 800caec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800caf0:	4607      	mov	r7, r0
 800caf2:	4688      	mov	r8, r1
 800caf4:	4614      	mov	r4, r2
 800caf6:	2600      	movs	r6, #0
 800caf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cafc:	f1b9 0901 	subs.w	r9, r9, #1
 800cb00:	d505      	bpl.n	800cb0e <_fwalk_sglue+0x22>
 800cb02:	6824      	ldr	r4, [r4, #0]
 800cb04:	2c00      	cmp	r4, #0
 800cb06:	d1f7      	bne.n	800caf8 <_fwalk_sglue+0xc>
 800cb08:	4630      	mov	r0, r6
 800cb0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb0e:	89ab      	ldrh	r3, [r5, #12]
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d907      	bls.n	800cb24 <_fwalk_sglue+0x38>
 800cb14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	d003      	beq.n	800cb24 <_fwalk_sglue+0x38>
 800cb1c:	4629      	mov	r1, r5
 800cb1e:	4638      	mov	r0, r7
 800cb20:	47c0      	blx	r8
 800cb22:	4306      	orrs	r6, r0
 800cb24:	3568      	adds	r5, #104	@ 0x68
 800cb26:	e7e9      	b.n	800cafc <_fwalk_sglue+0x10>

0800cb28 <memset>:
 800cb28:	4402      	add	r2, r0
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d100      	bne.n	800cb32 <memset+0xa>
 800cb30:	4770      	bx	lr
 800cb32:	f803 1b01 	strb.w	r1, [r3], #1
 800cb36:	e7f9      	b.n	800cb2c <memset+0x4>

0800cb38 <__errno>:
 800cb38:	4b01      	ldr	r3, [pc, #4]	@ (800cb40 <__errno+0x8>)
 800cb3a:	6818      	ldr	r0, [r3, #0]
 800cb3c:	4770      	bx	lr
 800cb3e:	bf00      	nop
 800cb40:	20000030 	.word	0x20000030

0800cb44 <__libc_init_array>:
 800cb44:	b570      	push	{r4, r5, r6, lr}
 800cb46:	4d0d      	ldr	r5, [pc, #52]	@ (800cb7c <__libc_init_array+0x38>)
 800cb48:	4c0d      	ldr	r4, [pc, #52]	@ (800cb80 <__libc_init_array+0x3c>)
 800cb4a:	1b64      	subs	r4, r4, r5
 800cb4c:	10a4      	asrs	r4, r4, #2
 800cb4e:	2600      	movs	r6, #0
 800cb50:	42a6      	cmp	r6, r4
 800cb52:	d109      	bne.n	800cb68 <__libc_init_array+0x24>
 800cb54:	4d0b      	ldr	r5, [pc, #44]	@ (800cb84 <__libc_init_array+0x40>)
 800cb56:	4c0c      	ldr	r4, [pc, #48]	@ (800cb88 <__libc_init_array+0x44>)
 800cb58:	f002 fcd2 	bl	800f500 <_init>
 800cb5c:	1b64      	subs	r4, r4, r5
 800cb5e:	10a4      	asrs	r4, r4, #2
 800cb60:	2600      	movs	r6, #0
 800cb62:	42a6      	cmp	r6, r4
 800cb64:	d105      	bne.n	800cb72 <__libc_init_array+0x2e>
 800cb66:	bd70      	pop	{r4, r5, r6, pc}
 800cb68:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb6c:	4798      	blx	r3
 800cb6e:	3601      	adds	r6, #1
 800cb70:	e7ee      	b.n	800cb50 <__libc_init_array+0xc>
 800cb72:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb76:	4798      	blx	r3
 800cb78:	3601      	adds	r6, #1
 800cb7a:	e7f2      	b.n	800cb62 <__libc_init_array+0x1e>
 800cb7c:	080108ac 	.word	0x080108ac
 800cb80:	080108ac 	.word	0x080108ac
 800cb84:	080108ac 	.word	0x080108ac
 800cb88:	080108b0 	.word	0x080108b0

0800cb8c <__retarget_lock_init_recursive>:
 800cb8c:	4770      	bx	lr

0800cb8e <__retarget_lock_acquire_recursive>:
 800cb8e:	4770      	bx	lr

0800cb90 <__retarget_lock_release_recursive>:
 800cb90:	4770      	bx	lr
	...

0800cb94 <_localeconv_r>:
 800cb94:	4800      	ldr	r0, [pc, #0]	@ (800cb98 <_localeconv_r+0x4>)
 800cb96:	4770      	bx	lr
 800cb98:	20000170 	.word	0x20000170

0800cb9c <memcpy>:
 800cb9c:	440a      	add	r2, r1
 800cb9e:	4291      	cmp	r1, r2
 800cba0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800cba4:	d100      	bne.n	800cba8 <memcpy+0xc>
 800cba6:	4770      	bx	lr
 800cba8:	b510      	push	{r4, lr}
 800cbaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbb2:	4291      	cmp	r1, r2
 800cbb4:	d1f9      	bne.n	800cbaa <memcpy+0xe>
 800cbb6:	bd10      	pop	{r4, pc}

0800cbb8 <quorem>:
 800cbb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbbc:	6903      	ldr	r3, [r0, #16]
 800cbbe:	690c      	ldr	r4, [r1, #16]
 800cbc0:	42a3      	cmp	r3, r4
 800cbc2:	4607      	mov	r7, r0
 800cbc4:	db7e      	blt.n	800ccc4 <quorem+0x10c>
 800cbc6:	3c01      	subs	r4, #1
 800cbc8:	f101 0814 	add.w	r8, r1, #20
 800cbcc:	00a3      	lsls	r3, r4, #2
 800cbce:	f100 0514 	add.w	r5, r0, #20
 800cbd2:	9300      	str	r3, [sp, #0]
 800cbd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbd8:	9301      	str	r3, [sp, #4]
 800cbda:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cbde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cbea:	fbb2 f6f3 	udiv	r6, r2, r3
 800cbee:	d32e      	bcc.n	800cc4e <quorem+0x96>
 800cbf0:	f04f 0a00 	mov.w	sl, #0
 800cbf4:	46c4      	mov	ip, r8
 800cbf6:	46ae      	mov	lr, r5
 800cbf8:	46d3      	mov	fp, sl
 800cbfa:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cbfe:	b298      	uxth	r0, r3
 800cc00:	fb06 a000 	mla	r0, r6, r0, sl
 800cc04:	0c02      	lsrs	r2, r0, #16
 800cc06:	0c1b      	lsrs	r3, r3, #16
 800cc08:	fb06 2303 	mla	r3, r6, r3, r2
 800cc0c:	f8de 2000 	ldr.w	r2, [lr]
 800cc10:	b280      	uxth	r0, r0
 800cc12:	b292      	uxth	r2, r2
 800cc14:	1a12      	subs	r2, r2, r0
 800cc16:	445a      	add	r2, fp
 800cc18:	f8de 0000 	ldr.w	r0, [lr]
 800cc1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cc26:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cc2a:	b292      	uxth	r2, r2
 800cc2c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cc30:	45e1      	cmp	r9, ip
 800cc32:	f84e 2b04 	str.w	r2, [lr], #4
 800cc36:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cc3a:	d2de      	bcs.n	800cbfa <quorem+0x42>
 800cc3c:	9b00      	ldr	r3, [sp, #0]
 800cc3e:	58eb      	ldr	r3, [r5, r3]
 800cc40:	b92b      	cbnz	r3, 800cc4e <quorem+0x96>
 800cc42:	9b01      	ldr	r3, [sp, #4]
 800cc44:	3b04      	subs	r3, #4
 800cc46:	429d      	cmp	r5, r3
 800cc48:	461a      	mov	r2, r3
 800cc4a:	d32f      	bcc.n	800ccac <quorem+0xf4>
 800cc4c:	613c      	str	r4, [r7, #16]
 800cc4e:	4638      	mov	r0, r7
 800cc50:	f001 f9de 	bl	800e010 <__mcmp>
 800cc54:	2800      	cmp	r0, #0
 800cc56:	db25      	blt.n	800cca4 <quorem+0xec>
 800cc58:	4629      	mov	r1, r5
 800cc5a:	2000      	movs	r0, #0
 800cc5c:	f858 2b04 	ldr.w	r2, [r8], #4
 800cc60:	f8d1 c000 	ldr.w	ip, [r1]
 800cc64:	fa1f fe82 	uxth.w	lr, r2
 800cc68:	fa1f f38c 	uxth.w	r3, ip
 800cc6c:	eba3 030e 	sub.w	r3, r3, lr
 800cc70:	4403      	add	r3, r0
 800cc72:	0c12      	lsrs	r2, r2, #16
 800cc74:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cc78:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cc7c:	b29b      	uxth	r3, r3
 800cc7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc82:	45c1      	cmp	r9, r8
 800cc84:	f841 3b04 	str.w	r3, [r1], #4
 800cc88:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cc8c:	d2e6      	bcs.n	800cc5c <quorem+0xa4>
 800cc8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc96:	b922      	cbnz	r2, 800cca2 <quorem+0xea>
 800cc98:	3b04      	subs	r3, #4
 800cc9a:	429d      	cmp	r5, r3
 800cc9c:	461a      	mov	r2, r3
 800cc9e:	d30b      	bcc.n	800ccb8 <quorem+0x100>
 800cca0:	613c      	str	r4, [r7, #16]
 800cca2:	3601      	adds	r6, #1
 800cca4:	4630      	mov	r0, r6
 800cca6:	b003      	add	sp, #12
 800cca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccac:	6812      	ldr	r2, [r2, #0]
 800ccae:	3b04      	subs	r3, #4
 800ccb0:	2a00      	cmp	r2, #0
 800ccb2:	d1cb      	bne.n	800cc4c <quorem+0x94>
 800ccb4:	3c01      	subs	r4, #1
 800ccb6:	e7c6      	b.n	800cc46 <quorem+0x8e>
 800ccb8:	6812      	ldr	r2, [r2, #0]
 800ccba:	3b04      	subs	r3, #4
 800ccbc:	2a00      	cmp	r2, #0
 800ccbe:	d1ef      	bne.n	800cca0 <quorem+0xe8>
 800ccc0:	3c01      	subs	r4, #1
 800ccc2:	e7ea      	b.n	800cc9a <quorem+0xe2>
 800ccc4:	2000      	movs	r0, #0
 800ccc6:	e7ee      	b.n	800cca6 <quorem+0xee>

0800ccc8 <_dtoa_r>:
 800ccc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cccc:	69c7      	ldr	r7, [r0, #28]
 800ccce:	b097      	sub	sp, #92	@ 0x5c
 800ccd0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ccd4:	ec55 4b10 	vmov	r4, r5, d0
 800ccd8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ccda:	9107      	str	r1, [sp, #28]
 800ccdc:	4681      	mov	r9, r0
 800ccde:	920c      	str	r2, [sp, #48]	@ 0x30
 800cce0:	9311      	str	r3, [sp, #68]	@ 0x44
 800cce2:	b97f      	cbnz	r7, 800cd04 <_dtoa_r+0x3c>
 800cce4:	2010      	movs	r0, #16
 800cce6:	f000 fdbf 	bl	800d868 <malloc>
 800ccea:	4602      	mov	r2, r0
 800ccec:	f8c9 001c 	str.w	r0, [r9, #28]
 800ccf0:	b920      	cbnz	r0, 800ccfc <_dtoa_r+0x34>
 800ccf2:	4ba9      	ldr	r3, [pc, #676]	@ (800cf98 <_dtoa_r+0x2d0>)
 800ccf4:	21ef      	movs	r1, #239	@ 0xef
 800ccf6:	48a9      	ldr	r0, [pc, #676]	@ (800cf9c <_dtoa_r+0x2d4>)
 800ccf8:	f001 fb2c 	bl	800e354 <__assert_func>
 800ccfc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cd00:	6007      	str	r7, [r0, #0]
 800cd02:	60c7      	str	r7, [r0, #12]
 800cd04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cd08:	6819      	ldr	r1, [r3, #0]
 800cd0a:	b159      	cbz	r1, 800cd24 <_dtoa_r+0x5c>
 800cd0c:	685a      	ldr	r2, [r3, #4]
 800cd0e:	604a      	str	r2, [r1, #4]
 800cd10:	2301      	movs	r3, #1
 800cd12:	4093      	lsls	r3, r2
 800cd14:	608b      	str	r3, [r1, #8]
 800cd16:	4648      	mov	r0, r9
 800cd18:	f000 ff48 	bl	800dbac <_Bfree>
 800cd1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cd20:	2200      	movs	r2, #0
 800cd22:	601a      	str	r2, [r3, #0]
 800cd24:	1e2b      	subs	r3, r5, #0
 800cd26:	bfb9      	ittee	lt
 800cd28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cd2c:	9305      	strlt	r3, [sp, #20]
 800cd2e:	2300      	movge	r3, #0
 800cd30:	6033      	strge	r3, [r6, #0]
 800cd32:	9f05      	ldr	r7, [sp, #20]
 800cd34:	4b9a      	ldr	r3, [pc, #616]	@ (800cfa0 <_dtoa_r+0x2d8>)
 800cd36:	bfbc      	itt	lt
 800cd38:	2201      	movlt	r2, #1
 800cd3a:	6032      	strlt	r2, [r6, #0]
 800cd3c:	43bb      	bics	r3, r7
 800cd3e:	d112      	bne.n	800cd66 <_dtoa_r+0x9e>
 800cd40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cd42:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cd46:	6013      	str	r3, [r2, #0]
 800cd48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cd4c:	4323      	orrs	r3, r4
 800cd4e:	f000 855a 	beq.w	800d806 <_dtoa_r+0xb3e>
 800cd52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cfb4 <_dtoa_r+0x2ec>
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	f000 855c 	beq.w	800d816 <_dtoa_r+0xb4e>
 800cd5e:	f10a 0303 	add.w	r3, sl, #3
 800cd62:	f000 bd56 	b.w	800d812 <_dtoa_r+0xb4a>
 800cd66:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	ec51 0b17 	vmov	r0, r1, d7
 800cd70:	2300      	movs	r3, #0
 800cd72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cd76:	f7f3 fea7 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd7a:	4680      	mov	r8, r0
 800cd7c:	b158      	cbz	r0, 800cd96 <_dtoa_r+0xce>
 800cd7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cd80:	2301      	movs	r3, #1
 800cd82:	6013      	str	r3, [r2, #0]
 800cd84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd86:	b113      	cbz	r3, 800cd8e <_dtoa_r+0xc6>
 800cd88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cd8a:	4b86      	ldr	r3, [pc, #536]	@ (800cfa4 <_dtoa_r+0x2dc>)
 800cd8c:	6013      	str	r3, [r2, #0]
 800cd8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cfb8 <_dtoa_r+0x2f0>
 800cd92:	f000 bd40 	b.w	800d816 <_dtoa_r+0xb4e>
 800cd96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cd9a:	aa14      	add	r2, sp, #80	@ 0x50
 800cd9c:	a915      	add	r1, sp, #84	@ 0x54
 800cd9e:	4648      	mov	r0, r9
 800cda0:	f001 f9e6 	bl	800e170 <__d2b>
 800cda4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cda8:	9002      	str	r0, [sp, #8]
 800cdaa:	2e00      	cmp	r6, #0
 800cdac:	d078      	beq.n	800cea0 <_dtoa_r+0x1d8>
 800cdae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cdb0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cdb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cdbc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cdc0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cdc4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cdc8:	4619      	mov	r1, r3
 800cdca:	2200      	movs	r2, #0
 800cdcc:	4b76      	ldr	r3, [pc, #472]	@ (800cfa8 <_dtoa_r+0x2e0>)
 800cdce:	f7f3 fa5b 	bl	8000288 <__aeabi_dsub>
 800cdd2:	a36b      	add	r3, pc, #428	@ (adr r3, 800cf80 <_dtoa_r+0x2b8>)
 800cdd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd8:	f7f3 fc0e 	bl	80005f8 <__aeabi_dmul>
 800cddc:	a36a      	add	r3, pc, #424	@ (adr r3, 800cf88 <_dtoa_r+0x2c0>)
 800cdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde2:	f7f3 fa53 	bl	800028c <__adddf3>
 800cde6:	4604      	mov	r4, r0
 800cde8:	4630      	mov	r0, r6
 800cdea:	460d      	mov	r5, r1
 800cdec:	f7f3 fb9a 	bl	8000524 <__aeabi_i2d>
 800cdf0:	a367      	add	r3, pc, #412	@ (adr r3, 800cf90 <_dtoa_r+0x2c8>)
 800cdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf6:	f7f3 fbff 	bl	80005f8 <__aeabi_dmul>
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	4620      	mov	r0, r4
 800ce00:	4629      	mov	r1, r5
 800ce02:	f7f3 fa43 	bl	800028c <__adddf3>
 800ce06:	4604      	mov	r4, r0
 800ce08:	460d      	mov	r5, r1
 800ce0a:	f7f3 fea5 	bl	8000b58 <__aeabi_d2iz>
 800ce0e:	2200      	movs	r2, #0
 800ce10:	4607      	mov	r7, r0
 800ce12:	2300      	movs	r3, #0
 800ce14:	4620      	mov	r0, r4
 800ce16:	4629      	mov	r1, r5
 800ce18:	f7f3 fe60 	bl	8000adc <__aeabi_dcmplt>
 800ce1c:	b140      	cbz	r0, 800ce30 <_dtoa_r+0x168>
 800ce1e:	4638      	mov	r0, r7
 800ce20:	f7f3 fb80 	bl	8000524 <__aeabi_i2d>
 800ce24:	4622      	mov	r2, r4
 800ce26:	462b      	mov	r3, r5
 800ce28:	f7f3 fe4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce2c:	b900      	cbnz	r0, 800ce30 <_dtoa_r+0x168>
 800ce2e:	3f01      	subs	r7, #1
 800ce30:	2f16      	cmp	r7, #22
 800ce32:	d852      	bhi.n	800ceda <_dtoa_r+0x212>
 800ce34:	4b5d      	ldr	r3, [pc, #372]	@ (800cfac <_dtoa_r+0x2e4>)
 800ce36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ce3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ce42:	f7f3 fe4b 	bl	8000adc <__aeabi_dcmplt>
 800ce46:	2800      	cmp	r0, #0
 800ce48:	d049      	beq.n	800cede <_dtoa_r+0x216>
 800ce4a:	3f01      	subs	r7, #1
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ce52:	1b9b      	subs	r3, r3, r6
 800ce54:	1e5a      	subs	r2, r3, #1
 800ce56:	bf45      	ittet	mi
 800ce58:	f1c3 0301 	rsbmi	r3, r3, #1
 800ce5c:	9300      	strmi	r3, [sp, #0]
 800ce5e:	2300      	movpl	r3, #0
 800ce60:	2300      	movmi	r3, #0
 800ce62:	9206      	str	r2, [sp, #24]
 800ce64:	bf54      	ite	pl
 800ce66:	9300      	strpl	r3, [sp, #0]
 800ce68:	9306      	strmi	r3, [sp, #24]
 800ce6a:	2f00      	cmp	r7, #0
 800ce6c:	db39      	blt.n	800cee2 <_dtoa_r+0x21a>
 800ce6e:	9b06      	ldr	r3, [sp, #24]
 800ce70:	970d      	str	r7, [sp, #52]	@ 0x34
 800ce72:	443b      	add	r3, r7
 800ce74:	9306      	str	r3, [sp, #24]
 800ce76:	2300      	movs	r3, #0
 800ce78:	9308      	str	r3, [sp, #32]
 800ce7a:	9b07      	ldr	r3, [sp, #28]
 800ce7c:	2b09      	cmp	r3, #9
 800ce7e:	d863      	bhi.n	800cf48 <_dtoa_r+0x280>
 800ce80:	2b05      	cmp	r3, #5
 800ce82:	bfc4      	itt	gt
 800ce84:	3b04      	subgt	r3, #4
 800ce86:	9307      	strgt	r3, [sp, #28]
 800ce88:	9b07      	ldr	r3, [sp, #28]
 800ce8a:	f1a3 0302 	sub.w	r3, r3, #2
 800ce8e:	bfcc      	ite	gt
 800ce90:	2400      	movgt	r4, #0
 800ce92:	2401      	movle	r4, #1
 800ce94:	2b03      	cmp	r3, #3
 800ce96:	d863      	bhi.n	800cf60 <_dtoa_r+0x298>
 800ce98:	e8df f003 	tbb	[pc, r3]
 800ce9c:	2b375452 	.word	0x2b375452
 800cea0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cea4:	441e      	add	r6, r3
 800cea6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ceaa:	2b20      	cmp	r3, #32
 800ceac:	bfc1      	itttt	gt
 800ceae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ceb2:	409f      	lslgt	r7, r3
 800ceb4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ceb8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cebc:	bfd6      	itet	le
 800cebe:	f1c3 0320 	rsble	r3, r3, #32
 800cec2:	ea47 0003 	orrgt.w	r0, r7, r3
 800cec6:	fa04 f003 	lslle.w	r0, r4, r3
 800ceca:	f7f3 fb1b 	bl	8000504 <__aeabi_ui2d>
 800cece:	2201      	movs	r2, #1
 800ced0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ced4:	3e01      	subs	r6, #1
 800ced6:	9212      	str	r2, [sp, #72]	@ 0x48
 800ced8:	e776      	b.n	800cdc8 <_dtoa_r+0x100>
 800ceda:	2301      	movs	r3, #1
 800cedc:	e7b7      	b.n	800ce4e <_dtoa_r+0x186>
 800cede:	9010      	str	r0, [sp, #64]	@ 0x40
 800cee0:	e7b6      	b.n	800ce50 <_dtoa_r+0x188>
 800cee2:	9b00      	ldr	r3, [sp, #0]
 800cee4:	1bdb      	subs	r3, r3, r7
 800cee6:	9300      	str	r3, [sp, #0]
 800cee8:	427b      	negs	r3, r7
 800ceea:	9308      	str	r3, [sp, #32]
 800ceec:	2300      	movs	r3, #0
 800ceee:	930d      	str	r3, [sp, #52]	@ 0x34
 800cef0:	e7c3      	b.n	800ce7a <_dtoa_r+0x1b2>
 800cef2:	2301      	movs	r3, #1
 800cef4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cef6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cef8:	eb07 0b03 	add.w	fp, r7, r3
 800cefc:	f10b 0301 	add.w	r3, fp, #1
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	9303      	str	r3, [sp, #12]
 800cf04:	bfb8      	it	lt
 800cf06:	2301      	movlt	r3, #1
 800cf08:	e006      	b.n	800cf18 <_dtoa_r+0x250>
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	dd28      	ble.n	800cf66 <_dtoa_r+0x29e>
 800cf14:	469b      	mov	fp, r3
 800cf16:	9303      	str	r3, [sp, #12]
 800cf18:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cf1c:	2100      	movs	r1, #0
 800cf1e:	2204      	movs	r2, #4
 800cf20:	f102 0514 	add.w	r5, r2, #20
 800cf24:	429d      	cmp	r5, r3
 800cf26:	d926      	bls.n	800cf76 <_dtoa_r+0x2ae>
 800cf28:	6041      	str	r1, [r0, #4]
 800cf2a:	4648      	mov	r0, r9
 800cf2c:	f000 fdfe 	bl	800db2c <_Balloc>
 800cf30:	4682      	mov	sl, r0
 800cf32:	2800      	cmp	r0, #0
 800cf34:	d142      	bne.n	800cfbc <_dtoa_r+0x2f4>
 800cf36:	4b1e      	ldr	r3, [pc, #120]	@ (800cfb0 <_dtoa_r+0x2e8>)
 800cf38:	4602      	mov	r2, r0
 800cf3a:	f240 11af 	movw	r1, #431	@ 0x1af
 800cf3e:	e6da      	b.n	800ccf6 <_dtoa_r+0x2e>
 800cf40:	2300      	movs	r3, #0
 800cf42:	e7e3      	b.n	800cf0c <_dtoa_r+0x244>
 800cf44:	2300      	movs	r3, #0
 800cf46:	e7d5      	b.n	800cef4 <_dtoa_r+0x22c>
 800cf48:	2401      	movs	r4, #1
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	9307      	str	r3, [sp, #28]
 800cf4e:	9409      	str	r4, [sp, #36]	@ 0x24
 800cf50:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800cf54:	2200      	movs	r2, #0
 800cf56:	f8cd b00c 	str.w	fp, [sp, #12]
 800cf5a:	2312      	movs	r3, #18
 800cf5c:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf5e:	e7db      	b.n	800cf18 <_dtoa_r+0x250>
 800cf60:	2301      	movs	r3, #1
 800cf62:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf64:	e7f4      	b.n	800cf50 <_dtoa_r+0x288>
 800cf66:	f04f 0b01 	mov.w	fp, #1
 800cf6a:	f8cd b00c 	str.w	fp, [sp, #12]
 800cf6e:	465b      	mov	r3, fp
 800cf70:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cf74:	e7d0      	b.n	800cf18 <_dtoa_r+0x250>
 800cf76:	3101      	adds	r1, #1
 800cf78:	0052      	lsls	r2, r2, #1
 800cf7a:	e7d1      	b.n	800cf20 <_dtoa_r+0x258>
 800cf7c:	f3af 8000 	nop.w
 800cf80:	636f4361 	.word	0x636f4361
 800cf84:	3fd287a7 	.word	0x3fd287a7
 800cf88:	8b60c8b3 	.word	0x8b60c8b3
 800cf8c:	3fc68a28 	.word	0x3fc68a28
 800cf90:	509f79fb 	.word	0x509f79fb
 800cf94:	3fd34413 	.word	0x3fd34413
 800cf98:	0801019d 	.word	0x0801019d
 800cf9c:	080101b4 	.word	0x080101b4
 800cfa0:	7ff00000 	.word	0x7ff00000
 800cfa4:	0801016d 	.word	0x0801016d
 800cfa8:	3ff80000 	.word	0x3ff80000
 800cfac:	08010308 	.word	0x08010308
 800cfb0:	0801020c 	.word	0x0801020c
 800cfb4:	08010199 	.word	0x08010199
 800cfb8:	0801016c 	.word	0x0801016c
 800cfbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cfc0:	6018      	str	r0, [r3, #0]
 800cfc2:	9b03      	ldr	r3, [sp, #12]
 800cfc4:	2b0e      	cmp	r3, #14
 800cfc6:	f200 80a1 	bhi.w	800d10c <_dtoa_r+0x444>
 800cfca:	2c00      	cmp	r4, #0
 800cfcc:	f000 809e 	beq.w	800d10c <_dtoa_r+0x444>
 800cfd0:	2f00      	cmp	r7, #0
 800cfd2:	dd33      	ble.n	800d03c <_dtoa_r+0x374>
 800cfd4:	4b9c      	ldr	r3, [pc, #624]	@ (800d248 <_dtoa_r+0x580>)
 800cfd6:	f007 020f 	and.w	r2, r7, #15
 800cfda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfde:	ed93 7b00 	vldr	d7, [r3]
 800cfe2:	05f8      	lsls	r0, r7, #23
 800cfe4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cfe8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cfec:	d516      	bpl.n	800d01c <_dtoa_r+0x354>
 800cfee:	4b97      	ldr	r3, [pc, #604]	@ (800d24c <_dtoa_r+0x584>)
 800cff0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cff4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cff8:	f7f3 fc28 	bl	800084c <__aeabi_ddiv>
 800cffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d000:	f004 040f 	and.w	r4, r4, #15
 800d004:	2603      	movs	r6, #3
 800d006:	4d91      	ldr	r5, [pc, #580]	@ (800d24c <_dtoa_r+0x584>)
 800d008:	b954      	cbnz	r4, 800d020 <_dtoa_r+0x358>
 800d00a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d00e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d012:	f7f3 fc1b 	bl	800084c <__aeabi_ddiv>
 800d016:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d01a:	e028      	b.n	800d06e <_dtoa_r+0x3a6>
 800d01c:	2602      	movs	r6, #2
 800d01e:	e7f2      	b.n	800d006 <_dtoa_r+0x33e>
 800d020:	07e1      	lsls	r1, r4, #31
 800d022:	d508      	bpl.n	800d036 <_dtoa_r+0x36e>
 800d024:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d028:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d02c:	f7f3 fae4 	bl	80005f8 <__aeabi_dmul>
 800d030:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d034:	3601      	adds	r6, #1
 800d036:	1064      	asrs	r4, r4, #1
 800d038:	3508      	adds	r5, #8
 800d03a:	e7e5      	b.n	800d008 <_dtoa_r+0x340>
 800d03c:	f000 80af 	beq.w	800d19e <_dtoa_r+0x4d6>
 800d040:	427c      	negs	r4, r7
 800d042:	4b81      	ldr	r3, [pc, #516]	@ (800d248 <_dtoa_r+0x580>)
 800d044:	4d81      	ldr	r5, [pc, #516]	@ (800d24c <_dtoa_r+0x584>)
 800d046:	f004 020f 	and.w	r2, r4, #15
 800d04a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d052:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d056:	f7f3 facf 	bl	80005f8 <__aeabi_dmul>
 800d05a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d05e:	1124      	asrs	r4, r4, #4
 800d060:	2300      	movs	r3, #0
 800d062:	2602      	movs	r6, #2
 800d064:	2c00      	cmp	r4, #0
 800d066:	f040 808f 	bne.w	800d188 <_dtoa_r+0x4c0>
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d1d3      	bne.n	800d016 <_dtoa_r+0x34e>
 800d06e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d070:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d074:	2b00      	cmp	r3, #0
 800d076:	f000 8094 	beq.w	800d1a2 <_dtoa_r+0x4da>
 800d07a:	4b75      	ldr	r3, [pc, #468]	@ (800d250 <_dtoa_r+0x588>)
 800d07c:	2200      	movs	r2, #0
 800d07e:	4620      	mov	r0, r4
 800d080:	4629      	mov	r1, r5
 800d082:	f7f3 fd2b 	bl	8000adc <__aeabi_dcmplt>
 800d086:	2800      	cmp	r0, #0
 800d088:	f000 808b 	beq.w	800d1a2 <_dtoa_r+0x4da>
 800d08c:	9b03      	ldr	r3, [sp, #12]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	f000 8087 	beq.w	800d1a2 <_dtoa_r+0x4da>
 800d094:	f1bb 0f00 	cmp.w	fp, #0
 800d098:	dd34      	ble.n	800d104 <_dtoa_r+0x43c>
 800d09a:	4620      	mov	r0, r4
 800d09c:	4b6d      	ldr	r3, [pc, #436]	@ (800d254 <_dtoa_r+0x58c>)
 800d09e:	2200      	movs	r2, #0
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	f7f3 faa9 	bl	80005f8 <__aeabi_dmul>
 800d0a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d0aa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d0ae:	3601      	adds	r6, #1
 800d0b0:	465c      	mov	r4, fp
 800d0b2:	4630      	mov	r0, r6
 800d0b4:	f7f3 fa36 	bl	8000524 <__aeabi_i2d>
 800d0b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0bc:	f7f3 fa9c 	bl	80005f8 <__aeabi_dmul>
 800d0c0:	4b65      	ldr	r3, [pc, #404]	@ (800d258 <_dtoa_r+0x590>)
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	f7f3 f8e2 	bl	800028c <__adddf3>
 800d0c8:	4605      	mov	r5, r0
 800d0ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d0ce:	2c00      	cmp	r4, #0
 800d0d0:	d16a      	bne.n	800d1a8 <_dtoa_r+0x4e0>
 800d0d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d0d6:	4b61      	ldr	r3, [pc, #388]	@ (800d25c <_dtoa_r+0x594>)
 800d0d8:	2200      	movs	r2, #0
 800d0da:	f7f3 f8d5 	bl	8000288 <__aeabi_dsub>
 800d0de:	4602      	mov	r2, r0
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d0e6:	462a      	mov	r2, r5
 800d0e8:	4633      	mov	r3, r6
 800d0ea:	f7f3 fd15 	bl	8000b18 <__aeabi_dcmpgt>
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	f040 8298 	bne.w	800d624 <_dtoa_r+0x95c>
 800d0f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d0f8:	462a      	mov	r2, r5
 800d0fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d0fe:	f7f3 fced 	bl	8000adc <__aeabi_dcmplt>
 800d102:	bb38      	cbnz	r0, 800d154 <_dtoa_r+0x48c>
 800d104:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d108:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d10c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d10e:	2b00      	cmp	r3, #0
 800d110:	f2c0 8157 	blt.w	800d3c2 <_dtoa_r+0x6fa>
 800d114:	2f0e      	cmp	r7, #14
 800d116:	f300 8154 	bgt.w	800d3c2 <_dtoa_r+0x6fa>
 800d11a:	4b4b      	ldr	r3, [pc, #300]	@ (800d248 <_dtoa_r+0x580>)
 800d11c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d120:	ed93 7b00 	vldr	d7, [r3]
 800d124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d126:	2b00      	cmp	r3, #0
 800d128:	ed8d 7b00 	vstr	d7, [sp]
 800d12c:	f280 80e5 	bge.w	800d2fa <_dtoa_r+0x632>
 800d130:	9b03      	ldr	r3, [sp, #12]
 800d132:	2b00      	cmp	r3, #0
 800d134:	f300 80e1 	bgt.w	800d2fa <_dtoa_r+0x632>
 800d138:	d10c      	bne.n	800d154 <_dtoa_r+0x48c>
 800d13a:	4b48      	ldr	r3, [pc, #288]	@ (800d25c <_dtoa_r+0x594>)
 800d13c:	2200      	movs	r2, #0
 800d13e:	ec51 0b17 	vmov	r0, r1, d7
 800d142:	f7f3 fa59 	bl	80005f8 <__aeabi_dmul>
 800d146:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d14a:	f7f3 fcdb 	bl	8000b04 <__aeabi_dcmpge>
 800d14e:	2800      	cmp	r0, #0
 800d150:	f000 8266 	beq.w	800d620 <_dtoa_r+0x958>
 800d154:	2400      	movs	r4, #0
 800d156:	4625      	mov	r5, r4
 800d158:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d15a:	4656      	mov	r6, sl
 800d15c:	ea6f 0803 	mvn.w	r8, r3
 800d160:	2700      	movs	r7, #0
 800d162:	4621      	mov	r1, r4
 800d164:	4648      	mov	r0, r9
 800d166:	f000 fd21 	bl	800dbac <_Bfree>
 800d16a:	2d00      	cmp	r5, #0
 800d16c:	f000 80bd 	beq.w	800d2ea <_dtoa_r+0x622>
 800d170:	b12f      	cbz	r7, 800d17e <_dtoa_r+0x4b6>
 800d172:	42af      	cmp	r7, r5
 800d174:	d003      	beq.n	800d17e <_dtoa_r+0x4b6>
 800d176:	4639      	mov	r1, r7
 800d178:	4648      	mov	r0, r9
 800d17a:	f000 fd17 	bl	800dbac <_Bfree>
 800d17e:	4629      	mov	r1, r5
 800d180:	4648      	mov	r0, r9
 800d182:	f000 fd13 	bl	800dbac <_Bfree>
 800d186:	e0b0      	b.n	800d2ea <_dtoa_r+0x622>
 800d188:	07e2      	lsls	r2, r4, #31
 800d18a:	d505      	bpl.n	800d198 <_dtoa_r+0x4d0>
 800d18c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d190:	f7f3 fa32 	bl	80005f8 <__aeabi_dmul>
 800d194:	3601      	adds	r6, #1
 800d196:	2301      	movs	r3, #1
 800d198:	1064      	asrs	r4, r4, #1
 800d19a:	3508      	adds	r5, #8
 800d19c:	e762      	b.n	800d064 <_dtoa_r+0x39c>
 800d19e:	2602      	movs	r6, #2
 800d1a0:	e765      	b.n	800d06e <_dtoa_r+0x3a6>
 800d1a2:	9c03      	ldr	r4, [sp, #12]
 800d1a4:	46b8      	mov	r8, r7
 800d1a6:	e784      	b.n	800d0b2 <_dtoa_r+0x3ea>
 800d1a8:	4b27      	ldr	r3, [pc, #156]	@ (800d248 <_dtoa_r+0x580>)
 800d1aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d1ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d1b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d1b4:	4454      	add	r4, sl
 800d1b6:	2900      	cmp	r1, #0
 800d1b8:	d054      	beq.n	800d264 <_dtoa_r+0x59c>
 800d1ba:	4929      	ldr	r1, [pc, #164]	@ (800d260 <_dtoa_r+0x598>)
 800d1bc:	2000      	movs	r0, #0
 800d1be:	f7f3 fb45 	bl	800084c <__aeabi_ddiv>
 800d1c2:	4633      	mov	r3, r6
 800d1c4:	462a      	mov	r2, r5
 800d1c6:	f7f3 f85f 	bl	8000288 <__aeabi_dsub>
 800d1ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d1ce:	4656      	mov	r6, sl
 800d1d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1d4:	f7f3 fcc0 	bl	8000b58 <__aeabi_d2iz>
 800d1d8:	4605      	mov	r5, r0
 800d1da:	f7f3 f9a3 	bl	8000524 <__aeabi_i2d>
 800d1de:	4602      	mov	r2, r0
 800d1e0:	460b      	mov	r3, r1
 800d1e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1e6:	f7f3 f84f 	bl	8000288 <__aeabi_dsub>
 800d1ea:	3530      	adds	r5, #48	@ 0x30
 800d1ec:	4602      	mov	r2, r0
 800d1ee:	460b      	mov	r3, r1
 800d1f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d1f4:	f806 5b01 	strb.w	r5, [r6], #1
 800d1f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d1fc:	f7f3 fc6e 	bl	8000adc <__aeabi_dcmplt>
 800d200:	2800      	cmp	r0, #0
 800d202:	d172      	bne.n	800d2ea <_dtoa_r+0x622>
 800d204:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d208:	4911      	ldr	r1, [pc, #68]	@ (800d250 <_dtoa_r+0x588>)
 800d20a:	2000      	movs	r0, #0
 800d20c:	f7f3 f83c 	bl	8000288 <__aeabi_dsub>
 800d210:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d214:	f7f3 fc62 	bl	8000adc <__aeabi_dcmplt>
 800d218:	2800      	cmp	r0, #0
 800d21a:	f040 80b4 	bne.w	800d386 <_dtoa_r+0x6be>
 800d21e:	42a6      	cmp	r6, r4
 800d220:	f43f af70 	beq.w	800d104 <_dtoa_r+0x43c>
 800d224:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d228:	4b0a      	ldr	r3, [pc, #40]	@ (800d254 <_dtoa_r+0x58c>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	f7f3 f9e4 	bl	80005f8 <__aeabi_dmul>
 800d230:	4b08      	ldr	r3, [pc, #32]	@ (800d254 <_dtoa_r+0x58c>)
 800d232:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d236:	2200      	movs	r2, #0
 800d238:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d23c:	f7f3 f9dc 	bl	80005f8 <__aeabi_dmul>
 800d240:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d244:	e7c4      	b.n	800d1d0 <_dtoa_r+0x508>
 800d246:	bf00      	nop
 800d248:	08010308 	.word	0x08010308
 800d24c:	080102e0 	.word	0x080102e0
 800d250:	3ff00000 	.word	0x3ff00000
 800d254:	40240000 	.word	0x40240000
 800d258:	401c0000 	.word	0x401c0000
 800d25c:	40140000 	.word	0x40140000
 800d260:	3fe00000 	.word	0x3fe00000
 800d264:	4631      	mov	r1, r6
 800d266:	4628      	mov	r0, r5
 800d268:	f7f3 f9c6 	bl	80005f8 <__aeabi_dmul>
 800d26c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d270:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d272:	4656      	mov	r6, sl
 800d274:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d278:	f7f3 fc6e 	bl	8000b58 <__aeabi_d2iz>
 800d27c:	4605      	mov	r5, r0
 800d27e:	f7f3 f951 	bl	8000524 <__aeabi_i2d>
 800d282:	4602      	mov	r2, r0
 800d284:	460b      	mov	r3, r1
 800d286:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d28a:	f7f2 fffd 	bl	8000288 <__aeabi_dsub>
 800d28e:	3530      	adds	r5, #48	@ 0x30
 800d290:	f806 5b01 	strb.w	r5, [r6], #1
 800d294:	4602      	mov	r2, r0
 800d296:	460b      	mov	r3, r1
 800d298:	42a6      	cmp	r6, r4
 800d29a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d29e:	f04f 0200 	mov.w	r2, #0
 800d2a2:	d124      	bne.n	800d2ee <_dtoa_r+0x626>
 800d2a4:	4baf      	ldr	r3, [pc, #700]	@ (800d564 <_dtoa_r+0x89c>)
 800d2a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d2aa:	f7f2 ffef 	bl	800028c <__adddf3>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	460b      	mov	r3, r1
 800d2b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2b6:	f7f3 fc2f 	bl	8000b18 <__aeabi_dcmpgt>
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	d163      	bne.n	800d386 <_dtoa_r+0x6be>
 800d2be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d2c2:	49a8      	ldr	r1, [pc, #672]	@ (800d564 <_dtoa_r+0x89c>)
 800d2c4:	2000      	movs	r0, #0
 800d2c6:	f7f2 ffdf 	bl	8000288 <__aeabi_dsub>
 800d2ca:	4602      	mov	r2, r0
 800d2cc:	460b      	mov	r3, r1
 800d2ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d2d2:	f7f3 fc03 	bl	8000adc <__aeabi_dcmplt>
 800d2d6:	2800      	cmp	r0, #0
 800d2d8:	f43f af14 	beq.w	800d104 <_dtoa_r+0x43c>
 800d2dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d2de:	1e73      	subs	r3, r6, #1
 800d2e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d2e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d2e6:	2b30      	cmp	r3, #48	@ 0x30
 800d2e8:	d0f8      	beq.n	800d2dc <_dtoa_r+0x614>
 800d2ea:	4647      	mov	r7, r8
 800d2ec:	e03b      	b.n	800d366 <_dtoa_r+0x69e>
 800d2ee:	4b9e      	ldr	r3, [pc, #632]	@ (800d568 <_dtoa_r+0x8a0>)
 800d2f0:	f7f3 f982 	bl	80005f8 <__aeabi_dmul>
 800d2f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2f8:	e7bc      	b.n	800d274 <_dtoa_r+0x5ac>
 800d2fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d2fe:	4656      	mov	r6, sl
 800d300:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d304:	4620      	mov	r0, r4
 800d306:	4629      	mov	r1, r5
 800d308:	f7f3 faa0 	bl	800084c <__aeabi_ddiv>
 800d30c:	f7f3 fc24 	bl	8000b58 <__aeabi_d2iz>
 800d310:	4680      	mov	r8, r0
 800d312:	f7f3 f907 	bl	8000524 <__aeabi_i2d>
 800d316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d31a:	f7f3 f96d 	bl	80005f8 <__aeabi_dmul>
 800d31e:	4602      	mov	r2, r0
 800d320:	460b      	mov	r3, r1
 800d322:	4620      	mov	r0, r4
 800d324:	4629      	mov	r1, r5
 800d326:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d32a:	f7f2 ffad 	bl	8000288 <__aeabi_dsub>
 800d32e:	f806 4b01 	strb.w	r4, [r6], #1
 800d332:	9d03      	ldr	r5, [sp, #12]
 800d334:	eba6 040a 	sub.w	r4, r6, sl
 800d338:	42a5      	cmp	r5, r4
 800d33a:	4602      	mov	r2, r0
 800d33c:	460b      	mov	r3, r1
 800d33e:	d133      	bne.n	800d3a8 <_dtoa_r+0x6e0>
 800d340:	f7f2 ffa4 	bl	800028c <__adddf3>
 800d344:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d348:	4604      	mov	r4, r0
 800d34a:	460d      	mov	r5, r1
 800d34c:	f7f3 fbe4 	bl	8000b18 <__aeabi_dcmpgt>
 800d350:	b9c0      	cbnz	r0, 800d384 <_dtoa_r+0x6bc>
 800d352:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d356:	4620      	mov	r0, r4
 800d358:	4629      	mov	r1, r5
 800d35a:	f7f3 fbb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800d35e:	b110      	cbz	r0, 800d366 <_dtoa_r+0x69e>
 800d360:	f018 0f01 	tst.w	r8, #1
 800d364:	d10e      	bne.n	800d384 <_dtoa_r+0x6bc>
 800d366:	9902      	ldr	r1, [sp, #8]
 800d368:	4648      	mov	r0, r9
 800d36a:	f000 fc1f 	bl	800dbac <_Bfree>
 800d36e:	2300      	movs	r3, #0
 800d370:	7033      	strb	r3, [r6, #0]
 800d372:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d374:	3701      	adds	r7, #1
 800d376:	601f      	str	r7, [r3, #0]
 800d378:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	f000 824b 	beq.w	800d816 <_dtoa_r+0xb4e>
 800d380:	601e      	str	r6, [r3, #0]
 800d382:	e248      	b.n	800d816 <_dtoa_r+0xb4e>
 800d384:	46b8      	mov	r8, r7
 800d386:	4633      	mov	r3, r6
 800d388:	461e      	mov	r6, r3
 800d38a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d38e:	2a39      	cmp	r2, #57	@ 0x39
 800d390:	d106      	bne.n	800d3a0 <_dtoa_r+0x6d8>
 800d392:	459a      	cmp	sl, r3
 800d394:	d1f8      	bne.n	800d388 <_dtoa_r+0x6c0>
 800d396:	2230      	movs	r2, #48	@ 0x30
 800d398:	f108 0801 	add.w	r8, r8, #1
 800d39c:	f88a 2000 	strb.w	r2, [sl]
 800d3a0:	781a      	ldrb	r2, [r3, #0]
 800d3a2:	3201      	adds	r2, #1
 800d3a4:	701a      	strb	r2, [r3, #0]
 800d3a6:	e7a0      	b.n	800d2ea <_dtoa_r+0x622>
 800d3a8:	4b6f      	ldr	r3, [pc, #444]	@ (800d568 <_dtoa_r+0x8a0>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f7f3 f924 	bl	80005f8 <__aeabi_dmul>
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	4604      	mov	r4, r0
 800d3b6:	460d      	mov	r5, r1
 800d3b8:	f7f3 fb86 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	d09f      	beq.n	800d300 <_dtoa_r+0x638>
 800d3c0:	e7d1      	b.n	800d366 <_dtoa_r+0x69e>
 800d3c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3c4:	2a00      	cmp	r2, #0
 800d3c6:	f000 80ea 	beq.w	800d59e <_dtoa_r+0x8d6>
 800d3ca:	9a07      	ldr	r2, [sp, #28]
 800d3cc:	2a01      	cmp	r2, #1
 800d3ce:	f300 80cd 	bgt.w	800d56c <_dtoa_r+0x8a4>
 800d3d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d3d4:	2a00      	cmp	r2, #0
 800d3d6:	f000 80c1 	beq.w	800d55c <_dtoa_r+0x894>
 800d3da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d3de:	9c08      	ldr	r4, [sp, #32]
 800d3e0:	9e00      	ldr	r6, [sp, #0]
 800d3e2:	9a00      	ldr	r2, [sp, #0]
 800d3e4:	441a      	add	r2, r3
 800d3e6:	9200      	str	r2, [sp, #0]
 800d3e8:	9a06      	ldr	r2, [sp, #24]
 800d3ea:	2101      	movs	r1, #1
 800d3ec:	441a      	add	r2, r3
 800d3ee:	4648      	mov	r0, r9
 800d3f0:	9206      	str	r2, [sp, #24]
 800d3f2:	f000 fc8f 	bl	800dd14 <__i2b>
 800d3f6:	4605      	mov	r5, r0
 800d3f8:	b166      	cbz	r6, 800d414 <_dtoa_r+0x74c>
 800d3fa:	9b06      	ldr	r3, [sp, #24]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	dd09      	ble.n	800d414 <_dtoa_r+0x74c>
 800d400:	42b3      	cmp	r3, r6
 800d402:	9a00      	ldr	r2, [sp, #0]
 800d404:	bfa8      	it	ge
 800d406:	4633      	movge	r3, r6
 800d408:	1ad2      	subs	r2, r2, r3
 800d40a:	9200      	str	r2, [sp, #0]
 800d40c:	9a06      	ldr	r2, [sp, #24]
 800d40e:	1af6      	subs	r6, r6, r3
 800d410:	1ad3      	subs	r3, r2, r3
 800d412:	9306      	str	r3, [sp, #24]
 800d414:	9b08      	ldr	r3, [sp, #32]
 800d416:	b30b      	cbz	r3, 800d45c <_dtoa_r+0x794>
 800d418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	f000 80c6 	beq.w	800d5ac <_dtoa_r+0x8e4>
 800d420:	2c00      	cmp	r4, #0
 800d422:	f000 80c0 	beq.w	800d5a6 <_dtoa_r+0x8de>
 800d426:	4629      	mov	r1, r5
 800d428:	4622      	mov	r2, r4
 800d42a:	4648      	mov	r0, r9
 800d42c:	f000 fd2a 	bl	800de84 <__pow5mult>
 800d430:	9a02      	ldr	r2, [sp, #8]
 800d432:	4601      	mov	r1, r0
 800d434:	4605      	mov	r5, r0
 800d436:	4648      	mov	r0, r9
 800d438:	f000 fc82 	bl	800dd40 <__multiply>
 800d43c:	9902      	ldr	r1, [sp, #8]
 800d43e:	4680      	mov	r8, r0
 800d440:	4648      	mov	r0, r9
 800d442:	f000 fbb3 	bl	800dbac <_Bfree>
 800d446:	9b08      	ldr	r3, [sp, #32]
 800d448:	1b1b      	subs	r3, r3, r4
 800d44a:	9308      	str	r3, [sp, #32]
 800d44c:	f000 80b1 	beq.w	800d5b2 <_dtoa_r+0x8ea>
 800d450:	9a08      	ldr	r2, [sp, #32]
 800d452:	4641      	mov	r1, r8
 800d454:	4648      	mov	r0, r9
 800d456:	f000 fd15 	bl	800de84 <__pow5mult>
 800d45a:	9002      	str	r0, [sp, #8]
 800d45c:	2101      	movs	r1, #1
 800d45e:	4648      	mov	r0, r9
 800d460:	f000 fc58 	bl	800dd14 <__i2b>
 800d464:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d466:	4604      	mov	r4, r0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	f000 81d8 	beq.w	800d81e <_dtoa_r+0xb56>
 800d46e:	461a      	mov	r2, r3
 800d470:	4601      	mov	r1, r0
 800d472:	4648      	mov	r0, r9
 800d474:	f000 fd06 	bl	800de84 <__pow5mult>
 800d478:	9b07      	ldr	r3, [sp, #28]
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	4604      	mov	r4, r0
 800d47e:	f300 809f 	bgt.w	800d5c0 <_dtoa_r+0x8f8>
 800d482:	9b04      	ldr	r3, [sp, #16]
 800d484:	2b00      	cmp	r3, #0
 800d486:	f040 8097 	bne.w	800d5b8 <_dtoa_r+0x8f0>
 800d48a:	9b05      	ldr	r3, [sp, #20]
 800d48c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d490:	2b00      	cmp	r3, #0
 800d492:	f040 8093 	bne.w	800d5bc <_dtoa_r+0x8f4>
 800d496:	9b05      	ldr	r3, [sp, #20]
 800d498:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d49c:	0d1b      	lsrs	r3, r3, #20
 800d49e:	051b      	lsls	r3, r3, #20
 800d4a0:	b133      	cbz	r3, 800d4b0 <_dtoa_r+0x7e8>
 800d4a2:	9b00      	ldr	r3, [sp, #0]
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	9300      	str	r3, [sp, #0]
 800d4a8:	9b06      	ldr	r3, [sp, #24]
 800d4aa:	3301      	adds	r3, #1
 800d4ac:	9306      	str	r3, [sp, #24]
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	9308      	str	r3, [sp, #32]
 800d4b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f000 81b8 	beq.w	800d82a <_dtoa_r+0xb62>
 800d4ba:	6923      	ldr	r3, [r4, #16]
 800d4bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d4c0:	6918      	ldr	r0, [r3, #16]
 800d4c2:	f000 fbdb 	bl	800dc7c <__hi0bits>
 800d4c6:	f1c0 0020 	rsb	r0, r0, #32
 800d4ca:	9b06      	ldr	r3, [sp, #24]
 800d4cc:	4418      	add	r0, r3
 800d4ce:	f010 001f 	ands.w	r0, r0, #31
 800d4d2:	f000 8082 	beq.w	800d5da <_dtoa_r+0x912>
 800d4d6:	f1c0 0320 	rsb	r3, r0, #32
 800d4da:	2b04      	cmp	r3, #4
 800d4dc:	dd73      	ble.n	800d5c6 <_dtoa_r+0x8fe>
 800d4de:	9b00      	ldr	r3, [sp, #0]
 800d4e0:	f1c0 001c 	rsb	r0, r0, #28
 800d4e4:	4403      	add	r3, r0
 800d4e6:	9300      	str	r3, [sp, #0]
 800d4e8:	9b06      	ldr	r3, [sp, #24]
 800d4ea:	4403      	add	r3, r0
 800d4ec:	4406      	add	r6, r0
 800d4ee:	9306      	str	r3, [sp, #24]
 800d4f0:	9b00      	ldr	r3, [sp, #0]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	dd05      	ble.n	800d502 <_dtoa_r+0x83a>
 800d4f6:	9902      	ldr	r1, [sp, #8]
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	4648      	mov	r0, r9
 800d4fc:	f000 fd1c 	bl	800df38 <__lshift>
 800d500:	9002      	str	r0, [sp, #8]
 800d502:	9b06      	ldr	r3, [sp, #24]
 800d504:	2b00      	cmp	r3, #0
 800d506:	dd05      	ble.n	800d514 <_dtoa_r+0x84c>
 800d508:	4621      	mov	r1, r4
 800d50a:	461a      	mov	r2, r3
 800d50c:	4648      	mov	r0, r9
 800d50e:	f000 fd13 	bl	800df38 <__lshift>
 800d512:	4604      	mov	r4, r0
 800d514:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d516:	2b00      	cmp	r3, #0
 800d518:	d061      	beq.n	800d5de <_dtoa_r+0x916>
 800d51a:	9802      	ldr	r0, [sp, #8]
 800d51c:	4621      	mov	r1, r4
 800d51e:	f000 fd77 	bl	800e010 <__mcmp>
 800d522:	2800      	cmp	r0, #0
 800d524:	da5b      	bge.n	800d5de <_dtoa_r+0x916>
 800d526:	2300      	movs	r3, #0
 800d528:	9902      	ldr	r1, [sp, #8]
 800d52a:	220a      	movs	r2, #10
 800d52c:	4648      	mov	r0, r9
 800d52e:	f000 fb5f 	bl	800dbf0 <__multadd>
 800d532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d534:	9002      	str	r0, [sp, #8]
 800d536:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	f000 8177 	beq.w	800d82e <_dtoa_r+0xb66>
 800d540:	4629      	mov	r1, r5
 800d542:	2300      	movs	r3, #0
 800d544:	220a      	movs	r2, #10
 800d546:	4648      	mov	r0, r9
 800d548:	f000 fb52 	bl	800dbf0 <__multadd>
 800d54c:	f1bb 0f00 	cmp.w	fp, #0
 800d550:	4605      	mov	r5, r0
 800d552:	dc6f      	bgt.n	800d634 <_dtoa_r+0x96c>
 800d554:	9b07      	ldr	r3, [sp, #28]
 800d556:	2b02      	cmp	r3, #2
 800d558:	dc49      	bgt.n	800d5ee <_dtoa_r+0x926>
 800d55a:	e06b      	b.n	800d634 <_dtoa_r+0x96c>
 800d55c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d55e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d562:	e73c      	b.n	800d3de <_dtoa_r+0x716>
 800d564:	3fe00000 	.word	0x3fe00000
 800d568:	40240000 	.word	0x40240000
 800d56c:	9b03      	ldr	r3, [sp, #12]
 800d56e:	1e5c      	subs	r4, r3, #1
 800d570:	9b08      	ldr	r3, [sp, #32]
 800d572:	42a3      	cmp	r3, r4
 800d574:	db09      	blt.n	800d58a <_dtoa_r+0x8c2>
 800d576:	1b1c      	subs	r4, r3, r4
 800d578:	9b03      	ldr	r3, [sp, #12]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	f6bf af30 	bge.w	800d3e0 <_dtoa_r+0x718>
 800d580:	9b00      	ldr	r3, [sp, #0]
 800d582:	9a03      	ldr	r2, [sp, #12]
 800d584:	1a9e      	subs	r6, r3, r2
 800d586:	2300      	movs	r3, #0
 800d588:	e72b      	b.n	800d3e2 <_dtoa_r+0x71a>
 800d58a:	9b08      	ldr	r3, [sp, #32]
 800d58c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d58e:	9408      	str	r4, [sp, #32]
 800d590:	1ae3      	subs	r3, r4, r3
 800d592:	441a      	add	r2, r3
 800d594:	9e00      	ldr	r6, [sp, #0]
 800d596:	9b03      	ldr	r3, [sp, #12]
 800d598:	920d      	str	r2, [sp, #52]	@ 0x34
 800d59a:	2400      	movs	r4, #0
 800d59c:	e721      	b.n	800d3e2 <_dtoa_r+0x71a>
 800d59e:	9c08      	ldr	r4, [sp, #32]
 800d5a0:	9e00      	ldr	r6, [sp, #0]
 800d5a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d5a4:	e728      	b.n	800d3f8 <_dtoa_r+0x730>
 800d5a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d5aa:	e751      	b.n	800d450 <_dtoa_r+0x788>
 800d5ac:	9a08      	ldr	r2, [sp, #32]
 800d5ae:	9902      	ldr	r1, [sp, #8]
 800d5b0:	e750      	b.n	800d454 <_dtoa_r+0x78c>
 800d5b2:	f8cd 8008 	str.w	r8, [sp, #8]
 800d5b6:	e751      	b.n	800d45c <_dtoa_r+0x794>
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	e779      	b.n	800d4b0 <_dtoa_r+0x7e8>
 800d5bc:	9b04      	ldr	r3, [sp, #16]
 800d5be:	e777      	b.n	800d4b0 <_dtoa_r+0x7e8>
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	9308      	str	r3, [sp, #32]
 800d5c4:	e779      	b.n	800d4ba <_dtoa_r+0x7f2>
 800d5c6:	d093      	beq.n	800d4f0 <_dtoa_r+0x828>
 800d5c8:	9a00      	ldr	r2, [sp, #0]
 800d5ca:	331c      	adds	r3, #28
 800d5cc:	441a      	add	r2, r3
 800d5ce:	9200      	str	r2, [sp, #0]
 800d5d0:	9a06      	ldr	r2, [sp, #24]
 800d5d2:	441a      	add	r2, r3
 800d5d4:	441e      	add	r6, r3
 800d5d6:	9206      	str	r2, [sp, #24]
 800d5d8:	e78a      	b.n	800d4f0 <_dtoa_r+0x828>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	e7f4      	b.n	800d5c8 <_dtoa_r+0x900>
 800d5de:	9b03      	ldr	r3, [sp, #12]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	46b8      	mov	r8, r7
 800d5e4:	dc20      	bgt.n	800d628 <_dtoa_r+0x960>
 800d5e6:	469b      	mov	fp, r3
 800d5e8:	9b07      	ldr	r3, [sp, #28]
 800d5ea:	2b02      	cmp	r3, #2
 800d5ec:	dd1e      	ble.n	800d62c <_dtoa_r+0x964>
 800d5ee:	f1bb 0f00 	cmp.w	fp, #0
 800d5f2:	f47f adb1 	bne.w	800d158 <_dtoa_r+0x490>
 800d5f6:	4621      	mov	r1, r4
 800d5f8:	465b      	mov	r3, fp
 800d5fa:	2205      	movs	r2, #5
 800d5fc:	4648      	mov	r0, r9
 800d5fe:	f000 faf7 	bl	800dbf0 <__multadd>
 800d602:	4601      	mov	r1, r0
 800d604:	4604      	mov	r4, r0
 800d606:	9802      	ldr	r0, [sp, #8]
 800d608:	f000 fd02 	bl	800e010 <__mcmp>
 800d60c:	2800      	cmp	r0, #0
 800d60e:	f77f ada3 	ble.w	800d158 <_dtoa_r+0x490>
 800d612:	4656      	mov	r6, sl
 800d614:	2331      	movs	r3, #49	@ 0x31
 800d616:	f806 3b01 	strb.w	r3, [r6], #1
 800d61a:	f108 0801 	add.w	r8, r8, #1
 800d61e:	e59f      	b.n	800d160 <_dtoa_r+0x498>
 800d620:	9c03      	ldr	r4, [sp, #12]
 800d622:	46b8      	mov	r8, r7
 800d624:	4625      	mov	r5, r4
 800d626:	e7f4      	b.n	800d612 <_dtoa_r+0x94a>
 800d628:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d62c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d62e:	2b00      	cmp	r3, #0
 800d630:	f000 8101 	beq.w	800d836 <_dtoa_r+0xb6e>
 800d634:	2e00      	cmp	r6, #0
 800d636:	dd05      	ble.n	800d644 <_dtoa_r+0x97c>
 800d638:	4629      	mov	r1, r5
 800d63a:	4632      	mov	r2, r6
 800d63c:	4648      	mov	r0, r9
 800d63e:	f000 fc7b 	bl	800df38 <__lshift>
 800d642:	4605      	mov	r5, r0
 800d644:	9b08      	ldr	r3, [sp, #32]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d05c      	beq.n	800d704 <_dtoa_r+0xa3c>
 800d64a:	6869      	ldr	r1, [r5, #4]
 800d64c:	4648      	mov	r0, r9
 800d64e:	f000 fa6d 	bl	800db2c <_Balloc>
 800d652:	4606      	mov	r6, r0
 800d654:	b928      	cbnz	r0, 800d662 <_dtoa_r+0x99a>
 800d656:	4b82      	ldr	r3, [pc, #520]	@ (800d860 <_dtoa_r+0xb98>)
 800d658:	4602      	mov	r2, r0
 800d65a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d65e:	f7ff bb4a 	b.w	800ccf6 <_dtoa_r+0x2e>
 800d662:	692a      	ldr	r2, [r5, #16]
 800d664:	3202      	adds	r2, #2
 800d666:	0092      	lsls	r2, r2, #2
 800d668:	f105 010c 	add.w	r1, r5, #12
 800d66c:	300c      	adds	r0, #12
 800d66e:	f7ff fa95 	bl	800cb9c <memcpy>
 800d672:	2201      	movs	r2, #1
 800d674:	4631      	mov	r1, r6
 800d676:	4648      	mov	r0, r9
 800d678:	f000 fc5e 	bl	800df38 <__lshift>
 800d67c:	f10a 0301 	add.w	r3, sl, #1
 800d680:	9300      	str	r3, [sp, #0]
 800d682:	eb0a 030b 	add.w	r3, sl, fp
 800d686:	9308      	str	r3, [sp, #32]
 800d688:	9b04      	ldr	r3, [sp, #16]
 800d68a:	f003 0301 	and.w	r3, r3, #1
 800d68e:	462f      	mov	r7, r5
 800d690:	9306      	str	r3, [sp, #24]
 800d692:	4605      	mov	r5, r0
 800d694:	9b00      	ldr	r3, [sp, #0]
 800d696:	9802      	ldr	r0, [sp, #8]
 800d698:	4621      	mov	r1, r4
 800d69a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d69e:	f7ff fa8b 	bl	800cbb8 <quorem>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	3330      	adds	r3, #48	@ 0x30
 800d6a6:	9003      	str	r0, [sp, #12]
 800d6a8:	4639      	mov	r1, r7
 800d6aa:	9802      	ldr	r0, [sp, #8]
 800d6ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6ae:	f000 fcaf 	bl	800e010 <__mcmp>
 800d6b2:	462a      	mov	r2, r5
 800d6b4:	9004      	str	r0, [sp, #16]
 800d6b6:	4621      	mov	r1, r4
 800d6b8:	4648      	mov	r0, r9
 800d6ba:	f000 fcc5 	bl	800e048 <__mdiff>
 800d6be:	68c2      	ldr	r2, [r0, #12]
 800d6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6c2:	4606      	mov	r6, r0
 800d6c4:	bb02      	cbnz	r2, 800d708 <_dtoa_r+0xa40>
 800d6c6:	4601      	mov	r1, r0
 800d6c8:	9802      	ldr	r0, [sp, #8]
 800d6ca:	f000 fca1 	bl	800e010 <__mcmp>
 800d6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	4631      	mov	r1, r6
 800d6d4:	4648      	mov	r0, r9
 800d6d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d6d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6da:	f000 fa67 	bl	800dbac <_Bfree>
 800d6de:	9b07      	ldr	r3, [sp, #28]
 800d6e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d6e2:	9e00      	ldr	r6, [sp, #0]
 800d6e4:	ea42 0103 	orr.w	r1, r2, r3
 800d6e8:	9b06      	ldr	r3, [sp, #24]
 800d6ea:	4319      	orrs	r1, r3
 800d6ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ee:	d10d      	bne.n	800d70c <_dtoa_r+0xa44>
 800d6f0:	2b39      	cmp	r3, #57	@ 0x39
 800d6f2:	d027      	beq.n	800d744 <_dtoa_r+0xa7c>
 800d6f4:	9a04      	ldr	r2, [sp, #16]
 800d6f6:	2a00      	cmp	r2, #0
 800d6f8:	dd01      	ble.n	800d6fe <_dtoa_r+0xa36>
 800d6fa:	9b03      	ldr	r3, [sp, #12]
 800d6fc:	3331      	adds	r3, #49	@ 0x31
 800d6fe:	f88b 3000 	strb.w	r3, [fp]
 800d702:	e52e      	b.n	800d162 <_dtoa_r+0x49a>
 800d704:	4628      	mov	r0, r5
 800d706:	e7b9      	b.n	800d67c <_dtoa_r+0x9b4>
 800d708:	2201      	movs	r2, #1
 800d70a:	e7e2      	b.n	800d6d2 <_dtoa_r+0xa0a>
 800d70c:	9904      	ldr	r1, [sp, #16]
 800d70e:	2900      	cmp	r1, #0
 800d710:	db04      	blt.n	800d71c <_dtoa_r+0xa54>
 800d712:	9807      	ldr	r0, [sp, #28]
 800d714:	4301      	orrs	r1, r0
 800d716:	9806      	ldr	r0, [sp, #24]
 800d718:	4301      	orrs	r1, r0
 800d71a:	d120      	bne.n	800d75e <_dtoa_r+0xa96>
 800d71c:	2a00      	cmp	r2, #0
 800d71e:	ddee      	ble.n	800d6fe <_dtoa_r+0xa36>
 800d720:	9902      	ldr	r1, [sp, #8]
 800d722:	9300      	str	r3, [sp, #0]
 800d724:	2201      	movs	r2, #1
 800d726:	4648      	mov	r0, r9
 800d728:	f000 fc06 	bl	800df38 <__lshift>
 800d72c:	4621      	mov	r1, r4
 800d72e:	9002      	str	r0, [sp, #8]
 800d730:	f000 fc6e 	bl	800e010 <__mcmp>
 800d734:	2800      	cmp	r0, #0
 800d736:	9b00      	ldr	r3, [sp, #0]
 800d738:	dc02      	bgt.n	800d740 <_dtoa_r+0xa78>
 800d73a:	d1e0      	bne.n	800d6fe <_dtoa_r+0xa36>
 800d73c:	07da      	lsls	r2, r3, #31
 800d73e:	d5de      	bpl.n	800d6fe <_dtoa_r+0xa36>
 800d740:	2b39      	cmp	r3, #57	@ 0x39
 800d742:	d1da      	bne.n	800d6fa <_dtoa_r+0xa32>
 800d744:	2339      	movs	r3, #57	@ 0x39
 800d746:	f88b 3000 	strb.w	r3, [fp]
 800d74a:	4633      	mov	r3, r6
 800d74c:	461e      	mov	r6, r3
 800d74e:	3b01      	subs	r3, #1
 800d750:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d754:	2a39      	cmp	r2, #57	@ 0x39
 800d756:	d04e      	beq.n	800d7f6 <_dtoa_r+0xb2e>
 800d758:	3201      	adds	r2, #1
 800d75a:	701a      	strb	r2, [r3, #0]
 800d75c:	e501      	b.n	800d162 <_dtoa_r+0x49a>
 800d75e:	2a00      	cmp	r2, #0
 800d760:	dd03      	ble.n	800d76a <_dtoa_r+0xaa2>
 800d762:	2b39      	cmp	r3, #57	@ 0x39
 800d764:	d0ee      	beq.n	800d744 <_dtoa_r+0xa7c>
 800d766:	3301      	adds	r3, #1
 800d768:	e7c9      	b.n	800d6fe <_dtoa_r+0xa36>
 800d76a:	9a00      	ldr	r2, [sp, #0]
 800d76c:	9908      	ldr	r1, [sp, #32]
 800d76e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d772:	428a      	cmp	r2, r1
 800d774:	d028      	beq.n	800d7c8 <_dtoa_r+0xb00>
 800d776:	9902      	ldr	r1, [sp, #8]
 800d778:	2300      	movs	r3, #0
 800d77a:	220a      	movs	r2, #10
 800d77c:	4648      	mov	r0, r9
 800d77e:	f000 fa37 	bl	800dbf0 <__multadd>
 800d782:	42af      	cmp	r7, r5
 800d784:	9002      	str	r0, [sp, #8]
 800d786:	f04f 0300 	mov.w	r3, #0
 800d78a:	f04f 020a 	mov.w	r2, #10
 800d78e:	4639      	mov	r1, r7
 800d790:	4648      	mov	r0, r9
 800d792:	d107      	bne.n	800d7a4 <_dtoa_r+0xadc>
 800d794:	f000 fa2c 	bl	800dbf0 <__multadd>
 800d798:	4607      	mov	r7, r0
 800d79a:	4605      	mov	r5, r0
 800d79c:	9b00      	ldr	r3, [sp, #0]
 800d79e:	3301      	adds	r3, #1
 800d7a0:	9300      	str	r3, [sp, #0]
 800d7a2:	e777      	b.n	800d694 <_dtoa_r+0x9cc>
 800d7a4:	f000 fa24 	bl	800dbf0 <__multadd>
 800d7a8:	4629      	mov	r1, r5
 800d7aa:	4607      	mov	r7, r0
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	220a      	movs	r2, #10
 800d7b0:	4648      	mov	r0, r9
 800d7b2:	f000 fa1d 	bl	800dbf0 <__multadd>
 800d7b6:	4605      	mov	r5, r0
 800d7b8:	e7f0      	b.n	800d79c <_dtoa_r+0xad4>
 800d7ba:	f1bb 0f00 	cmp.w	fp, #0
 800d7be:	bfcc      	ite	gt
 800d7c0:	465e      	movgt	r6, fp
 800d7c2:	2601      	movle	r6, #1
 800d7c4:	4456      	add	r6, sl
 800d7c6:	2700      	movs	r7, #0
 800d7c8:	9902      	ldr	r1, [sp, #8]
 800d7ca:	9300      	str	r3, [sp, #0]
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	4648      	mov	r0, r9
 800d7d0:	f000 fbb2 	bl	800df38 <__lshift>
 800d7d4:	4621      	mov	r1, r4
 800d7d6:	9002      	str	r0, [sp, #8]
 800d7d8:	f000 fc1a 	bl	800e010 <__mcmp>
 800d7dc:	2800      	cmp	r0, #0
 800d7de:	dcb4      	bgt.n	800d74a <_dtoa_r+0xa82>
 800d7e0:	d102      	bne.n	800d7e8 <_dtoa_r+0xb20>
 800d7e2:	9b00      	ldr	r3, [sp, #0]
 800d7e4:	07db      	lsls	r3, r3, #31
 800d7e6:	d4b0      	bmi.n	800d74a <_dtoa_r+0xa82>
 800d7e8:	4633      	mov	r3, r6
 800d7ea:	461e      	mov	r6, r3
 800d7ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7f0:	2a30      	cmp	r2, #48	@ 0x30
 800d7f2:	d0fa      	beq.n	800d7ea <_dtoa_r+0xb22>
 800d7f4:	e4b5      	b.n	800d162 <_dtoa_r+0x49a>
 800d7f6:	459a      	cmp	sl, r3
 800d7f8:	d1a8      	bne.n	800d74c <_dtoa_r+0xa84>
 800d7fa:	2331      	movs	r3, #49	@ 0x31
 800d7fc:	f108 0801 	add.w	r8, r8, #1
 800d800:	f88a 3000 	strb.w	r3, [sl]
 800d804:	e4ad      	b.n	800d162 <_dtoa_r+0x49a>
 800d806:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d808:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d864 <_dtoa_r+0xb9c>
 800d80c:	b11b      	cbz	r3, 800d816 <_dtoa_r+0xb4e>
 800d80e:	f10a 0308 	add.w	r3, sl, #8
 800d812:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d814:	6013      	str	r3, [r2, #0]
 800d816:	4650      	mov	r0, sl
 800d818:	b017      	add	sp, #92	@ 0x5c
 800d81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d81e:	9b07      	ldr	r3, [sp, #28]
 800d820:	2b01      	cmp	r3, #1
 800d822:	f77f ae2e 	ble.w	800d482 <_dtoa_r+0x7ba>
 800d826:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d828:	9308      	str	r3, [sp, #32]
 800d82a:	2001      	movs	r0, #1
 800d82c:	e64d      	b.n	800d4ca <_dtoa_r+0x802>
 800d82e:	f1bb 0f00 	cmp.w	fp, #0
 800d832:	f77f aed9 	ble.w	800d5e8 <_dtoa_r+0x920>
 800d836:	4656      	mov	r6, sl
 800d838:	9802      	ldr	r0, [sp, #8]
 800d83a:	4621      	mov	r1, r4
 800d83c:	f7ff f9bc 	bl	800cbb8 <quorem>
 800d840:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d844:	f806 3b01 	strb.w	r3, [r6], #1
 800d848:	eba6 020a 	sub.w	r2, r6, sl
 800d84c:	4593      	cmp	fp, r2
 800d84e:	ddb4      	ble.n	800d7ba <_dtoa_r+0xaf2>
 800d850:	9902      	ldr	r1, [sp, #8]
 800d852:	2300      	movs	r3, #0
 800d854:	220a      	movs	r2, #10
 800d856:	4648      	mov	r0, r9
 800d858:	f000 f9ca 	bl	800dbf0 <__multadd>
 800d85c:	9002      	str	r0, [sp, #8]
 800d85e:	e7eb      	b.n	800d838 <_dtoa_r+0xb70>
 800d860:	0801020c 	.word	0x0801020c
 800d864:	08010190 	.word	0x08010190

0800d868 <malloc>:
 800d868:	4b02      	ldr	r3, [pc, #8]	@ (800d874 <malloc+0xc>)
 800d86a:	4601      	mov	r1, r0
 800d86c:	6818      	ldr	r0, [r3, #0]
 800d86e:	f000 b825 	b.w	800d8bc <_malloc_r>
 800d872:	bf00      	nop
 800d874:	20000030 	.word	0x20000030

0800d878 <sbrk_aligned>:
 800d878:	b570      	push	{r4, r5, r6, lr}
 800d87a:	4e0f      	ldr	r6, [pc, #60]	@ (800d8b8 <sbrk_aligned+0x40>)
 800d87c:	460c      	mov	r4, r1
 800d87e:	6831      	ldr	r1, [r6, #0]
 800d880:	4605      	mov	r5, r0
 800d882:	b911      	cbnz	r1, 800d88a <sbrk_aligned+0x12>
 800d884:	f000 fd34 	bl	800e2f0 <_sbrk_r>
 800d888:	6030      	str	r0, [r6, #0]
 800d88a:	4621      	mov	r1, r4
 800d88c:	4628      	mov	r0, r5
 800d88e:	f000 fd2f 	bl	800e2f0 <_sbrk_r>
 800d892:	1c43      	adds	r3, r0, #1
 800d894:	d103      	bne.n	800d89e <sbrk_aligned+0x26>
 800d896:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d89a:	4620      	mov	r0, r4
 800d89c:	bd70      	pop	{r4, r5, r6, pc}
 800d89e:	1cc4      	adds	r4, r0, #3
 800d8a0:	f024 0403 	bic.w	r4, r4, #3
 800d8a4:	42a0      	cmp	r0, r4
 800d8a6:	d0f8      	beq.n	800d89a <sbrk_aligned+0x22>
 800d8a8:	1a21      	subs	r1, r4, r0
 800d8aa:	4628      	mov	r0, r5
 800d8ac:	f000 fd20 	bl	800e2f0 <_sbrk_r>
 800d8b0:	3001      	adds	r0, #1
 800d8b2:	d1f2      	bne.n	800d89a <sbrk_aligned+0x22>
 800d8b4:	e7ef      	b.n	800d896 <sbrk_aligned+0x1e>
 800d8b6:	bf00      	nop
 800d8b8:	2000546c 	.word	0x2000546c

0800d8bc <_malloc_r>:
 800d8bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8c0:	1ccd      	adds	r5, r1, #3
 800d8c2:	f025 0503 	bic.w	r5, r5, #3
 800d8c6:	3508      	adds	r5, #8
 800d8c8:	2d0c      	cmp	r5, #12
 800d8ca:	bf38      	it	cc
 800d8cc:	250c      	movcc	r5, #12
 800d8ce:	2d00      	cmp	r5, #0
 800d8d0:	4606      	mov	r6, r0
 800d8d2:	db01      	blt.n	800d8d8 <_malloc_r+0x1c>
 800d8d4:	42a9      	cmp	r1, r5
 800d8d6:	d904      	bls.n	800d8e2 <_malloc_r+0x26>
 800d8d8:	230c      	movs	r3, #12
 800d8da:	6033      	str	r3, [r6, #0]
 800d8dc:	2000      	movs	r0, #0
 800d8de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d9b8 <_malloc_r+0xfc>
 800d8e6:	f000 f915 	bl	800db14 <__malloc_lock>
 800d8ea:	f8d8 3000 	ldr.w	r3, [r8]
 800d8ee:	461c      	mov	r4, r3
 800d8f0:	bb44      	cbnz	r4, 800d944 <_malloc_r+0x88>
 800d8f2:	4629      	mov	r1, r5
 800d8f4:	4630      	mov	r0, r6
 800d8f6:	f7ff ffbf 	bl	800d878 <sbrk_aligned>
 800d8fa:	1c43      	adds	r3, r0, #1
 800d8fc:	4604      	mov	r4, r0
 800d8fe:	d158      	bne.n	800d9b2 <_malloc_r+0xf6>
 800d900:	f8d8 4000 	ldr.w	r4, [r8]
 800d904:	4627      	mov	r7, r4
 800d906:	2f00      	cmp	r7, #0
 800d908:	d143      	bne.n	800d992 <_malloc_r+0xd6>
 800d90a:	2c00      	cmp	r4, #0
 800d90c:	d04b      	beq.n	800d9a6 <_malloc_r+0xea>
 800d90e:	6823      	ldr	r3, [r4, #0]
 800d910:	4639      	mov	r1, r7
 800d912:	4630      	mov	r0, r6
 800d914:	eb04 0903 	add.w	r9, r4, r3
 800d918:	f000 fcea 	bl	800e2f0 <_sbrk_r>
 800d91c:	4581      	cmp	r9, r0
 800d91e:	d142      	bne.n	800d9a6 <_malloc_r+0xea>
 800d920:	6821      	ldr	r1, [r4, #0]
 800d922:	1a6d      	subs	r5, r5, r1
 800d924:	4629      	mov	r1, r5
 800d926:	4630      	mov	r0, r6
 800d928:	f7ff ffa6 	bl	800d878 <sbrk_aligned>
 800d92c:	3001      	adds	r0, #1
 800d92e:	d03a      	beq.n	800d9a6 <_malloc_r+0xea>
 800d930:	6823      	ldr	r3, [r4, #0]
 800d932:	442b      	add	r3, r5
 800d934:	6023      	str	r3, [r4, #0]
 800d936:	f8d8 3000 	ldr.w	r3, [r8]
 800d93a:	685a      	ldr	r2, [r3, #4]
 800d93c:	bb62      	cbnz	r2, 800d998 <_malloc_r+0xdc>
 800d93e:	f8c8 7000 	str.w	r7, [r8]
 800d942:	e00f      	b.n	800d964 <_malloc_r+0xa8>
 800d944:	6822      	ldr	r2, [r4, #0]
 800d946:	1b52      	subs	r2, r2, r5
 800d948:	d420      	bmi.n	800d98c <_malloc_r+0xd0>
 800d94a:	2a0b      	cmp	r2, #11
 800d94c:	d917      	bls.n	800d97e <_malloc_r+0xc2>
 800d94e:	1961      	adds	r1, r4, r5
 800d950:	42a3      	cmp	r3, r4
 800d952:	6025      	str	r5, [r4, #0]
 800d954:	bf18      	it	ne
 800d956:	6059      	strne	r1, [r3, #4]
 800d958:	6863      	ldr	r3, [r4, #4]
 800d95a:	bf08      	it	eq
 800d95c:	f8c8 1000 	streq.w	r1, [r8]
 800d960:	5162      	str	r2, [r4, r5]
 800d962:	604b      	str	r3, [r1, #4]
 800d964:	4630      	mov	r0, r6
 800d966:	f000 f8db 	bl	800db20 <__malloc_unlock>
 800d96a:	f104 000b 	add.w	r0, r4, #11
 800d96e:	1d23      	adds	r3, r4, #4
 800d970:	f020 0007 	bic.w	r0, r0, #7
 800d974:	1ac2      	subs	r2, r0, r3
 800d976:	bf1c      	itt	ne
 800d978:	1a1b      	subne	r3, r3, r0
 800d97a:	50a3      	strne	r3, [r4, r2]
 800d97c:	e7af      	b.n	800d8de <_malloc_r+0x22>
 800d97e:	6862      	ldr	r2, [r4, #4]
 800d980:	42a3      	cmp	r3, r4
 800d982:	bf0c      	ite	eq
 800d984:	f8c8 2000 	streq.w	r2, [r8]
 800d988:	605a      	strne	r2, [r3, #4]
 800d98a:	e7eb      	b.n	800d964 <_malloc_r+0xa8>
 800d98c:	4623      	mov	r3, r4
 800d98e:	6864      	ldr	r4, [r4, #4]
 800d990:	e7ae      	b.n	800d8f0 <_malloc_r+0x34>
 800d992:	463c      	mov	r4, r7
 800d994:	687f      	ldr	r7, [r7, #4]
 800d996:	e7b6      	b.n	800d906 <_malloc_r+0x4a>
 800d998:	461a      	mov	r2, r3
 800d99a:	685b      	ldr	r3, [r3, #4]
 800d99c:	42a3      	cmp	r3, r4
 800d99e:	d1fb      	bne.n	800d998 <_malloc_r+0xdc>
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	6053      	str	r3, [r2, #4]
 800d9a4:	e7de      	b.n	800d964 <_malloc_r+0xa8>
 800d9a6:	230c      	movs	r3, #12
 800d9a8:	6033      	str	r3, [r6, #0]
 800d9aa:	4630      	mov	r0, r6
 800d9ac:	f000 f8b8 	bl	800db20 <__malloc_unlock>
 800d9b0:	e794      	b.n	800d8dc <_malloc_r+0x20>
 800d9b2:	6005      	str	r5, [r0, #0]
 800d9b4:	e7d6      	b.n	800d964 <_malloc_r+0xa8>
 800d9b6:	bf00      	nop
 800d9b8:	20005470 	.word	0x20005470

0800d9bc <__sflush_r>:
 800d9bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d9c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9c4:	0716      	lsls	r6, r2, #28
 800d9c6:	4605      	mov	r5, r0
 800d9c8:	460c      	mov	r4, r1
 800d9ca:	d454      	bmi.n	800da76 <__sflush_r+0xba>
 800d9cc:	684b      	ldr	r3, [r1, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	dc02      	bgt.n	800d9d8 <__sflush_r+0x1c>
 800d9d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	dd48      	ble.n	800da6a <__sflush_r+0xae>
 800d9d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d9da:	2e00      	cmp	r6, #0
 800d9dc:	d045      	beq.n	800da6a <__sflush_r+0xae>
 800d9de:	2300      	movs	r3, #0
 800d9e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d9e4:	682f      	ldr	r7, [r5, #0]
 800d9e6:	6a21      	ldr	r1, [r4, #32]
 800d9e8:	602b      	str	r3, [r5, #0]
 800d9ea:	d030      	beq.n	800da4e <__sflush_r+0x92>
 800d9ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d9ee:	89a3      	ldrh	r3, [r4, #12]
 800d9f0:	0759      	lsls	r1, r3, #29
 800d9f2:	d505      	bpl.n	800da00 <__sflush_r+0x44>
 800d9f4:	6863      	ldr	r3, [r4, #4]
 800d9f6:	1ad2      	subs	r2, r2, r3
 800d9f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d9fa:	b10b      	cbz	r3, 800da00 <__sflush_r+0x44>
 800d9fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d9fe:	1ad2      	subs	r2, r2, r3
 800da00:	2300      	movs	r3, #0
 800da02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da04:	6a21      	ldr	r1, [r4, #32]
 800da06:	4628      	mov	r0, r5
 800da08:	47b0      	blx	r6
 800da0a:	1c43      	adds	r3, r0, #1
 800da0c:	89a3      	ldrh	r3, [r4, #12]
 800da0e:	d106      	bne.n	800da1e <__sflush_r+0x62>
 800da10:	6829      	ldr	r1, [r5, #0]
 800da12:	291d      	cmp	r1, #29
 800da14:	d82b      	bhi.n	800da6e <__sflush_r+0xb2>
 800da16:	4a2a      	ldr	r2, [pc, #168]	@ (800dac0 <__sflush_r+0x104>)
 800da18:	40ca      	lsrs	r2, r1
 800da1a:	07d6      	lsls	r6, r2, #31
 800da1c:	d527      	bpl.n	800da6e <__sflush_r+0xb2>
 800da1e:	2200      	movs	r2, #0
 800da20:	6062      	str	r2, [r4, #4]
 800da22:	04d9      	lsls	r1, r3, #19
 800da24:	6922      	ldr	r2, [r4, #16]
 800da26:	6022      	str	r2, [r4, #0]
 800da28:	d504      	bpl.n	800da34 <__sflush_r+0x78>
 800da2a:	1c42      	adds	r2, r0, #1
 800da2c:	d101      	bne.n	800da32 <__sflush_r+0x76>
 800da2e:	682b      	ldr	r3, [r5, #0]
 800da30:	b903      	cbnz	r3, 800da34 <__sflush_r+0x78>
 800da32:	6560      	str	r0, [r4, #84]	@ 0x54
 800da34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da36:	602f      	str	r7, [r5, #0]
 800da38:	b1b9      	cbz	r1, 800da6a <__sflush_r+0xae>
 800da3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da3e:	4299      	cmp	r1, r3
 800da40:	d002      	beq.n	800da48 <__sflush_r+0x8c>
 800da42:	4628      	mov	r0, r5
 800da44:	f000 fcb8 	bl	800e3b8 <_free_r>
 800da48:	2300      	movs	r3, #0
 800da4a:	6363      	str	r3, [r4, #52]	@ 0x34
 800da4c:	e00d      	b.n	800da6a <__sflush_r+0xae>
 800da4e:	2301      	movs	r3, #1
 800da50:	4628      	mov	r0, r5
 800da52:	47b0      	blx	r6
 800da54:	4602      	mov	r2, r0
 800da56:	1c50      	adds	r0, r2, #1
 800da58:	d1c9      	bne.n	800d9ee <__sflush_r+0x32>
 800da5a:	682b      	ldr	r3, [r5, #0]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d0c6      	beq.n	800d9ee <__sflush_r+0x32>
 800da60:	2b1d      	cmp	r3, #29
 800da62:	d001      	beq.n	800da68 <__sflush_r+0xac>
 800da64:	2b16      	cmp	r3, #22
 800da66:	d11e      	bne.n	800daa6 <__sflush_r+0xea>
 800da68:	602f      	str	r7, [r5, #0]
 800da6a:	2000      	movs	r0, #0
 800da6c:	e022      	b.n	800dab4 <__sflush_r+0xf8>
 800da6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da72:	b21b      	sxth	r3, r3
 800da74:	e01b      	b.n	800daae <__sflush_r+0xf2>
 800da76:	690f      	ldr	r7, [r1, #16]
 800da78:	2f00      	cmp	r7, #0
 800da7a:	d0f6      	beq.n	800da6a <__sflush_r+0xae>
 800da7c:	0793      	lsls	r3, r2, #30
 800da7e:	680e      	ldr	r6, [r1, #0]
 800da80:	bf08      	it	eq
 800da82:	694b      	ldreq	r3, [r1, #20]
 800da84:	600f      	str	r7, [r1, #0]
 800da86:	bf18      	it	ne
 800da88:	2300      	movne	r3, #0
 800da8a:	eba6 0807 	sub.w	r8, r6, r7
 800da8e:	608b      	str	r3, [r1, #8]
 800da90:	f1b8 0f00 	cmp.w	r8, #0
 800da94:	dde9      	ble.n	800da6a <__sflush_r+0xae>
 800da96:	6a21      	ldr	r1, [r4, #32]
 800da98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800da9a:	4643      	mov	r3, r8
 800da9c:	463a      	mov	r2, r7
 800da9e:	4628      	mov	r0, r5
 800daa0:	47b0      	blx	r6
 800daa2:	2800      	cmp	r0, #0
 800daa4:	dc08      	bgt.n	800dab8 <__sflush_r+0xfc>
 800daa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daae:	81a3      	strh	r3, [r4, #12]
 800dab0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dab8:	4407      	add	r7, r0
 800daba:	eba8 0800 	sub.w	r8, r8, r0
 800dabe:	e7e7      	b.n	800da90 <__sflush_r+0xd4>
 800dac0:	20400001 	.word	0x20400001

0800dac4 <_fflush_r>:
 800dac4:	b538      	push	{r3, r4, r5, lr}
 800dac6:	690b      	ldr	r3, [r1, #16]
 800dac8:	4605      	mov	r5, r0
 800daca:	460c      	mov	r4, r1
 800dacc:	b913      	cbnz	r3, 800dad4 <_fflush_r+0x10>
 800dace:	2500      	movs	r5, #0
 800dad0:	4628      	mov	r0, r5
 800dad2:	bd38      	pop	{r3, r4, r5, pc}
 800dad4:	b118      	cbz	r0, 800dade <_fflush_r+0x1a>
 800dad6:	6a03      	ldr	r3, [r0, #32]
 800dad8:	b90b      	cbnz	r3, 800dade <_fflush_r+0x1a>
 800dada:	f7fe ffef 	bl	800cabc <__sinit>
 800dade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d0f3      	beq.n	800dace <_fflush_r+0xa>
 800dae6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dae8:	07d0      	lsls	r0, r2, #31
 800daea:	d404      	bmi.n	800daf6 <_fflush_r+0x32>
 800daec:	0599      	lsls	r1, r3, #22
 800daee:	d402      	bmi.n	800daf6 <_fflush_r+0x32>
 800daf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daf2:	f7ff f84c 	bl	800cb8e <__retarget_lock_acquire_recursive>
 800daf6:	4628      	mov	r0, r5
 800daf8:	4621      	mov	r1, r4
 800dafa:	f7ff ff5f 	bl	800d9bc <__sflush_r>
 800dafe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db00:	07da      	lsls	r2, r3, #31
 800db02:	4605      	mov	r5, r0
 800db04:	d4e4      	bmi.n	800dad0 <_fflush_r+0xc>
 800db06:	89a3      	ldrh	r3, [r4, #12]
 800db08:	059b      	lsls	r3, r3, #22
 800db0a:	d4e1      	bmi.n	800dad0 <_fflush_r+0xc>
 800db0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db0e:	f7ff f83f 	bl	800cb90 <__retarget_lock_release_recursive>
 800db12:	e7dd      	b.n	800dad0 <_fflush_r+0xc>

0800db14 <__malloc_lock>:
 800db14:	4801      	ldr	r0, [pc, #4]	@ (800db1c <__malloc_lock+0x8>)
 800db16:	f7ff b83a 	b.w	800cb8e <__retarget_lock_acquire_recursive>
 800db1a:	bf00      	nop
 800db1c:	20005468 	.word	0x20005468

0800db20 <__malloc_unlock>:
 800db20:	4801      	ldr	r0, [pc, #4]	@ (800db28 <__malloc_unlock+0x8>)
 800db22:	f7ff b835 	b.w	800cb90 <__retarget_lock_release_recursive>
 800db26:	bf00      	nop
 800db28:	20005468 	.word	0x20005468

0800db2c <_Balloc>:
 800db2c:	b570      	push	{r4, r5, r6, lr}
 800db2e:	69c6      	ldr	r6, [r0, #28]
 800db30:	4604      	mov	r4, r0
 800db32:	460d      	mov	r5, r1
 800db34:	b976      	cbnz	r6, 800db54 <_Balloc+0x28>
 800db36:	2010      	movs	r0, #16
 800db38:	f7ff fe96 	bl	800d868 <malloc>
 800db3c:	4602      	mov	r2, r0
 800db3e:	61e0      	str	r0, [r4, #28]
 800db40:	b920      	cbnz	r0, 800db4c <_Balloc+0x20>
 800db42:	4b18      	ldr	r3, [pc, #96]	@ (800dba4 <_Balloc+0x78>)
 800db44:	4818      	ldr	r0, [pc, #96]	@ (800dba8 <_Balloc+0x7c>)
 800db46:	216b      	movs	r1, #107	@ 0x6b
 800db48:	f000 fc04 	bl	800e354 <__assert_func>
 800db4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db50:	6006      	str	r6, [r0, #0]
 800db52:	60c6      	str	r6, [r0, #12]
 800db54:	69e6      	ldr	r6, [r4, #28]
 800db56:	68f3      	ldr	r3, [r6, #12]
 800db58:	b183      	cbz	r3, 800db7c <_Balloc+0x50>
 800db5a:	69e3      	ldr	r3, [r4, #28]
 800db5c:	68db      	ldr	r3, [r3, #12]
 800db5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800db62:	b9b8      	cbnz	r0, 800db94 <_Balloc+0x68>
 800db64:	2101      	movs	r1, #1
 800db66:	fa01 f605 	lsl.w	r6, r1, r5
 800db6a:	1d72      	adds	r2, r6, #5
 800db6c:	0092      	lsls	r2, r2, #2
 800db6e:	4620      	mov	r0, r4
 800db70:	f000 fc0e 	bl	800e390 <_calloc_r>
 800db74:	b160      	cbz	r0, 800db90 <_Balloc+0x64>
 800db76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800db7a:	e00e      	b.n	800db9a <_Balloc+0x6e>
 800db7c:	2221      	movs	r2, #33	@ 0x21
 800db7e:	2104      	movs	r1, #4
 800db80:	4620      	mov	r0, r4
 800db82:	f000 fc05 	bl	800e390 <_calloc_r>
 800db86:	69e3      	ldr	r3, [r4, #28]
 800db88:	60f0      	str	r0, [r6, #12]
 800db8a:	68db      	ldr	r3, [r3, #12]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d1e4      	bne.n	800db5a <_Balloc+0x2e>
 800db90:	2000      	movs	r0, #0
 800db92:	bd70      	pop	{r4, r5, r6, pc}
 800db94:	6802      	ldr	r2, [r0, #0]
 800db96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800db9a:	2300      	movs	r3, #0
 800db9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dba0:	e7f7      	b.n	800db92 <_Balloc+0x66>
 800dba2:	bf00      	nop
 800dba4:	0801019d 	.word	0x0801019d
 800dba8:	0801021d 	.word	0x0801021d

0800dbac <_Bfree>:
 800dbac:	b570      	push	{r4, r5, r6, lr}
 800dbae:	69c6      	ldr	r6, [r0, #28]
 800dbb0:	4605      	mov	r5, r0
 800dbb2:	460c      	mov	r4, r1
 800dbb4:	b976      	cbnz	r6, 800dbd4 <_Bfree+0x28>
 800dbb6:	2010      	movs	r0, #16
 800dbb8:	f7ff fe56 	bl	800d868 <malloc>
 800dbbc:	4602      	mov	r2, r0
 800dbbe:	61e8      	str	r0, [r5, #28]
 800dbc0:	b920      	cbnz	r0, 800dbcc <_Bfree+0x20>
 800dbc2:	4b09      	ldr	r3, [pc, #36]	@ (800dbe8 <_Bfree+0x3c>)
 800dbc4:	4809      	ldr	r0, [pc, #36]	@ (800dbec <_Bfree+0x40>)
 800dbc6:	218f      	movs	r1, #143	@ 0x8f
 800dbc8:	f000 fbc4 	bl	800e354 <__assert_func>
 800dbcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dbd0:	6006      	str	r6, [r0, #0]
 800dbd2:	60c6      	str	r6, [r0, #12]
 800dbd4:	b13c      	cbz	r4, 800dbe6 <_Bfree+0x3a>
 800dbd6:	69eb      	ldr	r3, [r5, #28]
 800dbd8:	6862      	ldr	r2, [r4, #4]
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dbe0:	6021      	str	r1, [r4, #0]
 800dbe2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dbe6:	bd70      	pop	{r4, r5, r6, pc}
 800dbe8:	0801019d 	.word	0x0801019d
 800dbec:	0801021d 	.word	0x0801021d

0800dbf0 <__multadd>:
 800dbf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbf4:	690d      	ldr	r5, [r1, #16]
 800dbf6:	4607      	mov	r7, r0
 800dbf8:	460c      	mov	r4, r1
 800dbfa:	461e      	mov	r6, r3
 800dbfc:	f101 0c14 	add.w	ip, r1, #20
 800dc00:	2000      	movs	r0, #0
 800dc02:	f8dc 3000 	ldr.w	r3, [ip]
 800dc06:	b299      	uxth	r1, r3
 800dc08:	fb02 6101 	mla	r1, r2, r1, r6
 800dc0c:	0c1e      	lsrs	r6, r3, #16
 800dc0e:	0c0b      	lsrs	r3, r1, #16
 800dc10:	fb02 3306 	mla	r3, r2, r6, r3
 800dc14:	b289      	uxth	r1, r1
 800dc16:	3001      	adds	r0, #1
 800dc18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dc1c:	4285      	cmp	r5, r0
 800dc1e:	f84c 1b04 	str.w	r1, [ip], #4
 800dc22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dc26:	dcec      	bgt.n	800dc02 <__multadd+0x12>
 800dc28:	b30e      	cbz	r6, 800dc6e <__multadd+0x7e>
 800dc2a:	68a3      	ldr	r3, [r4, #8]
 800dc2c:	42ab      	cmp	r3, r5
 800dc2e:	dc19      	bgt.n	800dc64 <__multadd+0x74>
 800dc30:	6861      	ldr	r1, [r4, #4]
 800dc32:	4638      	mov	r0, r7
 800dc34:	3101      	adds	r1, #1
 800dc36:	f7ff ff79 	bl	800db2c <_Balloc>
 800dc3a:	4680      	mov	r8, r0
 800dc3c:	b928      	cbnz	r0, 800dc4a <__multadd+0x5a>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	4b0c      	ldr	r3, [pc, #48]	@ (800dc74 <__multadd+0x84>)
 800dc42:	480d      	ldr	r0, [pc, #52]	@ (800dc78 <__multadd+0x88>)
 800dc44:	21ba      	movs	r1, #186	@ 0xba
 800dc46:	f000 fb85 	bl	800e354 <__assert_func>
 800dc4a:	6922      	ldr	r2, [r4, #16]
 800dc4c:	3202      	adds	r2, #2
 800dc4e:	f104 010c 	add.w	r1, r4, #12
 800dc52:	0092      	lsls	r2, r2, #2
 800dc54:	300c      	adds	r0, #12
 800dc56:	f7fe ffa1 	bl	800cb9c <memcpy>
 800dc5a:	4621      	mov	r1, r4
 800dc5c:	4638      	mov	r0, r7
 800dc5e:	f7ff ffa5 	bl	800dbac <_Bfree>
 800dc62:	4644      	mov	r4, r8
 800dc64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dc68:	3501      	adds	r5, #1
 800dc6a:	615e      	str	r6, [r3, #20]
 800dc6c:	6125      	str	r5, [r4, #16]
 800dc6e:	4620      	mov	r0, r4
 800dc70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc74:	0801020c 	.word	0x0801020c
 800dc78:	0801021d 	.word	0x0801021d

0800dc7c <__hi0bits>:
 800dc7c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dc80:	4603      	mov	r3, r0
 800dc82:	bf36      	itet	cc
 800dc84:	0403      	lslcc	r3, r0, #16
 800dc86:	2000      	movcs	r0, #0
 800dc88:	2010      	movcc	r0, #16
 800dc8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dc8e:	bf3c      	itt	cc
 800dc90:	021b      	lslcc	r3, r3, #8
 800dc92:	3008      	addcc	r0, #8
 800dc94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc98:	bf3c      	itt	cc
 800dc9a:	011b      	lslcc	r3, r3, #4
 800dc9c:	3004      	addcc	r0, #4
 800dc9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dca2:	bf3c      	itt	cc
 800dca4:	009b      	lslcc	r3, r3, #2
 800dca6:	3002      	addcc	r0, #2
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	db05      	blt.n	800dcb8 <__hi0bits+0x3c>
 800dcac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dcb0:	f100 0001 	add.w	r0, r0, #1
 800dcb4:	bf08      	it	eq
 800dcb6:	2020      	moveq	r0, #32
 800dcb8:	4770      	bx	lr

0800dcba <__lo0bits>:
 800dcba:	6803      	ldr	r3, [r0, #0]
 800dcbc:	4602      	mov	r2, r0
 800dcbe:	f013 0007 	ands.w	r0, r3, #7
 800dcc2:	d00b      	beq.n	800dcdc <__lo0bits+0x22>
 800dcc4:	07d9      	lsls	r1, r3, #31
 800dcc6:	d421      	bmi.n	800dd0c <__lo0bits+0x52>
 800dcc8:	0798      	lsls	r0, r3, #30
 800dcca:	bf49      	itett	mi
 800dccc:	085b      	lsrmi	r3, r3, #1
 800dcce:	089b      	lsrpl	r3, r3, #2
 800dcd0:	2001      	movmi	r0, #1
 800dcd2:	6013      	strmi	r3, [r2, #0]
 800dcd4:	bf5c      	itt	pl
 800dcd6:	6013      	strpl	r3, [r2, #0]
 800dcd8:	2002      	movpl	r0, #2
 800dcda:	4770      	bx	lr
 800dcdc:	b299      	uxth	r1, r3
 800dcde:	b909      	cbnz	r1, 800dce4 <__lo0bits+0x2a>
 800dce0:	0c1b      	lsrs	r3, r3, #16
 800dce2:	2010      	movs	r0, #16
 800dce4:	b2d9      	uxtb	r1, r3
 800dce6:	b909      	cbnz	r1, 800dcec <__lo0bits+0x32>
 800dce8:	3008      	adds	r0, #8
 800dcea:	0a1b      	lsrs	r3, r3, #8
 800dcec:	0719      	lsls	r1, r3, #28
 800dcee:	bf04      	itt	eq
 800dcf0:	091b      	lsreq	r3, r3, #4
 800dcf2:	3004      	addeq	r0, #4
 800dcf4:	0799      	lsls	r1, r3, #30
 800dcf6:	bf04      	itt	eq
 800dcf8:	089b      	lsreq	r3, r3, #2
 800dcfa:	3002      	addeq	r0, #2
 800dcfc:	07d9      	lsls	r1, r3, #31
 800dcfe:	d403      	bmi.n	800dd08 <__lo0bits+0x4e>
 800dd00:	085b      	lsrs	r3, r3, #1
 800dd02:	f100 0001 	add.w	r0, r0, #1
 800dd06:	d003      	beq.n	800dd10 <__lo0bits+0x56>
 800dd08:	6013      	str	r3, [r2, #0]
 800dd0a:	4770      	bx	lr
 800dd0c:	2000      	movs	r0, #0
 800dd0e:	4770      	bx	lr
 800dd10:	2020      	movs	r0, #32
 800dd12:	4770      	bx	lr

0800dd14 <__i2b>:
 800dd14:	b510      	push	{r4, lr}
 800dd16:	460c      	mov	r4, r1
 800dd18:	2101      	movs	r1, #1
 800dd1a:	f7ff ff07 	bl	800db2c <_Balloc>
 800dd1e:	4602      	mov	r2, r0
 800dd20:	b928      	cbnz	r0, 800dd2e <__i2b+0x1a>
 800dd22:	4b05      	ldr	r3, [pc, #20]	@ (800dd38 <__i2b+0x24>)
 800dd24:	4805      	ldr	r0, [pc, #20]	@ (800dd3c <__i2b+0x28>)
 800dd26:	f240 1145 	movw	r1, #325	@ 0x145
 800dd2a:	f000 fb13 	bl	800e354 <__assert_func>
 800dd2e:	2301      	movs	r3, #1
 800dd30:	6144      	str	r4, [r0, #20]
 800dd32:	6103      	str	r3, [r0, #16]
 800dd34:	bd10      	pop	{r4, pc}
 800dd36:	bf00      	nop
 800dd38:	0801020c 	.word	0x0801020c
 800dd3c:	0801021d 	.word	0x0801021d

0800dd40 <__multiply>:
 800dd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd44:	4617      	mov	r7, r2
 800dd46:	690a      	ldr	r2, [r1, #16]
 800dd48:	693b      	ldr	r3, [r7, #16]
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	bfa8      	it	ge
 800dd4e:	463b      	movge	r3, r7
 800dd50:	4689      	mov	r9, r1
 800dd52:	bfa4      	itt	ge
 800dd54:	460f      	movge	r7, r1
 800dd56:	4699      	movge	r9, r3
 800dd58:	693d      	ldr	r5, [r7, #16]
 800dd5a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	6879      	ldr	r1, [r7, #4]
 800dd62:	eb05 060a 	add.w	r6, r5, sl
 800dd66:	42b3      	cmp	r3, r6
 800dd68:	b085      	sub	sp, #20
 800dd6a:	bfb8      	it	lt
 800dd6c:	3101      	addlt	r1, #1
 800dd6e:	f7ff fedd 	bl	800db2c <_Balloc>
 800dd72:	b930      	cbnz	r0, 800dd82 <__multiply+0x42>
 800dd74:	4602      	mov	r2, r0
 800dd76:	4b41      	ldr	r3, [pc, #260]	@ (800de7c <__multiply+0x13c>)
 800dd78:	4841      	ldr	r0, [pc, #260]	@ (800de80 <__multiply+0x140>)
 800dd7a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dd7e:	f000 fae9 	bl	800e354 <__assert_func>
 800dd82:	f100 0414 	add.w	r4, r0, #20
 800dd86:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dd8a:	4623      	mov	r3, r4
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	4573      	cmp	r3, lr
 800dd90:	d320      	bcc.n	800ddd4 <__multiply+0x94>
 800dd92:	f107 0814 	add.w	r8, r7, #20
 800dd96:	f109 0114 	add.w	r1, r9, #20
 800dd9a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dd9e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dda2:	9302      	str	r3, [sp, #8]
 800dda4:	1beb      	subs	r3, r5, r7
 800dda6:	3b15      	subs	r3, #21
 800dda8:	f023 0303 	bic.w	r3, r3, #3
 800ddac:	3304      	adds	r3, #4
 800ddae:	3715      	adds	r7, #21
 800ddb0:	42bd      	cmp	r5, r7
 800ddb2:	bf38      	it	cc
 800ddb4:	2304      	movcc	r3, #4
 800ddb6:	9301      	str	r3, [sp, #4]
 800ddb8:	9b02      	ldr	r3, [sp, #8]
 800ddba:	9103      	str	r1, [sp, #12]
 800ddbc:	428b      	cmp	r3, r1
 800ddbe:	d80c      	bhi.n	800ddda <__multiply+0x9a>
 800ddc0:	2e00      	cmp	r6, #0
 800ddc2:	dd03      	ble.n	800ddcc <__multiply+0x8c>
 800ddc4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d055      	beq.n	800de78 <__multiply+0x138>
 800ddcc:	6106      	str	r6, [r0, #16]
 800ddce:	b005      	add	sp, #20
 800ddd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd4:	f843 2b04 	str.w	r2, [r3], #4
 800ddd8:	e7d9      	b.n	800dd8e <__multiply+0x4e>
 800ddda:	f8b1 a000 	ldrh.w	sl, [r1]
 800ddde:	f1ba 0f00 	cmp.w	sl, #0
 800dde2:	d01f      	beq.n	800de24 <__multiply+0xe4>
 800dde4:	46c4      	mov	ip, r8
 800dde6:	46a1      	mov	r9, r4
 800dde8:	2700      	movs	r7, #0
 800ddea:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ddee:	f8d9 3000 	ldr.w	r3, [r9]
 800ddf2:	fa1f fb82 	uxth.w	fp, r2
 800ddf6:	b29b      	uxth	r3, r3
 800ddf8:	fb0a 330b 	mla	r3, sl, fp, r3
 800ddfc:	443b      	add	r3, r7
 800ddfe:	f8d9 7000 	ldr.w	r7, [r9]
 800de02:	0c12      	lsrs	r2, r2, #16
 800de04:	0c3f      	lsrs	r7, r7, #16
 800de06:	fb0a 7202 	mla	r2, sl, r2, r7
 800de0a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800de0e:	b29b      	uxth	r3, r3
 800de10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de14:	4565      	cmp	r5, ip
 800de16:	f849 3b04 	str.w	r3, [r9], #4
 800de1a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800de1e:	d8e4      	bhi.n	800ddea <__multiply+0xaa>
 800de20:	9b01      	ldr	r3, [sp, #4]
 800de22:	50e7      	str	r7, [r4, r3]
 800de24:	9b03      	ldr	r3, [sp, #12]
 800de26:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800de2a:	3104      	adds	r1, #4
 800de2c:	f1b9 0f00 	cmp.w	r9, #0
 800de30:	d020      	beq.n	800de74 <__multiply+0x134>
 800de32:	6823      	ldr	r3, [r4, #0]
 800de34:	4647      	mov	r7, r8
 800de36:	46a4      	mov	ip, r4
 800de38:	f04f 0a00 	mov.w	sl, #0
 800de3c:	f8b7 b000 	ldrh.w	fp, [r7]
 800de40:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800de44:	fb09 220b 	mla	r2, r9, fp, r2
 800de48:	4452      	add	r2, sl
 800de4a:	b29b      	uxth	r3, r3
 800de4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de50:	f84c 3b04 	str.w	r3, [ip], #4
 800de54:	f857 3b04 	ldr.w	r3, [r7], #4
 800de58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de5c:	f8bc 3000 	ldrh.w	r3, [ip]
 800de60:	fb09 330a 	mla	r3, r9, sl, r3
 800de64:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800de68:	42bd      	cmp	r5, r7
 800de6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de6e:	d8e5      	bhi.n	800de3c <__multiply+0xfc>
 800de70:	9a01      	ldr	r2, [sp, #4]
 800de72:	50a3      	str	r3, [r4, r2]
 800de74:	3404      	adds	r4, #4
 800de76:	e79f      	b.n	800ddb8 <__multiply+0x78>
 800de78:	3e01      	subs	r6, #1
 800de7a:	e7a1      	b.n	800ddc0 <__multiply+0x80>
 800de7c:	0801020c 	.word	0x0801020c
 800de80:	0801021d 	.word	0x0801021d

0800de84 <__pow5mult>:
 800de84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de88:	4615      	mov	r5, r2
 800de8a:	f012 0203 	ands.w	r2, r2, #3
 800de8e:	4607      	mov	r7, r0
 800de90:	460e      	mov	r6, r1
 800de92:	d007      	beq.n	800dea4 <__pow5mult+0x20>
 800de94:	4c25      	ldr	r4, [pc, #148]	@ (800df2c <__pow5mult+0xa8>)
 800de96:	3a01      	subs	r2, #1
 800de98:	2300      	movs	r3, #0
 800de9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800de9e:	f7ff fea7 	bl	800dbf0 <__multadd>
 800dea2:	4606      	mov	r6, r0
 800dea4:	10ad      	asrs	r5, r5, #2
 800dea6:	d03d      	beq.n	800df24 <__pow5mult+0xa0>
 800dea8:	69fc      	ldr	r4, [r7, #28]
 800deaa:	b97c      	cbnz	r4, 800decc <__pow5mult+0x48>
 800deac:	2010      	movs	r0, #16
 800deae:	f7ff fcdb 	bl	800d868 <malloc>
 800deb2:	4602      	mov	r2, r0
 800deb4:	61f8      	str	r0, [r7, #28]
 800deb6:	b928      	cbnz	r0, 800dec4 <__pow5mult+0x40>
 800deb8:	4b1d      	ldr	r3, [pc, #116]	@ (800df30 <__pow5mult+0xac>)
 800deba:	481e      	ldr	r0, [pc, #120]	@ (800df34 <__pow5mult+0xb0>)
 800debc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dec0:	f000 fa48 	bl	800e354 <__assert_func>
 800dec4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dec8:	6004      	str	r4, [r0, #0]
 800deca:	60c4      	str	r4, [r0, #12]
 800decc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ded0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ded4:	b94c      	cbnz	r4, 800deea <__pow5mult+0x66>
 800ded6:	f240 2171 	movw	r1, #625	@ 0x271
 800deda:	4638      	mov	r0, r7
 800dedc:	f7ff ff1a 	bl	800dd14 <__i2b>
 800dee0:	2300      	movs	r3, #0
 800dee2:	f8c8 0008 	str.w	r0, [r8, #8]
 800dee6:	4604      	mov	r4, r0
 800dee8:	6003      	str	r3, [r0, #0]
 800deea:	f04f 0900 	mov.w	r9, #0
 800deee:	07eb      	lsls	r3, r5, #31
 800def0:	d50a      	bpl.n	800df08 <__pow5mult+0x84>
 800def2:	4631      	mov	r1, r6
 800def4:	4622      	mov	r2, r4
 800def6:	4638      	mov	r0, r7
 800def8:	f7ff ff22 	bl	800dd40 <__multiply>
 800defc:	4631      	mov	r1, r6
 800defe:	4680      	mov	r8, r0
 800df00:	4638      	mov	r0, r7
 800df02:	f7ff fe53 	bl	800dbac <_Bfree>
 800df06:	4646      	mov	r6, r8
 800df08:	106d      	asrs	r5, r5, #1
 800df0a:	d00b      	beq.n	800df24 <__pow5mult+0xa0>
 800df0c:	6820      	ldr	r0, [r4, #0]
 800df0e:	b938      	cbnz	r0, 800df20 <__pow5mult+0x9c>
 800df10:	4622      	mov	r2, r4
 800df12:	4621      	mov	r1, r4
 800df14:	4638      	mov	r0, r7
 800df16:	f7ff ff13 	bl	800dd40 <__multiply>
 800df1a:	6020      	str	r0, [r4, #0]
 800df1c:	f8c0 9000 	str.w	r9, [r0]
 800df20:	4604      	mov	r4, r0
 800df22:	e7e4      	b.n	800deee <__pow5mult+0x6a>
 800df24:	4630      	mov	r0, r6
 800df26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df2a:	bf00      	nop
 800df2c:	080102d0 	.word	0x080102d0
 800df30:	0801019d 	.word	0x0801019d
 800df34:	0801021d 	.word	0x0801021d

0800df38 <__lshift>:
 800df38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df3c:	460c      	mov	r4, r1
 800df3e:	6849      	ldr	r1, [r1, #4]
 800df40:	6923      	ldr	r3, [r4, #16]
 800df42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800df46:	68a3      	ldr	r3, [r4, #8]
 800df48:	4607      	mov	r7, r0
 800df4a:	4691      	mov	r9, r2
 800df4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800df50:	f108 0601 	add.w	r6, r8, #1
 800df54:	42b3      	cmp	r3, r6
 800df56:	db0b      	blt.n	800df70 <__lshift+0x38>
 800df58:	4638      	mov	r0, r7
 800df5a:	f7ff fde7 	bl	800db2c <_Balloc>
 800df5e:	4605      	mov	r5, r0
 800df60:	b948      	cbnz	r0, 800df76 <__lshift+0x3e>
 800df62:	4602      	mov	r2, r0
 800df64:	4b28      	ldr	r3, [pc, #160]	@ (800e008 <__lshift+0xd0>)
 800df66:	4829      	ldr	r0, [pc, #164]	@ (800e00c <__lshift+0xd4>)
 800df68:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800df6c:	f000 f9f2 	bl	800e354 <__assert_func>
 800df70:	3101      	adds	r1, #1
 800df72:	005b      	lsls	r3, r3, #1
 800df74:	e7ee      	b.n	800df54 <__lshift+0x1c>
 800df76:	2300      	movs	r3, #0
 800df78:	f100 0114 	add.w	r1, r0, #20
 800df7c:	f100 0210 	add.w	r2, r0, #16
 800df80:	4618      	mov	r0, r3
 800df82:	4553      	cmp	r3, sl
 800df84:	db33      	blt.n	800dfee <__lshift+0xb6>
 800df86:	6920      	ldr	r0, [r4, #16]
 800df88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800df8c:	f104 0314 	add.w	r3, r4, #20
 800df90:	f019 091f 	ands.w	r9, r9, #31
 800df94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800df98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800df9c:	d02b      	beq.n	800dff6 <__lshift+0xbe>
 800df9e:	f1c9 0e20 	rsb	lr, r9, #32
 800dfa2:	468a      	mov	sl, r1
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	6818      	ldr	r0, [r3, #0]
 800dfa8:	fa00 f009 	lsl.w	r0, r0, r9
 800dfac:	4310      	orrs	r0, r2
 800dfae:	f84a 0b04 	str.w	r0, [sl], #4
 800dfb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfb6:	459c      	cmp	ip, r3
 800dfb8:	fa22 f20e 	lsr.w	r2, r2, lr
 800dfbc:	d8f3      	bhi.n	800dfa6 <__lshift+0x6e>
 800dfbe:	ebac 0304 	sub.w	r3, ip, r4
 800dfc2:	3b15      	subs	r3, #21
 800dfc4:	f023 0303 	bic.w	r3, r3, #3
 800dfc8:	3304      	adds	r3, #4
 800dfca:	f104 0015 	add.w	r0, r4, #21
 800dfce:	4560      	cmp	r0, ip
 800dfd0:	bf88      	it	hi
 800dfd2:	2304      	movhi	r3, #4
 800dfd4:	50ca      	str	r2, [r1, r3]
 800dfd6:	b10a      	cbz	r2, 800dfdc <__lshift+0xa4>
 800dfd8:	f108 0602 	add.w	r6, r8, #2
 800dfdc:	3e01      	subs	r6, #1
 800dfde:	4638      	mov	r0, r7
 800dfe0:	612e      	str	r6, [r5, #16]
 800dfe2:	4621      	mov	r1, r4
 800dfe4:	f7ff fde2 	bl	800dbac <_Bfree>
 800dfe8:	4628      	mov	r0, r5
 800dfea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfee:	f842 0f04 	str.w	r0, [r2, #4]!
 800dff2:	3301      	adds	r3, #1
 800dff4:	e7c5      	b.n	800df82 <__lshift+0x4a>
 800dff6:	3904      	subs	r1, #4
 800dff8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dffc:	f841 2f04 	str.w	r2, [r1, #4]!
 800e000:	459c      	cmp	ip, r3
 800e002:	d8f9      	bhi.n	800dff8 <__lshift+0xc0>
 800e004:	e7ea      	b.n	800dfdc <__lshift+0xa4>
 800e006:	bf00      	nop
 800e008:	0801020c 	.word	0x0801020c
 800e00c:	0801021d 	.word	0x0801021d

0800e010 <__mcmp>:
 800e010:	690a      	ldr	r2, [r1, #16]
 800e012:	4603      	mov	r3, r0
 800e014:	6900      	ldr	r0, [r0, #16]
 800e016:	1a80      	subs	r0, r0, r2
 800e018:	b530      	push	{r4, r5, lr}
 800e01a:	d10e      	bne.n	800e03a <__mcmp+0x2a>
 800e01c:	3314      	adds	r3, #20
 800e01e:	3114      	adds	r1, #20
 800e020:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e024:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e028:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e02c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e030:	4295      	cmp	r5, r2
 800e032:	d003      	beq.n	800e03c <__mcmp+0x2c>
 800e034:	d205      	bcs.n	800e042 <__mcmp+0x32>
 800e036:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e03a:	bd30      	pop	{r4, r5, pc}
 800e03c:	42a3      	cmp	r3, r4
 800e03e:	d3f3      	bcc.n	800e028 <__mcmp+0x18>
 800e040:	e7fb      	b.n	800e03a <__mcmp+0x2a>
 800e042:	2001      	movs	r0, #1
 800e044:	e7f9      	b.n	800e03a <__mcmp+0x2a>
	...

0800e048 <__mdiff>:
 800e048:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e04c:	4689      	mov	r9, r1
 800e04e:	4606      	mov	r6, r0
 800e050:	4611      	mov	r1, r2
 800e052:	4648      	mov	r0, r9
 800e054:	4614      	mov	r4, r2
 800e056:	f7ff ffdb 	bl	800e010 <__mcmp>
 800e05a:	1e05      	subs	r5, r0, #0
 800e05c:	d112      	bne.n	800e084 <__mdiff+0x3c>
 800e05e:	4629      	mov	r1, r5
 800e060:	4630      	mov	r0, r6
 800e062:	f7ff fd63 	bl	800db2c <_Balloc>
 800e066:	4602      	mov	r2, r0
 800e068:	b928      	cbnz	r0, 800e076 <__mdiff+0x2e>
 800e06a:	4b3f      	ldr	r3, [pc, #252]	@ (800e168 <__mdiff+0x120>)
 800e06c:	f240 2137 	movw	r1, #567	@ 0x237
 800e070:	483e      	ldr	r0, [pc, #248]	@ (800e16c <__mdiff+0x124>)
 800e072:	f000 f96f 	bl	800e354 <__assert_func>
 800e076:	2301      	movs	r3, #1
 800e078:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e07c:	4610      	mov	r0, r2
 800e07e:	b003      	add	sp, #12
 800e080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e084:	bfbc      	itt	lt
 800e086:	464b      	movlt	r3, r9
 800e088:	46a1      	movlt	r9, r4
 800e08a:	4630      	mov	r0, r6
 800e08c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e090:	bfba      	itte	lt
 800e092:	461c      	movlt	r4, r3
 800e094:	2501      	movlt	r5, #1
 800e096:	2500      	movge	r5, #0
 800e098:	f7ff fd48 	bl	800db2c <_Balloc>
 800e09c:	4602      	mov	r2, r0
 800e09e:	b918      	cbnz	r0, 800e0a8 <__mdiff+0x60>
 800e0a0:	4b31      	ldr	r3, [pc, #196]	@ (800e168 <__mdiff+0x120>)
 800e0a2:	f240 2145 	movw	r1, #581	@ 0x245
 800e0a6:	e7e3      	b.n	800e070 <__mdiff+0x28>
 800e0a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e0ac:	6926      	ldr	r6, [r4, #16]
 800e0ae:	60c5      	str	r5, [r0, #12]
 800e0b0:	f109 0310 	add.w	r3, r9, #16
 800e0b4:	f109 0514 	add.w	r5, r9, #20
 800e0b8:	f104 0e14 	add.w	lr, r4, #20
 800e0bc:	f100 0b14 	add.w	fp, r0, #20
 800e0c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e0c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e0c8:	9301      	str	r3, [sp, #4]
 800e0ca:	46d9      	mov	r9, fp
 800e0cc:	f04f 0c00 	mov.w	ip, #0
 800e0d0:	9b01      	ldr	r3, [sp, #4]
 800e0d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e0d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e0da:	9301      	str	r3, [sp, #4]
 800e0dc:	fa1f f38a 	uxth.w	r3, sl
 800e0e0:	4619      	mov	r1, r3
 800e0e2:	b283      	uxth	r3, r0
 800e0e4:	1acb      	subs	r3, r1, r3
 800e0e6:	0c00      	lsrs	r0, r0, #16
 800e0e8:	4463      	add	r3, ip
 800e0ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e0ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e0f2:	b29b      	uxth	r3, r3
 800e0f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e0f8:	4576      	cmp	r6, lr
 800e0fa:	f849 3b04 	str.w	r3, [r9], #4
 800e0fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e102:	d8e5      	bhi.n	800e0d0 <__mdiff+0x88>
 800e104:	1b33      	subs	r3, r6, r4
 800e106:	3b15      	subs	r3, #21
 800e108:	f023 0303 	bic.w	r3, r3, #3
 800e10c:	3415      	adds	r4, #21
 800e10e:	3304      	adds	r3, #4
 800e110:	42a6      	cmp	r6, r4
 800e112:	bf38      	it	cc
 800e114:	2304      	movcc	r3, #4
 800e116:	441d      	add	r5, r3
 800e118:	445b      	add	r3, fp
 800e11a:	461e      	mov	r6, r3
 800e11c:	462c      	mov	r4, r5
 800e11e:	4544      	cmp	r4, r8
 800e120:	d30e      	bcc.n	800e140 <__mdiff+0xf8>
 800e122:	f108 0103 	add.w	r1, r8, #3
 800e126:	1b49      	subs	r1, r1, r5
 800e128:	f021 0103 	bic.w	r1, r1, #3
 800e12c:	3d03      	subs	r5, #3
 800e12e:	45a8      	cmp	r8, r5
 800e130:	bf38      	it	cc
 800e132:	2100      	movcc	r1, #0
 800e134:	440b      	add	r3, r1
 800e136:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e13a:	b191      	cbz	r1, 800e162 <__mdiff+0x11a>
 800e13c:	6117      	str	r7, [r2, #16]
 800e13e:	e79d      	b.n	800e07c <__mdiff+0x34>
 800e140:	f854 1b04 	ldr.w	r1, [r4], #4
 800e144:	46e6      	mov	lr, ip
 800e146:	0c08      	lsrs	r0, r1, #16
 800e148:	fa1c fc81 	uxtah	ip, ip, r1
 800e14c:	4471      	add	r1, lr
 800e14e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e152:	b289      	uxth	r1, r1
 800e154:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e158:	f846 1b04 	str.w	r1, [r6], #4
 800e15c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e160:	e7dd      	b.n	800e11e <__mdiff+0xd6>
 800e162:	3f01      	subs	r7, #1
 800e164:	e7e7      	b.n	800e136 <__mdiff+0xee>
 800e166:	bf00      	nop
 800e168:	0801020c 	.word	0x0801020c
 800e16c:	0801021d 	.word	0x0801021d

0800e170 <__d2b>:
 800e170:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e174:	460f      	mov	r7, r1
 800e176:	2101      	movs	r1, #1
 800e178:	ec59 8b10 	vmov	r8, r9, d0
 800e17c:	4616      	mov	r6, r2
 800e17e:	f7ff fcd5 	bl	800db2c <_Balloc>
 800e182:	4604      	mov	r4, r0
 800e184:	b930      	cbnz	r0, 800e194 <__d2b+0x24>
 800e186:	4602      	mov	r2, r0
 800e188:	4b23      	ldr	r3, [pc, #140]	@ (800e218 <__d2b+0xa8>)
 800e18a:	4824      	ldr	r0, [pc, #144]	@ (800e21c <__d2b+0xac>)
 800e18c:	f240 310f 	movw	r1, #783	@ 0x30f
 800e190:	f000 f8e0 	bl	800e354 <__assert_func>
 800e194:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e198:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e19c:	b10d      	cbz	r5, 800e1a2 <__d2b+0x32>
 800e19e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1a2:	9301      	str	r3, [sp, #4]
 800e1a4:	f1b8 0300 	subs.w	r3, r8, #0
 800e1a8:	d023      	beq.n	800e1f2 <__d2b+0x82>
 800e1aa:	4668      	mov	r0, sp
 800e1ac:	9300      	str	r3, [sp, #0]
 800e1ae:	f7ff fd84 	bl	800dcba <__lo0bits>
 800e1b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e1b6:	b1d0      	cbz	r0, 800e1ee <__d2b+0x7e>
 800e1b8:	f1c0 0320 	rsb	r3, r0, #32
 800e1bc:	fa02 f303 	lsl.w	r3, r2, r3
 800e1c0:	430b      	orrs	r3, r1
 800e1c2:	40c2      	lsrs	r2, r0
 800e1c4:	6163      	str	r3, [r4, #20]
 800e1c6:	9201      	str	r2, [sp, #4]
 800e1c8:	9b01      	ldr	r3, [sp, #4]
 800e1ca:	61a3      	str	r3, [r4, #24]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	bf0c      	ite	eq
 800e1d0:	2201      	moveq	r2, #1
 800e1d2:	2202      	movne	r2, #2
 800e1d4:	6122      	str	r2, [r4, #16]
 800e1d6:	b1a5      	cbz	r5, 800e202 <__d2b+0x92>
 800e1d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e1dc:	4405      	add	r5, r0
 800e1de:	603d      	str	r5, [r7, #0]
 800e1e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e1e4:	6030      	str	r0, [r6, #0]
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	b003      	add	sp, #12
 800e1ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1ee:	6161      	str	r1, [r4, #20]
 800e1f0:	e7ea      	b.n	800e1c8 <__d2b+0x58>
 800e1f2:	a801      	add	r0, sp, #4
 800e1f4:	f7ff fd61 	bl	800dcba <__lo0bits>
 800e1f8:	9b01      	ldr	r3, [sp, #4]
 800e1fa:	6163      	str	r3, [r4, #20]
 800e1fc:	3020      	adds	r0, #32
 800e1fe:	2201      	movs	r2, #1
 800e200:	e7e8      	b.n	800e1d4 <__d2b+0x64>
 800e202:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e206:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e20a:	6038      	str	r0, [r7, #0]
 800e20c:	6918      	ldr	r0, [r3, #16]
 800e20e:	f7ff fd35 	bl	800dc7c <__hi0bits>
 800e212:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e216:	e7e5      	b.n	800e1e4 <__d2b+0x74>
 800e218:	0801020c 	.word	0x0801020c
 800e21c:	0801021d 	.word	0x0801021d

0800e220 <__sread>:
 800e220:	b510      	push	{r4, lr}
 800e222:	460c      	mov	r4, r1
 800e224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e228:	f000 f850 	bl	800e2cc <_read_r>
 800e22c:	2800      	cmp	r0, #0
 800e22e:	bfab      	itete	ge
 800e230:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e232:	89a3      	ldrhlt	r3, [r4, #12]
 800e234:	181b      	addge	r3, r3, r0
 800e236:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e23a:	bfac      	ite	ge
 800e23c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e23e:	81a3      	strhlt	r3, [r4, #12]
 800e240:	bd10      	pop	{r4, pc}

0800e242 <__swrite>:
 800e242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e246:	461f      	mov	r7, r3
 800e248:	898b      	ldrh	r3, [r1, #12]
 800e24a:	05db      	lsls	r3, r3, #23
 800e24c:	4605      	mov	r5, r0
 800e24e:	460c      	mov	r4, r1
 800e250:	4616      	mov	r6, r2
 800e252:	d505      	bpl.n	800e260 <__swrite+0x1e>
 800e254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e258:	2302      	movs	r3, #2
 800e25a:	2200      	movs	r2, #0
 800e25c:	f000 f824 	bl	800e2a8 <_lseek_r>
 800e260:	89a3      	ldrh	r3, [r4, #12]
 800e262:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e266:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e26a:	81a3      	strh	r3, [r4, #12]
 800e26c:	4632      	mov	r2, r6
 800e26e:	463b      	mov	r3, r7
 800e270:	4628      	mov	r0, r5
 800e272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e276:	f000 b84b 	b.w	800e310 <_write_r>

0800e27a <__sseek>:
 800e27a:	b510      	push	{r4, lr}
 800e27c:	460c      	mov	r4, r1
 800e27e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e282:	f000 f811 	bl	800e2a8 <_lseek_r>
 800e286:	1c43      	adds	r3, r0, #1
 800e288:	89a3      	ldrh	r3, [r4, #12]
 800e28a:	bf15      	itete	ne
 800e28c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e28e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e292:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e296:	81a3      	strheq	r3, [r4, #12]
 800e298:	bf18      	it	ne
 800e29a:	81a3      	strhne	r3, [r4, #12]
 800e29c:	bd10      	pop	{r4, pc}

0800e29e <__sclose>:
 800e29e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2a2:	f000 b847 	b.w	800e334 <_close_r>
	...

0800e2a8 <_lseek_r>:
 800e2a8:	b538      	push	{r3, r4, r5, lr}
 800e2aa:	4d07      	ldr	r5, [pc, #28]	@ (800e2c8 <_lseek_r+0x20>)
 800e2ac:	4604      	mov	r4, r0
 800e2ae:	4608      	mov	r0, r1
 800e2b0:	4611      	mov	r1, r2
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	602a      	str	r2, [r5, #0]
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	f7f6 f8d3 	bl	8004462 <_lseek>
 800e2bc:	1c43      	adds	r3, r0, #1
 800e2be:	d102      	bne.n	800e2c6 <_lseek_r+0x1e>
 800e2c0:	682b      	ldr	r3, [r5, #0]
 800e2c2:	b103      	cbz	r3, 800e2c6 <_lseek_r+0x1e>
 800e2c4:	6023      	str	r3, [r4, #0]
 800e2c6:	bd38      	pop	{r3, r4, r5, pc}
 800e2c8:	20005474 	.word	0x20005474

0800e2cc <_read_r>:
 800e2cc:	b538      	push	{r3, r4, r5, lr}
 800e2ce:	4d07      	ldr	r5, [pc, #28]	@ (800e2ec <_read_r+0x20>)
 800e2d0:	4604      	mov	r4, r0
 800e2d2:	4608      	mov	r0, r1
 800e2d4:	4611      	mov	r1, r2
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	602a      	str	r2, [r5, #0]
 800e2da:	461a      	mov	r2, r3
 800e2dc:	f7f6 f861 	bl	80043a2 <_read>
 800e2e0:	1c43      	adds	r3, r0, #1
 800e2e2:	d102      	bne.n	800e2ea <_read_r+0x1e>
 800e2e4:	682b      	ldr	r3, [r5, #0]
 800e2e6:	b103      	cbz	r3, 800e2ea <_read_r+0x1e>
 800e2e8:	6023      	str	r3, [r4, #0]
 800e2ea:	bd38      	pop	{r3, r4, r5, pc}
 800e2ec:	20005474 	.word	0x20005474

0800e2f0 <_sbrk_r>:
 800e2f0:	b538      	push	{r3, r4, r5, lr}
 800e2f2:	4d06      	ldr	r5, [pc, #24]	@ (800e30c <_sbrk_r+0x1c>)
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	4604      	mov	r4, r0
 800e2f8:	4608      	mov	r0, r1
 800e2fa:	602b      	str	r3, [r5, #0]
 800e2fc:	f7f6 f8be 	bl	800447c <_sbrk>
 800e300:	1c43      	adds	r3, r0, #1
 800e302:	d102      	bne.n	800e30a <_sbrk_r+0x1a>
 800e304:	682b      	ldr	r3, [r5, #0]
 800e306:	b103      	cbz	r3, 800e30a <_sbrk_r+0x1a>
 800e308:	6023      	str	r3, [r4, #0]
 800e30a:	bd38      	pop	{r3, r4, r5, pc}
 800e30c:	20005474 	.word	0x20005474

0800e310 <_write_r>:
 800e310:	b538      	push	{r3, r4, r5, lr}
 800e312:	4d07      	ldr	r5, [pc, #28]	@ (800e330 <_write_r+0x20>)
 800e314:	4604      	mov	r4, r0
 800e316:	4608      	mov	r0, r1
 800e318:	4611      	mov	r1, r2
 800e31a:	2200      	movs	r2, #0
 800e31c:	602a      	str	r2, [r5, #0]
 800e31e:	461a      	mov	r2, r3
 800e320:	f7f6 f85c 	bl	80043dc <_write>
 800e324:	1c43      	adds	r3, r0, #1
 800e326:	d102      	bne.n	800e32e <_write_r+0x1e>
 800e328:	682b      	ldr	r3, [r5, #0]
 800e32a:	b103      	cbz	r3, 800e32e <_write_r+0x1e>
 800e32c:	6023      	str	r3, [r4, #0]
 800e32e:	bd38      	pop	{r3, r4, r5, pc}
 800e330:	20005474 	.word	0x20005474

0800e334 <_close_r>:
 800e334:	b538      	push	{r3, r4, r5, lr}
 800e336:	4d06      	ldr	r5, [pc, #24]	@ (800e350 <_close_r+0x1c>)
 800e338:	2300      	movs	r3, #0
 800e33a:	4604      	mov	r4, r0
 800e33c:	4608      	mov	r0, r1
 800e33e:	602b      	str	r3, [r5, #0]
 800e340:	f7f6 f868 	bl	8004414 <_close>
 800e344:	1c43      	adds	r3, r0, #1
 800e346:	d102      	bne.n	800e34e <_close_r+0x1a>
 800e348:	682b      	ldr	r3, [r5, #0]
 800e34a:	b103      	cbz	r3, 800e34e <_close_r+0x1a>
 800e34c:	6023      	str	r3, [r4, #0]
 800e34e:	bd38      	pop	{r3, r4, r5, pc}
 800e350:	20005474 	.word	0x20005474

0800e354 <__assert_func>:
 800e354:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e356:	4614      	mov	r4, r2
 800e358:	461a      	mov	r2, r3
 800e35a:	4b09      	ldr	r3, [pc, #36]	@ (800e380 <__assert_func+0x2c>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4605      	mov	r5, r0
 800e360:	68d8      	ldr	r0, [r3, #12]
 800e362:	b14c      	cbz	r4, 800e378 <__assert_func+0x24>
 800e364:	4b07      	ldr	r3, [pc, #28]	@ (800e384 <__assert_func+0x30>)
 800e366:	9100      	str	r1, [sp, #0]
 800e368:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e36c:	4906      	ldr	r1, [pc, #24]	@ (800e388 <__assert_func+0x34>)
 800e36e:	462b      	mov	r3, r5
 800e370:	f000 f87e 	bl	800e470 <fiprintf>
 800e374:	f000 f89b 	bl	800e4ae <abort>
 800e378:	4b04      	ldr	r3, [pc, #16]	@ (800e38c <__assert_func+0x38>)
 800e37a:	461c      	mov	r4, r3
 800e37c:	e7f3      	b.n	800e366 <__assert_func+0x12>
 800e37e:	bf00      	nop
 800e380:	20000030 	.word	0x20000030
 800e384:	08010280 	.word	0x08010280
 800e388:	0801028d 	.word	0x0801028d
 800e38c:	080102bb 	.word	0x080102bb

0800e390 <_calloc_r>:
 800e390:	b570      	push	{r4, r5, r6, lr}
 800e392:	fba1 5402 	umull	r5, r4, r1, r2
 800e396:	b934      	cbnz	r4, 800e3a6 <_calloc_r+0x16>
 800e398:	4629      	mov	r1, r5
 800e39a:	f7ff fa8f 	bl	800d8bc <_malloc_r>
 800e39e:	4606      	mov	r6, r0
 800e3a0:	b928      	cbnz	r0, 800e3ae <_calloc_r+0x1e>
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	bd70      	pop	{r4, r5, r6, pc}
 800e3a6:	220c      	movs	r2, #12
 800e3a8:	6002      	str	r2, [r0, #0]
 800e3aa:	2600      	movs	r6, #0
 800e3ac:	e7f9      	b.n	800e3a2 <_calloc_r+0x12>
 800e3ae:	462a      	mov	r2, r5
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	f7fe fbb9 	bl	800cb28 <memset>
 800e3b6:	e7f4      	b.n	800e3a2 <_calloc_r+0x12>

0800e3b8 <_free_r>:
 800e3b8:	b538      	push	{r3, r4, r5, lr}
 800e3ba:	4605      	mov	r5, r0
 800e3bc:	2900      	cmp	r1, #0
 800e3be:	d041      	beq.n	800e444 <_free_r+0x8c>
 800e3c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3c4:	1f0c      	subs	r4, r1, #4
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	bfb8      	it	lt
 800e3ca:	18e4      	addlt	r4, r4, r3
 800e3cc:	f7ff fba2 	bl	800db14 <__malloc_lock>
 800e3d0:	4a1d      	ldr	r2, [pc, #116]	@ (800e448 <_free_r+0x90>)
 800e3d2:	6813      	ldr	r3, [r2, #0]
 800e3d4:	b933      	cbnz	r3, 800e3e4 <_free_r+0x2c>
 800e3d6:	6063      	str	r3, [r4, #4]
 800e3d8:	6014      	str	r4, [r2, #0]
 800e3da:	4628      	mov	r0, r5
 800e3dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e3e0:	f7ff bb9e 	b.w	800db20 <__malloc_unlock>
 800e3e4:	42a3      	cmp	r3, r4
 800e3e6:	d908      	bls.n	800e3fa <_free_r+0x42>
 800e3e8:	6820      	ldr	r0, [r4, #0]
 800e3ea:	1821      	adds	r1, r4, r0
 800e3ec:	428b      	cmp	r3, r1
 800e3ee:	bf01      	itttt	eq
 800e3f0:	6819      	ldreq	r1, [r3, #0]
 800e3f2:	685b      	ldreq	r3, [r3, #4]
 800e3f4:	1809      	addeq	r1, r1, r0
 800e3f6:	6021      	streq	r1, [r4, #0]
 800e3f8:	e7ed      	b.n	800e3d6 <_free_r+0x1e>
 800e3fa:	461a      	mov	r2, r3
 800e3fc:	685b      	ldr	r3, [r3, #4]
 800e3fe:	b10b      	cbz	r3, 800e404 <_free_r+0x4c>
 800e400:	42a3      	cmp	r3, r4
 800e402:	d9fa      	bls.n	800e3fa <_free_r+0x42>
 800e404:	6811      	ldr	r1, [r2, #0]
 800e406:	1850      	adds	r0, r2, r1
 800e408:	42a0      	cmp	r0, r4
 800e40a:	d10b      	bne.n	800e424 <_free_r+0x6c>
 800e40c:	6820      	ldr	r0, [r4, #0]
 800e40e:	4401      	add	r1, r0
 800e410:	1850      	adds	r0, r2, r1
 800e412:	4283      	cmp	r3, r0
 800e414:	6011      	str	r1, [r2, #0]
 800e416:	d1e0      	bne.n	800e3da <_free_r+0x22>
 800e418:	6818      	ldr	r0, [r3, #0]
 800e41a:	685b      	ldr	r3, [r3, #4]
 800e41c:	6053      	str	r3, [r2, #4]
 800e41e:	4408      	add	r0, r1
 800e420:	6010      	str	r0, [r2, #0]
 800e422:	e7da      	b.n	800e3da <_free_r+0x22>
 800e424:	d902      	bls.n	800e42c <_free_r+0x74>
 800e426:	230c      	movs	r3, #12
 800e428:	602b      	str	r3, [r5, #0]
 800e42a:	e7d6      	b.n	800e3da <_free_r+0x22>
 800e42c:	6820      	ldr	r0, [r4, #0]
 800e42e:	1821      	adds	r1, r4, r0
 800e430:	428b      	cmp	r3, r1
 800e432:	bf04      	itt	eq
 800e434:	6819      	ldreq	r1, [r3, #0]
 800e436:	685b      	ldreq	r3, [r3, #4]
 800e438:	6063      	str	r3, [r4, #4]
 800e43a:	bf04      	itt	eq
 800e43c:	1809      	addeq	r1, r1, r0
 800e43e:	6021      	streq	r1, [r4, #0]
 800e440:	6054      	str	r4, [r2, #4]
 800e442:	e7ca      	b.n	800e3da <_free_r+0x22>
 800e444:	bd38      	pop	{r3, r4, r5, pc}
 800e446:	bf00      	nop
 800e448:	20005470 	.word	0x20005470

0800e44c <__ascii_mbtowc>:
 800e44c:	b082      	sub	sp, #8
 800e44e:	b901      	cbnz	r1, 800e452 <__ascii_mbtowc+0x6>
 800e450:	a901      	add	r1, sp, #4
 800e452:	b142      	cbz	r2, 800e466 <__ascii_mbtowc+0x1a>
 800e454:	b14b      	cbz	r3, 800e46a <__ascii_mbtowc+0x1e>
 800e456:	7813      	ldrb	r3, [r2, #0]
 800e458:	600b      	str	r3, [r1, #0]
 800e45a:	7812      	ldrb	r2, [r2, #0]
 800e45c:	1e10      	subs	r0, r2, #0
 800e45e:	bf18      	it	ne
 800e460:	2001      	movne	r0, #1
 800e462:	b002      	add	sp, #8
 800e464:	4770      	bx	lr
 800e466:	4610      	mov	r0, r2
 800e468:	e7fb      	b.n	800e462 <__ascii_mbtowc+0x16>
 800e46a:	f06f 0001 	mvn.w	r0, #1
 800e46e:	e7f8      	b.n	800e462 <__ascii_mbtowc+0x16>

0800e470 <fiprintf>:
 800e470:	b40e      	push	{r1, r2, r3}
 800e472:	b503      	push	{r0, r1, lr}
 800e474:	4601      	mov	r1, r0
 800e476:	ab03      	add	r3, sp, #12
 800e478:	4805      	ldr	r0, [pc, #20]	@ (800e490 <fiprintf+0x20>)
 800e47a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e47e:	6800      	ldr	r0, [r0, #0]
 800e480:	9301      	str	r3, [sp, #4]
 800e482:	f000 f845 	bl	800e510 <_vfiprintf_r>
 800e486:	b002      	add	sp, #8
 800e488:	f85d eb04 	ldr.w	lr, [sp], #4
 800e48c:	b003      	add	sp, #12
 800e48e:	4770      	bx	lr
 800e490:	20000030 	.word	0x20000030

0800e494 <__ascii_wctomb>:
 800e494:	4603      	mov	r3, r0
 800e496:	4608      	mov	r0, r1
 800e498:	b141      	cbz	r1, 800e4ac <__ascii_wctomb+0x18>
 800e49a:	2aff      	cmp	r2, #255	@ 0xff
 800e49c:	d904      	bls.n	800e4a8 <__ascii_wctomb+0x14>
 800e49e:	228a      	movs	r2, #138	@ 0x8a
 800e4a0:	601a      	str	r2, [r3, #0]
 800e4a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e4a6:	4770      	bx	lr
 800e4a8:	700a      	strb	r2, [r1, #0]
 800e4aa:	2001      	movs	r0, #1
 800e4ac:	4770      	bx	lr

0800e4ae <abort>:
 800e4ae:	b508      	push	{r3, lr}
 800e4b0:	2006      	movs	r0, #6
 800e4b2:	f000 fa63 	bl	800e97c <raise>
 800e4b6:	2001      	movs	r0, #1
 800e4b8:	f7f5 ff68 	bl	800438c <_exit>

0800e4bc <__sfputc_r>:
 800e4bc:	6893      	ldr	r3, [r2, #8]
 800e4be:	3b01      	subs	r3, #1
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	b410      	push	{r4}
 800e4c4:	6093      	str	r3, [r2, #8]
 800e4c6:	da08      	bge.n	800e4da <__sfputc_r+0x1e>
 800e4c8:	6994      	ldr	r4, [r2, #24]
 800e4ca:	42a3      	cmp	r3, r4
 800e4cc:	db01      	blt.n	800e4d2 <__sfputc_r+0x16>
 800e4ce:	290a      	cmp	r1, #10
 800e4d0:	d103      	bne.n	800e4da <__sfputc_r+0x1e>
 800e4d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4d6:	f000 b933 	b.w	800e740 <__swbuf_r>
 800e4da:	6813      	ldr	r3, [r2, #0]
 800e4dc:	1c58      	adds	r0, r3, #1
 800e4de:	6010      	str	r0, [r2, #0]
 800e4e0:	7019      	strb	r1, [r3, #0]
 800e4e2:	4608      	mov	r0, r1
 800e4e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4e8:	4770      	bx	lr

0800e4ea <__sfputs_r>:
 800e4ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4ec:	4606      	mov	r6, r0
 800e4ee:	460f      	mov	r7, r1
 800e4f0:	4614      	mov	r4, r2
 800e4f2:	18d5      	adds	r5, r2, r3
 800e4f4:	42ac      	cmp	r4, r5
 800e4f6:	d101      	bne.n	800e4fc <__sfputs_r+0x12>
 800e4f8:	2000      	movs	r0, #0
 800e4fa:	e007      	b.n	800e50c <__sfputs_r+0x22>
 800e4fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e500:	463a      	mov	r2, r7
 800e502:	4630      	mov	r0, r6
 800e504:	f7ff ffda 	bl	800e4bc <__sfputc_r>
 800e508:	1c43      	adds	r3, r0, #1
 800e50a:	d1f3      	bne.n	800e4f4 <__sfputs_r+0xa>
 800e50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e510 <_vfiprintf_r>:
 800e510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e514:	460d      	mov	r5, r1
 800e516:	b09d      	sub	sp, #116	@ 0x74
 800e518:	4614      	mov	r4, r2
 800e51a:	4698      	mov	r8, r3
 800e51c:	4606      	mov	r6, r0
 800e51e:	b118      	cbz	r0, 800e528 <_vfiprintf_r+0x18>
 800e520:	6a03      	ldr	r3, [r0, #32]
 800e522:	b90b      	cbnz	r3, 800e528 <_vfiprintf_r+0x18>
 800e524:	f7fe faca 	bl	800cabc <__sinit>
 800e528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e52a:	07d9      	lsls	r1, r3, #31
 800e52c:	d405      	bmi.n	800e53a <_vfiprintf_r+0x2a>
 800e52e:	89ab      	ldrh	r3, [r5, #12]
 800e530:	059a      	lsls	r2, r3, #22
 800e532:	d402      	bmi.n	800e53a <_vfiprintf_r+0x2a>
 800e534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e536:	f7fe fb2a 	bl	800cb8e <__retarget_lock_acquire_recursive>
 800e53a:	89ab      	ldrh	r3, [r5, #12]
 800e53c:	071b      	lsls	r3, r3, #28
 800e53e:	d501      	bpl.n	800e544 <_vfiprintf_r+0x34>
 800e540:	692b      	ldr	r3, [r5, #16]
 800e542:	b99b      	cbnz	r3, 800e56c <_vfiprintf_r+0x5c>
 800e544:	4629      	mov	r1, r5
 800e546:	4630      	mov	r0, r6
 800e548:	f000 f938 	bl	800e7bc <__swsetup_r>
 800e54c:	b170      	cbz	r0, 800e56c <_vfiprintf_r+0x5c>
 800e54e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e550:	07dc      	lsls	r4, r3, #31
 800e552:	d504      	bpl.n	800e55e <_vfiprintf_r+0x4e>
 800e554:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e558:	b01d      	add	sp, #116	@ 0x74
 800e55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e55e:	89ab      	ldrh	r3, [r5, #12]
 800e560:	0598      	lsls	r0, r3, #22
 800e562:	d4f7      	bmi.n	800e554 <_vfiprintf_r+0x44>
 800e564:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e566:	f7fe fb13 	bl	800cb90 <__retarget_lock_release_recursive>
 800e56a:	e7f3      	b.n	800e554 <_vfiprintf_r+0x44>
 800e56c:	2300      	movs	r3, #0
 800e56e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e570:	2320      	movs	r3, #32
 800e572:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e576:	f8cd 800c 	str.w	r8, [sp, #12]
 800e57a:	2330      	movs	r3, #48	@ 0x30
 800e57c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e72c <_vfiprintf_r+0x21c>
 800e580:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e584:	f04f 0901 	mov.w	r9, #1
 800e588:	4623      	mov	r3, r4
 800e58a:	469a      	mov	sl, r3
 800e58c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e590:	b10a      	cbz	r2, 800e596 <_vfiprintf_r+0x86>
 800e592:	2a25      	cmp	r2, #37	@ 0x25
 800e594:	d1f9      	bne.n	800e58a <_vfiprintf_r+0x7a>
 800e596:	ebba 0b04 	subs.w	fp, sl, r4
 800e59a:	d00b      	beq.n	800e5b4 <_vfiprintf_r+0xa4>
 800e59c:	465b      	mov	r3, fp
 800e59e:	4622      	mov	r2, r4
 800e5a0:	4629      	mov	r1, r5
 800e5a2:	4630      	mov	r0, r6
 800e5a4:	f7ff ffa1 	bl	800e4ea <__sfputs_r>
 800e5a8:	3001      	adds	r0, #1
 800e5aa:	f000 80a7 	beq.w	800e6fc <_vfiprintf_r+0x1ec>
 800e5ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5b0:	445a      	add	r2, fp
 800e5b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5b4:	f89a 3000 	ldrb.w	r3, [sl]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	f000 809f 	beq.w	800e6fc <_vfiprintf_r+0x1ec>
 800e5be:	2300      	movs	r3, #0
 800e5c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e5c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5c8:	f10a 0a01 	add.w	sl, sl, #1
 800e5cc:	9304      	str	r3, [sp, #16]
 800e5ce:	9307      	str	r3, [sp, #28]
 800e5d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5d6:	4654      	mov	r4, sl
 800e5d8:	2205      	movs	r2, #5
 800e5da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5de:	4853      	ldr	r0, [pc, #332]	@ (800e72c <_vfiprintf_r+0x21c>)
 800e5e0:	f7f1 fdf6 	bl	80001d0 <memchr>
 800e5e4:	9a04      	ldr	r2, [sp, #16]
 800e5e6:	b9d8      	cbnz	r0, 800e620 <_vfiprintf_r+0x110>
 800e5e8:	06d1      	lsls	r1, r2, #27
 800e5ea:	bf44      	itt	mi
 800e5ec:	2320      	movmi	r3, #32
 800e5ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5f2:	0713      	lsls	r3, r2, #28
 800e5f4:	bf44      	itt	mi
 800e5f6:	232b      	movmi	r3, #43	@ 0x2b
 800e5f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5fc:	f89a 3000 	ldrb.w	r3, [sl]
 800e600:	2b2a      	cmp	r3, #42	@ 0x2a
 800e602:	d015      	beq.n	800e630 <_vfiprintf_r+0x120>
 800e604:	9a07      	ldr	r2, [sp, #28]
 800e606:	4654      	mov	r4, sl
 800e608:	2000      	movs	r0, #0
 800e60a:	f04f 0c0a 	mov.w	ip, #10
 800e60e:	4621      	mov	r1, r4
 800e610:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e614:	3b30      	subs	r3, #48	@ 0x30
 800e616:	2b09      	cmp	r3, #9
 800e618:	d94b      	bls.n	800e6b2 <_vfiprintf_r+0x1a2>
 800e61a:	b1b0      	cbz	r0, 800e64a <_vfiprintf_r+0x13a>
 800e61c:	9207      	str	r2, [sp, #28]
 800e61e:	e014      	b.n	800e64a <_vfiprintf_r+0x13a>
 800e620:	eba0 0308 	sub.w	r3, r0, r8
 800e624:	fa09 f303 	lsl.w	r3, r9, r3
 800e628:	4313      	orrs	r3, r2
 800e62a:	9304      	str	r3, [sp, #16]
 800e62c:	46a2      	mov	sl, r4
 800e62e:	e7d2      	b.n	800e5d6 <_vfiprintf_r+0xc6>
 800e630:	9b03      	ldr	r3, [sp, #12]
 800e632:	1d19      	adds	r1, r3, #4
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	9103      	str	r1, [sp, #12]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	bfbb      	ittet	lt
 800e63c:	425b      	neglt	r3, r3
 800e63e:	f042 0202 	orrlt.w	r2, r2, #2
 800e642:	9307      	strge	r3, [sp, #28]
 800e644:	9307      	strlt	r3, [sp, #28]
 800e646:	bfb8      	it	lt
 800e648:	9204      	strlt	r2, [sp, #16]
 800e64a:	7823      	ldrb	r3, [r4, #0]
 800e64c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e64e:	d10a      	bne.n	800e666 <_vfiprintf_r+0x156>
 800e650:	7863      	ldrb	r3, [r4, #1]
 800e652:	2b2a      	cmp	r3, #42	@ 0x2a
 800e654:	d132      	bne.n	800e6bc <_vfiprintf_r+0x1ac>
 800e656:	9b03      	ldr	r3, [sp, #12]
 800e658:	1d1a      	adds	r2, r3, #4
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	9203      	str	r2, [sp, #12]
 800e65e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e662:	3402      	adds	r4, #2
 800e664:	9305      	str	r3, [sp, #20]
 800e666:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e73c <_vfiprintf_r+0x22c>
 800e66a:	7821      	ldrb	r1, [r4, #0]
 800e66c:	2203      	movs	r2, #3
 800e66e:	4650      	mov	r0, sl
 800e670:	f7f1 fdae 	bl	80001d0 <memchr>
 800e674:	b138      	cbz	r0, 800e686 <_vfiprintf_r+0x176>
 800e676:	9b04      	ldr	r3, [sp, #16]
 800e678:	eba0 000a 	sub.w	r0, r0, sl
 800e67c:	2240      	movs	r2, #64	@ 0x40
 800e67e:	4082      	lsls	r2, r0
 800e680:	4313      	orrs	r3, r2
 800e682:	3401      	adds	r4, #1
 800e684:	9304      	str	r3, [sp, #16]
 800e686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e68a:	4829      	ldr	r0, [pc, #164]	@ (800e730 <_vfiprintf_r+0x220>)
 800e68c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e690:	2206      	movs	r2, #6
 800e692:	f7f1 fd9d 	bl	80001d0 <memchr>
 800e696:	2800      	cmp	r0, #0
 800e698:	d03f      	beq.n	800e71a <_vfiprintf_r+0x20a>
 800e69a:	4b26      	ldr	r3, [pc, #152]	@ (800e734 <_vfiprintf_r+0x224>)
 800e69c:	bb1b      	cbnz	r3, 800e6e6 <_vfiprintf_r+0x1d6>
 800e69e:	9b03      	ldr	r3, [sp, #12]
 800e6a0:	3307      	adds	r3, #7
 800e6a2:	f023 0307 	bic.w	r3, r3, #7
 800e6a6:	3308      	adds	r3, #8
 800e6a8:	9303      	str	r3, [sp, #12]
 800e6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6ac:	443b      	add	r3, r7
 800e6ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6b0:	e76a      	b.n	800e588 <_vfiprintf_r+0x78>
 800e6b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6b6:	460c      	mov	r4, r1
 800e6b8:	2001      	movs	r0, #1
 800e6ba:	e7a8      	b.n	800e60e <_vfiprintf_r+0xfe>
 800e6bc:	2300      	movs	r3, #0
 800e6be:	3401      	adds	r4, #1
 800e6c0:	9305      	str	r3, [sp, #20]
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	f04f 0c0a 	mov.w	ip, #10
 800e6c8:	4620      	mov	r0, r4
 800e6ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6ce:	3a30      	subs	r2, #48	@ 0x30
 800e6d0:	2a09      	cmp	r2, #9
 800e6d2:	d903      	bls.n	800e6dc <_vfiprintf_r+0x1cc>
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d0c6      	beq.n	800e666 <_vfiprintf_r+0x156>
 800e6d8:	9105      	str	r1, [sp, #20]
 800e6da:	e7c4      	b.n	800e666 <_vfiprintf_r+0x156>
 800e6dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6e0:	4604      	mov	r4, r0
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	e7f0      	b.n	800e6c8 <_vfiprintf_r+0x1b8>
 800e6e6:	ab03      	add	r3, sp, #12
 800e6e8:	9300      	str	r3, [sp, #0]
 800e6ea:	462a      	mov	r2, r5
 800e6ec:	4b12      	ldr	r3, [pc, #72]	@ (800e738 <_vfiprintf_r+0x228>)
 800e6ee:	a904      	add	r1, sp, #16
 800e6f0:	4630      	mov	r0, r6
 800e6f2:	f7fd fda1 	bl	800c238 <_printf_float>
 800e6f6:	4607      	mov	r7, r0
 800e6f8:	1c78      	adds	r0, r7, #1
 800e6fa:	d1d6      	bne.n	800e6aa <_vfiprintf_r+0x19a>
 800e6fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6fe:	07d9      	lsls	r1, r3, #31
 800e700:	d405      	bmi.n	800e70e <_vfiprintf_r+0x1fe>
 800e702:	89ab      	ldrh	r3, [r5, #12]
 800e704:	059a      	lsls	r2, r3, #22
 800e706:	d402      	bmi.n	800e70e <_vfiprintf_r+0x1fe>
 800e708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e70a:	f7fe fa41 	bl	800cb90 <__retarget_lock_release_recursive>
 800e70e:	89ab      	ldrh	r3, [r5, #12]
 800e710:	065b      	lsls	r3, r3, #25
 800e712:	f53f af1f 	bmi.w	800e554 <_vfiprintf_r+0x44>
 800e716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e718:	e71e      	b.n	800e558 <_vfiprintf_r+0x48>
 800e71a:	ab03      	add	r3, sp, #12
 800e71c:	9300      	str	r3, [sp, #0]
 800e71e:	462a      	mov	r2, r5
 800e720:	4b05      	ldr	r3, [pc, #20]	@ (800e738 <_vfiprintf_r+0x228>)
 800e722:	a904      	add	r1, sp, #16
 800e724:	4630      	mov	r0, r6
 800e726:	f7fe f81f 	bl	800c768 <_printf_i>
 800e72a:	e7e4      	b.n	800e6f6 <_vfiprintf_r+0x1e6>
 800e72c:	080102bc 	.word	0x080102bc
 800e730:	080102c6 	.word	0x080102c6
 800e734:	0800c239 	.word	0x0800c239
 800e738:	0800e4eb 	.word	0x0800e4eb
 800e73c:	080102c2 	.word	0x080102c2

0800e740 <__swbuf_r>:
 800e740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e742:	460e      	mov	r6, r1
 800e744:	4614      	mov	r4, r2
 800e746:	4605      	mov	r5, r0
 800e748:	b118      	cbz	r0, 800e752 <__swbuf_r+0x12>
 800e74a:	6a03      	ldr	r3, [r0, #32]
 800e74c:	b90b      	cbnz	r3, 800e752 <__swbuf_r+0x12>
 800e74e:	f7fe f9b5 	bl	800cabc <__sinit>
 800e752:	69a3      	ldr	r3, [r4, #24]
 800e754:	60a3      	str	r3, [r4, #8]
 800e756:	89a3      	ldrh	r3, [r4, #12]
 800e758:	071a      	lsls	r2, r3, #28
 800e75a:	d501      	bpl.n	800e760 <__swbuf_r+0x20>
 800e75c:	6923      	ldr	r3, [r4, #16]
 800e75e:	b943      	cbnz	r3, 800e772 <__swbuf_r+0x32>
 800e760:	4621      	mov	r1, r4
 800e762:	4628      	mov	r0, r5
 800e764:	f000 f82a 	bl	800e7bc <__swsetup_r>
 800e768:	b118      	cbz	r0, 800e772 <__swbuf_r+0x32>
 800e76a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e76e:	4638      	mov	r0, r7
 800e770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e772:	6823      	ldr	r3, [r4, #0]
 800e774:	6922      	ldr	r2, [r4, #16]
 800e776:	1a98      	subs	r0, r3, r2
 800e778:	6963      	ldr	r3, [r4, #20]
 800e77a:	b2f6      	uxtb	r6, r6
 800e77c:	4283      	cmp	r3, r0
 800e77e:	4637      	mov	r7, r6
 800e780:	dc05      	bgt.n	800e78e <__swbuf_r+0x4e>
 800e782:	4621      	mov	r1, r4
 800e784:	4628      	mov	r0, r5
 800e786:	f7ff f99d 	bl	800dac4 <_fflush_r>
 800e78a:	2800      	cmp	r0, #0
 800e78c:	d1ed      	bne.n	800e76a <__swbuf_r+0x2a>
 800e78e:	68a3      	ldr	r3, [r4, #8]
 800e790:	3b01      	subs	r3, #1
 800e792:	60a3      	str	r3, [r4, #8]
 800e794:	6823      	ldr	r3, [r4, #0]
 800e796:	1c5a      	adds	r2, r3, #1
 800e798:	6022      	str	r2, [r4, #0]
 800e79a:	701e      	strb	r6, [r3, #0]
 800e79c:	6962      	ldr	r2, [r4, #20]
 800e79e:	1c43      	adds	r3, r0, #1
 800e7a0:	429a      	cmp	r2, r3
 800e7a2:	d004      	beq.n	800e7ae <__swbuf_r+0x6e>
 800e7a4:	89a3      	ldrh	r3, [r4, #12]
 800e7a6:	07db      	lsls	r3, r3, #31
 800e7a8:	d5e1      	bpl.n	800e76e <__swbuf_r+0x2e>
 800e7aa:	2e0a      	cmp	r6, #10
 800e7ac:	d1df      	bne.n	800e76e <__swbuf_r+0x2e>
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	4628      	mov	r0, r5
 800e7b2:	f7ff f987 	bl	800dac4 <_fflush_r>
 800e7b6:	2800      	cmp	r0, #0
 800e7b8:	d0d9      	beq.n	800e76e <__swbuf_r+0x2e>
 800e7ba:	e7d6      	b.n	800e76a <__swbuf_r+0x2a>

0800e7bc <__swsetup_r>:
 800e7bc:	b538      	push	{r3, r4, r5, lr}
 800e7be:	4b29      	ldr	r3, [pc, #164]	@ (800e864 <__swsetup_r+0xa8>)
 800e7c0:	4605      	mov	r5, r0
 800e7c2:	6818      	ldr	r0, [r3, #0]
 800e7c4:	460c      	mov	r4, r1
 800e7c6:	b118      	cbz	r0, 800e7d0 <__swsetup_r+0x14>
 800e7c8:	6a03      	ldr	r3, [r0, #32]
 800e7ca:	b90b      	cbnz	r3, 800e7d0 <__swsetup_r+0x14>
 800e7cc:	f7fe f976 	bl	800cabc <__sinit>
 800e7d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7d4:	0719      	lsls	r1, r3, #28
 800e7d6:	d422      	bmi.n	800e81e <__swsetup_r+0x62>
 800e7d8:	06da      	lsls	r2, r3, #27
 800e7da:	d407      	bmi.n	800e7ec <__swsetup_r+0x30>
 800e7dc:	2209      	movs	r2, #9
 800e7de:	602a      	str	r2, [r5, #0]
 800e7e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7e4:	81a3      	strh	r3, [r4, #12]
 800e7e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e7ea:	e033      	b.n	800e854 <__swsetup_r+0x98>
 800e7ec:	0758      	lsls	r0, r3, #29
 800e7ee:	d512      	bpl.n	800e816 <__swsetup_r+0x5a>
 800e7f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7f2:	b141      	cbz	r1, 800e806 <__swsetup_r+0x4a>
 800e7f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e7f8:	4299      	cmp	r1, r3
 800e7fa:	d002      	beq.n	800e802 <__swsetup_r+0x46>
 800e7fc:	4628      	mov	r0, r5
 800e7fe:	f7ff fddb 	bl	800e3b8 <_free_r>
 800e802:	2300      	movs	r3, #0
 800e804:	6363      	str	r3, [r4, #52]	@ 0x34
 800e806:	89a3      	ldrh	r3, [r4, #12]
 800e808:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e80c:	81a3      	strh	r3, [r4, #12]
 800e80e:	2300      	movs	r3, #0
 800e810:	6063      	str	r3, [r4, #4]
 800e812:	6923      	ldr	r3, [r4, #16]
 800e814:	6023      	str	r3, [r4, #0]
 800e816:	89a3      	ldrh	r3, [r4, #12]
 800e818:	f043 0308 	orr.w	r3, r3, #8
 800e81c:	81a3      	strh	r3, [r4, #12]
 800e81e:	6923      	ldr	r3, [r4, #16]
 800e820:	b94b      	cbnz	r3, 800e836 <__swsetup_r+0x7a>
 800e822:	89a3      	ldrh	r3, [r4, #12]
 800e824:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e82c:	d003      	beq.n	800e836 <__swsetup_r+0x7a>
 800e82e:	4621      	mov	r1, r4
 800e830:	4628      	mov	r0, r5
 800e832:	f000 f83f 	bl	800e8b4 <__smakebuf_r>
 800e836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e83a:	f013 0201 	ands.w	r2, r3, #1
 800e83e:	d00a      	beq.n	800e856 <__swsetup_r+0x9a>
 800e840:	2200      	movs	r2, #0
 800e842:	60a2      	str	r2, [r4, #8]
 800e844:	6962      	ldr	r2, [r4, #20]
 800e846:	4252      	negs	r2, r2
 800e848:	61a2      	str	r2, [r4, #24]
 800e84a:	6922      	ldr	r2, [r4, #16]
 800e84c:	b942      	cbnz	r2, 800e860 <__swsetup_r+0xa4>
 800e84e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e852:	d1c5      	bne.n	800e7e0 <__swsetup_r+0x24>
 800e854:	bd38      	pop	{r3, r4, r5, pc}
 800e856:	0799      	lsls	r1, r3, #30
 800e858:	bf58      	it	pl
 800e85a:	6962      	ldrpl	r2, [r4, #20]
 800e85c:	60a2      	str	r2, [r4, #8]
 800e85e:	e7f4      	b.n	800e84a <__swsetup_r+0x8e>
 800e860:	2000      	movs	r0, #0
 800e862:	e7f7      	b.n	800e854 <__swsetup_r+0x98>
 800e864:	20000030 	.word	0x20000030

0800e868 <__swhatbuf_r>:
 800e868:	b570      	push	{r4, r5, r6, lr}
 800e86a:	460c      	mov	r4, r1
 800e86c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e870:	2900      	cmp	r1, #0
 800e872:	b096      	sub	sp, #88	@ 0x58
 800e874:	4615      	mov	r5, r2
 800e876:	461e      	mov	r6, r3
 800e878:	da0d      	bge.n	800e896 <__swhatbuf_r+0x2e>
 800e87a:	89a3      	ldrh	r3, [r4, #12]
 800e87c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e880:	f04f 0100 	mov.w	r1, #0
 800e884:	bf14      	ite	ne
 800e886:	2340      	movne	r3, #64	@ 0x40
 800e888:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e88c:	2000      	movs	r0, #0
 800e88e:	6031      	str	r1, [r6, #0]
 800e890:	602b      	str	r3, [r5, #0]
 800e892:	b016      	add	sp, #88	@ 0x58
 800e894:	bd70      	pop	{r4, r5, r6, pc}
 800e896:	466a      	mov	r2, sp
 800e898:	f000 f89c 	bl	800e9d4 <_fstat_r>
 800e89c:	2800      	cmp	r0, #0
 800e89e:	dbec      	blt.n	800e87a <__swhatbuf_r+0x12>
 800e8a0:	9901      	ldr	r1, [sp, #4]
 800e8a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e8a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e8aa:	4259      	negs	r1, r3
 800e8ac:	4159      	adcs	r1, r3
 800e8ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e8b2:	e7eb      	b.n	800e88c <__swhatbuf_r+0x24>

0800e8b4 <__smakebuf_r>:
 800e8b4:	898b      	ldrh	r3, [r1, #12]
 800e8b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e8b8:	079d      	lsls	r5, r3, #30
 800e8ba:	4606      	mov	r6, r0
 800e8bc:	460c      	mov	r4, r1
 800e8be:	d507      	bpl.n	800e8d0 <__smakebuf_r+0x1c>
 800e8c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e8c4:	6023      	str	r3, [r4, #0]
 800e8c6:	6123      	str	r3, [r4, #16]
 800e8c8:	2301      	movs	r3, #1
 800e8ca:	6163      	str	r3, [r4, #20]
 800e8cc:	b003      	add	sp, #12
 800e8ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8d0:	ab01      	add	r3, sp, #4
 800e8d2:	466a      	mov	r2, sp
 800e8d4:	f7ff ffc8 	bl	800e868 <__swhatbuf_r>
 800e8d8:	9f00      	ldr	r7, [sp, #0]
 800e8da:	4605      	mov	r5, r0
 800e8dc:	4639      	mov	r1, r7
 800e8de:	4630      	mov	r0, r6
 800e8e0:	f7fe ffec 	bl	800d8bc <_malloc_r>
 800e8e4:	b948      	cbnz	r0, 800e8fa <__smakebuf_r+0x46>
 800e8e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8ea:	059a      	lsls	r2, r3, #22
 800e8ec:	d4ee      	bmi.n	800e8cc <__smakebuf_r+0x18>
 800e8ee:	f023 0303 	bic.w	r3, r3, #3
 800e8f2:	f043 0302 	orr.w	r3, r3, #2
 800e8f6:	81a3      	strh	r3, [r4, #12]
 800e8f8:	e7e2      	b.n	800e8c0 <__smakebuf_r+0xc>
 800e8fa:	89a3      	ldrh	r3, [r4, #12]
 800e8fc:	6020      	str	r0, [r4, #0]
 800e8fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e902:	81a3      	strh	r3, [r4, #12]
 800e904:	9b01      	ldr	r3, [sp, #4]
 800e906:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e90a:	b15b      	cbz	r3, 800e924 <__smakebuf_r+0x70>
 800e90c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e910:	4630      	mov	r0, r6
 800e912:	f000 f83b 	bl	800e98c <_isatty_r>
 800e916:	b128      	cbz	r0, 800e924 <__smakebuf_r+0x70>
 800e918:	89a3      	ldrh	r3, [r4, #12]
 800e91a:	f023 0303 	bic.w	r3, r3, #3
 800e91e:	f043 0301 	orr.w	r3, r3, #1
 800e922:	81a3      	strh	r3, [r4, #12]
 800e924:	89a3      	ldrh	r3, [r4, #12]
 800e926:	431d      	orrs	r5, r3
 800e928:	81a5      	strh	r5, [r4, #12]
 800e92a:	e7cf      	b.n	800e8cc <__smakebuf_r+0x18>

0800e92c <_raise_r>:
 800e92c:	291f      	cmp	r1, #31
 800e92e:	b538      	push	{r3, r4, r5, lr}
 800e930:	4605      	mov	r5, r0
 800e932:	460c      	mov	r4, r1
 800e934:	d904      	bls.n	800e940 <_raise_r+0x14>
 800e936:	2316      	movs	r3, #22
 800e938:	6003      	str	r3, [r0, #0]
 800e93a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e93e:	bd38      	pop	{r3, r4, r5, pc}
 800e940:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e942:	b112      	cbz	r2, 800e94a <_raise_r+0x1e>
 800e944:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e948:	b94b      	cbnz	r3, 800e95e <_raise_r+0x32>
 800e94a:	4628      	mov	r0, r5
 800e94c:	f000 f840 	bl	800e9d0 <_getpid_r>
 800e950:	4622      	mov	r2, r4
 800e952:	4601      	mov	r1, r0
 800e954:	4628      	mov	r0, r5
 800e956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e95a:	f000 b827 	b.w	800e9ac <_kill_r>
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d00a      	beq.n	800e978 <_raise_r+0x4c>
 800e962:	1c59      	adds	r1, r3, #1
 800e964:	d103      	bne.n	800e96e <_raise_r+0x42>
 800e966:	2316      	movs	r3, #22
 800e968:	6003      	str	r3, [r0, #0]
 800e96a:	2001      	movs	r0, #1
 800e96c:	e7e7      	b.n	800e93e <_raise_r+0x12>
 800e96e:	2100      	movs	r1, #0
 800e970:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e974:	4620      	mov	r0, r4
 800e976:	4798      	blx	r3
 800e978:	2000      	movs	r0, #0
 800e97a:	e7e0      	b.n	800e93e <_raise_r+0x12>

0800e97c <raise>:
 800e97c:	4b02      	ldr	r3, [pc, #8]	@ (800e988 <raise+0xc>)
 800e97e:	4601      	mov	r1, r0
 800e980:	6818      	ldr	r0, [r3, #0]
 800e982:	f7ff bfd3 	b.w	800e92c <_raise_r>
 800e986:	bf00      	nop
 800e988:	20000030 	.word	0x20000030

0800e98c <_isatty_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4d06      	ldr	r5, [pc, #24]	@ (800e9a8 <_isatty_r+0x1c>)
 800e990:	2300      	movs	r3, #0
 800e992:	4604      	mov	r4, r0
 800e994:	4608      	mov	r0, r1
 800e996:	602b      	str	r3, [r5, #0]
 800e998:	f7f5 fd58 	bl	800444c <_isatty>
 800e99c:	1c43      	adds	r3, r0, #1
 800e99e:	d102      	bne.n	800e9a6 <_isatty_r+0x1a>
 800e9a0:	682b      	ldr	r3, [r5, #0]
 800e9a2:	b103      	cbz	r3, 800e9a6 <_isatty_r+0x1a>
 800e9a4:	6023      	str	r3, [r4, #0]
 800e9a6:	bd38      	pop	{r3, r4, r5, pc}
 800e9a8:	20005474 	.word	0x20005474

0800e9ac <_kill_r>:
 800e9ac:	b538      	push	{r3, r4, r5, lr}
 800e9ae:	4d07      	ldr	r5, [pc, #28]	@ (800e9cc <_kill_r+0x20>)
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	4604      	mov	r4, r0
 800e9b4:	4608      	mov	r0, r1
 800e9b6:	4611      	mov	r1, r2
 800e9b8:	602b      	str	r3, [r5, #0]
 800e9ba:	f7f5 fcd7 	bl	800436c <_kill>
 800e9be:	1c43      	adds	r3, r0, #1
 800e9c0:	d102      	bne.n	800e9c8 <_kill_r+0x1c>
 800e9c2:	682b      	ldr	r3, [r5, #0]
 800e9c4:	b103      	cbz	r3, 800e9c8 <_kill_r+0x1c>
 800e9c6:	6023      	str	r3, [r4, #0]
 800e9c8:	bd38      	pop	{r3, r4, r5, pc}
 800e9ca:	bf00      	nop
 800e9cc:	20005474 	.word	0x20005474

0800e9d0 <_getpid_r>:
 800e9d0:	f7f5 bcc4 	b.w	800435c <_getpid>

0800e9d4 <_fstat_r>:
 800e9d4:	b538      	push	{r3, r4, r5, lr}
 800e9d6:	4d07      	ldr	r5, [pc, #28]	@ (800e9f4 <_fstat_r+0x20>)
 800e9d8:	2300      	movs	r3, #0
 800e9da:	4604      	mov	r4, r0
 800e9dc:	4608      	mov	r0, r1
 800e9de:	4611      	mov	r1, r2
 800e9e0:	602b      	str	r3, [r5, #0]
 800e9e2:	f7f5 fd23 	bl	800442c <_fstat>
 800e9e6:	1c43      	adds	r3, r0, #1
 800e9e8:	d102      	bne.n	800e9f0 <_fstat_r+0x1c>
 800e9ea:	682b      	ldr	r3, [r5, #0]
 800e9ec:	b103      	cbz	r3, 800e9f0 <_fstat_r+0x1c>
 800e9ee:	6023      	str	r3, [r4, #0]
 800e9f0:	bd38      	pop	{r3, r4, r5, pc}
 800e9f2:	bf00      	nop
 800e9f4:	20005474 	.word	0x20005474

0800e9f8 <tanf>:
 800e9f8:	ee10 3a10 	vmov	r3, s0
 800e9fc:	b507      	push	{r0, r1, r2, lr}
 800e9fe:	4a12      	ldr	r2, [pc, #72]	@ (800ea48 <tanf+0x50>)
 800ea00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ea04:	4293      	cmp	r3, r2
 800ea06:	d807      	bhi.n	800ea18 <tanf+0x20>
 800ea08:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800ea4c <tanf+0x54>
 800ea0c:	2001      	movs	r0, #1
 800ea0e:	b003      	add	sp, #12
 800ea10:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea14:	f000 b81c 	b.w	800ea50 <__kernel_tanf>
 800ea18:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ea1c:	d304      	bcc.n	800ea28 <tanf+0x30>
 800ea1e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ea22:	b003      	add	sp, #12
 800ea24:	f85d fb04 	ldr.w	pc, [sp], #4
 800ea28:	4668      	mov	r0, sp
 800ea2a:	f000 f91f 	bl	800ec6c <__ieee754_rem_pio2f>
 800ea2e:	0040      	lsls	r0, r0, #1
 800ea30:	f000 0002 	and.w	r0, r0, #2
 800ea34:	eddd 0a01 	vldr	s1, [sp, #4]
 800ea38:	ed9d 0a00 	vldr	s0, [sp]
 800ea3c:	f1c0 0001 	rsb	r0, r0, #1
 800ea40:	f000 f806 	bl	800ea50 <__kernel_tanf>
 800ea44:	e7ed      	b.n	800ea22 <tanf+0x2a>
 800ea46:	bf00      	nop
 800ea48:	3f490fda 	.word	0x3f490fda
 800ea4c:	00000000 	.word	0x00000000

0800ea50 <__kernel_tanf>:
 800ea50:	b508      	push	{r3, lr}
 800ea52:	ee10 3a10 	vmov	r3, s0
 800ea56:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ea5a:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 800ea5e:	eef0 7a40 	vmov.f32	s15, s0
 800ea62:	d217      	bcs.n	800ea94 <__kernel_tanf+0x44>
 800ea64:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800ea68:	ee17 1a10 	vmov	r1, s14
 800ea6c:	bb41      	cbnz	r1, 800eac0 <__kernel_tanf+0x70>
 800ea6e:	1c43      	adds	r3, r0, #1
 800ea70:	4313      	orrs	r3, r2
 800ea72:	d108      	bne.n	800ea86 <__kernel_tanf+0x36>
 800ea74:	f000 fa2a 	bl	800eecc <fabsf>
 800ea78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea7c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ea80:	eeb0 0a67 	vmov.f32	s0, s15
 800ea84:	bd08      	pop	{r3, pc}
 800ea86:	2801      	cmp	r0, #1
 800ea88:	d0fa      	beq.n	800ea80 <__kernel_tanf+0x30>
 800ea8a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ea8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ea92:	e7f5      	b.n	800ea80 <__kernel_tanf+0x30>
 800ea94:	494c      	ldr	r1, [pc, #304]	@ (800ebc8 <__kernel_tanf+0x178>)
 800ea96:	428a      	cmp	r2, r1
 800ea98:	d312      	bcc.n	800eac0 <__kernel_tanf+0x70>
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800ebcc <__kernel_tanf+0x17c>
 800eaa0:	bfb8      	it	lt
 800eaa2:	eef1 7a40 	vneglt.f32	s15, s0
 800eaa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eaaa:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800ebd0 <__kernel_tanf+0x180>
 800eaae:	bfb8      	it	lt
 800eab0:	eef1 0a60 	vneglt.f32	s1, s1
 800eab4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800eab8:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800ebd4 <__kernel_tanf+0x184>
 800eabc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eac0:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800eac4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ebd8 <__kernel_tanf+0x188>
 800eac8:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 800ebdc <__kernel_tanf+0x18c>
 800eacc:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 800ebe0 <__kernel_tanf+0x190>
 800ead0:	493d      	ldr	r1, [pc, #244]	@ (800ebc8 <__kernel_tanf+0x178>)
 800ead2:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ead6:	428a      	cmp	r2, r1
 800ead8:	eea7 6a25 	vfma.f32	s12, s14, s11
 800eadc:	eddf 5a41 	vldr	s11, [pc, #260]	@ 800ebe4 <__kernel_tanf+0x194>
 800eae0:	eee6 5a07 	vfma.f32	s11, s12, s14
 800eae4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 800ebe8 <__kernel_tanf+0x198>
 800eae8:	eea5 6a87 	vfma.f32	s12, s11, s14
 800eaec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ebec <__kernel_tanf+0x19c>
 800eaf0:	eee6 5a07 	vfma.f32	s11, s12, s14
 800eaf4:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 800ebf0 <__kernel_tanf+0x1a0>
 800eaf8:	eea5 6a87 	vfma.f32	s12, s11, s14
 800eafc:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800ebf4 <__kernel_tanf+0x1a4>
 800eb00:	eee7 5a05 	vfma.f32	s11, s14, s10
 800eb04:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800ebf8 <__kernel_tanf+0x1a8>
 800eb08:	eea5 5a87 	vfma.f32	s10, s11, s14
 800eb0c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ebfc <__kernel_tanf+0x1ac>
 800eb10:	eee5 5a07 	vfma.f32	s11, s10, s14
 800eb14:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800ec00 <__kernel_tanf+0x1b0>
 800eb18:	eea5 5a87 	vfma.f32	s10, s11, s14
 800eb1c:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800ec04 <__kernel_tanf+0x1b4>
 800eb20:	eee5 5a07 	vfma.f32	s11, s10, s14
 800eb24:	eeb0 7a46 	vmov.f32	s14, s12
 800eb28:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800eb2c:	ee27 5aa6 	vmul.f32	s10, s15, s13
 800eb30:	eeb0 6a60 	vmov.f32	s12, s1
 800eb34:	eea7 6a05 	vfma.f32	s12, s14, s10
 800eb38:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800ec08 <__kernel_tanf+0x1b8>
 800eb3c:	eee6 0a26 	vfma.f32	s1, s12, s13
 800eb40:	eee5 0a07 	vfma.f32	s1, s10, s14
 800eb44:	ee37 6aa0 	vadd.f32	s12, s15, s1
 800eb48:	d31d      	bcc.n	800eb86 <__kernel_tanf+0x136>
 800eb4a:	ee07 0a10 	vmov	s14, r0
 800eb4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800eb52:	ee26 5a06 	vmul.f32	s10, s12, s12
 800eb56:	ee36 6a07 	vadd.f32	s12, s12, s14
 800eb5a:	179b      	asrs	r3, r3, #30
 800eb5c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 800eb60:	f003 0302 	and.w	r3, r3, #2
 800eb64:	f1c3 0301 	rsb	r3, r3, #1
 800eb68:	ee06 3a90 	vmov	s13, r3
 800eb6c:	ee35 6ae0 	vsub.f32	s12, s11, s1
 800eb70:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800eb74:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800eb78:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800eb7c:	eea7 7ac6 	vfms.f32	s14, s15, s12
 800eb80:	ee66 7a87 	vmul.f32	s15, s13, s14
 800eb84:	e77c      	b.n	800ea80 <__kernel_tanf+0x30>
 800eb86:	2801      	cmp	r0, #1
 800eb88:	d01b      	beq.n	800ebc2 <__kernel_tanf+0x172>
 800eb8a:	4b20      	ldr	r3, [pc, #128]	@ (800ec0c <__kernel_tanf+0x1bc>)
 800eb8c:	ee16 2a10 	vmov	r2, s12
 800eb90:	401a      	ands	r2, r3
 800eb92:	ee05 2a90 	vmov	s11, r2
 800eb96:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800eb9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eb9e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800eba2:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800eba6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800ebaa:	ee16 2a90 	vmov	r2, s13
 800ebae:	4013      	ands	r3, r2
 800ebb0:	ee07 3a90 	vmov	s15, r3
 800ebb4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ebb8:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800ebbc:	eee7 7a26 	vfma.f32	s15, s14, s13
 800ebc0:	e75e      	b.n	800ea80 <__kernel_tanf+0x30>
 800ebc2:	eef0 7a46 	vmov.f32	s15, s12
 800ebc6:	e75b      	b.n	800ea80 <__kernel_tanf+0x30>
 800ebc8:	3f2ca140 	.word	0x3f2ca140
 800ebcc:	3f490fda 	.word	0x3f490fda
 800ebd0:	33222168 	.word	0x33222168
 800ebd4:	00000000 	.word	0x00000000
 800ebd8:	b79bae5f 	.word	0xb79bae5f
 800ebdc:	38a3f445 	.word	0x38a3f445
 800ebe0:	37d95384 	.word	0x37d95384
 800ebe4:	3a1a26c8 	.word	0x3a1a26c8
 800ebe8:	3b6b6916 	.word	0x3b6b6916
 800ebec:	3cb327a4 	.word	0x3cb327a4
 800ebf0:	3e088889 	.word	0x3e088889
 800ebf4:	3895c07a 	.word	0x3895c07a
 800ebf8:	398137b9 	.word	0x398137b9
 800ebfc:	3abede48 	.word	0x3abede48
 800ec00:	3c11371f 	.word	0x3c11371f
 800ec04:	3d5d0dd1 	.word	0x3d5d0dd1
 800ec08:	3eaaaaab 	.word	0x3eaaaaab
 800ec0c:	fffff000 	.word	0xfffff000

0800ec10 <lroundf>:
 800ec10:	ee10 1a10 	vmov	r1, s0
 800ec14:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800ec18:	2900      	cmp	r1, #0
 800ec1a:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800ec1e:	bfac      	ite	ge
 800ec20:	2001      	movge	r0, #1
 800ec22:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 800ec26:	2a1e      	cmp	r2, #30
 800ec28:	dc1a      	bgt.n	800ec60 <lroundf+0x50>
 800ec2a:	2a00      	cmp	r2, #0
 800ec2c:	da03      	bge.n	800ec36 <lroundf+0x26>
 800ec2e:	3201      	adds	r2, #1
 800ec30:	bf18      	it	ne
 800ec32:	2000      	movne	r0, #0
 800ec34:	4770      	bx	lr
 800ec36:	2a16      	cmp	r2, #22
 800ec38:	bfd8      	it	le
 800ec3a:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800ec3e:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800ec42:	bfd8      	it	le
 800ec44:	4113      	asrle	r3, r2
 800ec46:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800ec4a:	bfcd      	iteet	gt
 800ec4c:	3b96      	subgt	r3, #150	@ 0x96
 800ec4e:	185b      	addle	r3, r3, r1
 800ec50:	f1c2 0217 	rsble	r2, r2, #23
 800ec54:	fa01 f303 	lslgt.w	r3, r1, r3
 800ec58:	bfd8      	it	le
 800ec5a:	40d3      	lsrle	r3, r2
 800ec5c:	4358      	muls	r0, r3
 800ec5e:	4770      	bx	lr
 800ec60:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ec64:	ee17 0a90 	vmov	r0, s15
 800ec68:	4770      	bx	lr
	...

0800ec6c <__ieee754_rem_pio2f>:
 800ec6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec6e:	ee10 6a10 	vmov	r6, s0
 800ec72:	4b88      	ldr	r3, [pc, #544]	@ (800ee94 <__ieee754_rem_pio2f+0x228>)
 800ec74:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ec78:	429d      	cmp	r5, r3
 800ec7a:	b087      	sub	sp, #28
 800ec7c:	4604      	mov	r4, r0
 800ec7e:	d805      	bhi.n	800ec8c <__ieee754_rem_pio2f+0x20>
 800ec80:	2300      	movs	r3, #0
 800ec82:	ed80 0a00 	vstr	s0, [r0]
 800ec86:	6043      	str	r3, [r0, #4]
 800ec88:	2000      	movs	r0, #0
 800ec8a:	e022      	b.n	800ecd2 <__ieee754_rem_pio2f+0x66>
 800ec8c:	4b82      	ldr	r3, [pc, #520]	@ (800ee98 <__ieee754_rem_pio2f+0x22c>)
 800ec8e:	429d      	cmp	r5, r3
 800ec90:	d83a      	bhi.n	800ed08 <__ieee754_rem_pio2f+0x9c>
 800ec92:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ec96:	2e00      	cmp	r6, #0
 800ec98:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ee9c <__ieee754_rem_pio2f+0x230>
 800ec9c:	4a80      	ldr	r2, [pc, #512]	@ (800eea0 <__ieee754_rem_pio2f+0x234>)
 800ec9e:	f023 030f 	bic.w	r3, r3, #15
 800eca2:	dd18      	ble.n	800ecd6 <__ieee754_rem_pio2f+0x6a>
 800eca4:	4293      	cmp	r3, r2
 800eca6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ecaa:	bf09      	itett	eq
 800ecac:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800eea4 <__ieee754_rem_pio2f+0x238>
 800ecb0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800eea8 <__ieee754_rem_pio2f+0x23c>
 800ecb4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800eeac <__ieee754_rem_pio2f+0x240>
 800ecb8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ecbc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ecc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecc4:	ed80 7a00 	vstr	s14, [r0]
 800ecc8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eccc:	edc0 7a01 	vstr	s15, [r0, #4]
 800ecd0:	2001      	movs	r0, #1
 800ecd2:	b007      	add	sp, #28
 800ecd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ecdc:	bf09      	itett	eq
 800ecde:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800eea4 <__ieee754_rem_pio2f+0x238>
 800ece2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800eea8 <__ieee754_rem_pio2f+0x23c>
 800ece6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800eeac <__ieee754_rem_pio2f+0x240>
 800ecea:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ecee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ecf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecf6:	ed80 7a00 	vstr	s14, [r0]
 800ecfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecfe:	edc0 7a01 	vstr	s15, [r0, #4]
 800ed02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed06:	e7e4      	b.n	800ecd2 <__ieee754_rem_pio2f+0x66>
 800ed08:	4b69      	ldr	r3, [pc, #420]	@ (800eeb0 <__ieee754_rem_pio2f+0x244>)
 800ed0a:	429d      	cmp	r5, r3
 800ed0c:	d873      	bhi.n	800edf6 <__ieee754_rem_pio2f+0x18a>
 800ed0e:	f000 f8dd 	bl	800eecc <fabsf>
 800ed12:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800eeb4 <__ieee754_rem_pio2f+0x248>
 800ed16:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ed1a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ed1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ed22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ed26:	ee17 0a90 	vmov	r0, s15
 800ed2a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ee9c <__ieee754_rem_pio2f+0x230>
 800ed2e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ed32:	281f      	cmp	r0, #31
 800ed34:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800eea8 <__ieee754_rem_pio2f+0x23c>
 800ed38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed3c:	eeb1 6a47 	vneg.f32	s12, s14
 800ed40:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ed44:	ee16 1a90 	vmov	r1, s13
 800ed48:	dc09      	bgt.n	800ed5e <__ieee754_rem_pio2f+0xf2>
 800ed4a:	4a5b      	ldr	r2, [pc, #364]	@ (800eeb8 <__ieee754_rem_pio2f+0x24c>)
 800ed4c:	1e47      	subs	r7, r0, #1
 800ed4e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ed52:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ed56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	d107      	bne.n	800ed6e <__ieee754_rem_pio2f+0x102>
 800ed5e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ed62:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ed66:	2a08      	cmp	r2, #8
 800ed68:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ed6c:	dc14      	bgt.n	800ed98 <__ieee754_rem_pio2f+0x12c>
 800ed6e:	6021      	str	r1, [r4, #0]
 800ed70:	ed94 7a00 	vldr	s14, [r4]
 800ed74:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ed78:	2e00      	cmp	r6, #0
 800ed7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ed7e:	ed84 0a01 	vstr	s0, [r4, #4]
 800ed82:	daa6      	bge.n	800ecd2 <__ieee754_rem_pio2f+0x66>
 800ed84:	eeb1 7a47 	vneg.f32	s14, s14
 800ed88:	eeb1 0a40 	vneg.f32	s0, s0
 800ed8c:	ed84 7a00 	vstr	s14, [r4]
 800ed90:	ed84 0a01 	vstr	s0, [r4, #4]
 800ed94:	4240      	negs	r0, r0
 800ed96:	e79c      	b.n	800ecd2 <__ieee754_rem_pio2f+0x66>
 800ed98:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800eea4 <__ieee754_rem_pio2f+0x238>
 800ed9c:	eef0 6a40 	vmov.f32	s13, s0
 800eda0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800eda4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800eda8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800edac:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800eeac <__ieee754_rem_pio2f+0x240>
 800edb0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800edb4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800edb8:	ee15 2a90 	vmov	r2, s11
 800edbc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800edc0:	1a5b      	subs	r3, r3, r1
 800edc2:	2b19      	cmp	r3, #25
 800edc4:	dc04      	bgt.n	800edd0 <__ieee754_rem_pio2f+0x164>
 800edc6:	edc4 5a00 	vstr	s11, [r4]
 800edca:	eeb0 0a66 	vmov.f32	s0, s13
 800edce:	e7cf      	b.n	800ed70 <__ieee754_rem_pio2f+0x104>
 800edd0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800eebc <__ieee754_rem_pio2f+0x250>
 800edd4:	eeb0 0a66 	vmov.f32	s0, s13
 800edd8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800eddc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ede0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800eec0 <__ieee754_rem_pio2f+0x254>
 800ede4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ede8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800edec:	ee30 7a67 	vsub.f32	s14, s0, s15
 800edf0:	ed84 7a00 	vstr	s14, [r4]
 800edf4:	e7bc      	b.n	800ed70 <__ieee754_rem_pio2f+0x104>
 800edf6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800edfa:	d306      	bcc.n	800ee0a <__ieee754_rem_pio2f+0x19e>
 800edfc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ee00:	edc0 7a01 	vstr	s15, [r0, #4]
 800ee04:	edc0 7a00 	vstr	s15, [r0]
 800ee08:	e73e      	b.n	800ec88 <__ieee754_rem_pio2f+0x1c>
 800ee0a:	15ea      	asrs	r2, r5, #23
 800ee0c:	3a86      	subs	r2, #134	@ 0x86
 800ee0e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ee12:	ee07 3a90 	vmov	s15, r3
 800ee16:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ee1a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800eec4 <__ieee754_rem_pio2f+0x258>
 800ee1e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee26:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ee2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ee2e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ee32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee3a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ee3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ee42:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ee46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee4a:	edcd 7a05 	vstr	s15, [sp, #20]
 800ee4e:	d11e      	bne.n	800ee8e <__ieee754_rem_pio2f+0x222>
 800ee50:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ee54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee58:	bf0c      	ite	eq
 800ee5a:	2301      	moveq	r3, #1
 800ee5c:	2302      	movne	r3, #2
 800ee5e:	491a      	ldr	r1, [pc, #104]	@ (800eec8 <__ieee754_rem_pio2f+0x25c>)
 800ee60:	9101      	str	r1, [sp, #4]
 800ee62:	2102      	movs	r1, #2
 800ee64:	9100      	str	r1, [sp, #0]
 800ee66:	a803      	add	r0, sp, #12
 800ee68:	4621      	mov	r1, r4
 800ee6a:	f000 f837 	bl	800eedc <__kernel_rem_pio2f>
 800ee6e:	2e00      	cmp	r6, #0
 800ee70:	f6bf af2f 	bge.w	800ecd2 <__ieee754_rem_pio2f+0x66>
 800ee74:	edd4 7a00 	vldr	s15, [r4]
 800ee78:	eef1 7a67 	vneg.f32	s15, s15
 800ee7c:	edc4 7a00 	vstr	s15, [r4]
 800ee80:	edd4 7a01 	vldr	s15, [r4, #4]
 800ee84:	eef1 7a67 	vneg.f32	s15, s15
 800ee88:	edc4 7a01 	vstr	s15, [r4, #4]
 800ee8c:	e782      	b.n	800ed94 <__ieee754_rem_pio2f+0x128>
 800ee8e:	2303      	movs	r3, #3
 800ee90:	e7e5      	b.n	800ee5e <__ieee754_rem_pio2f+0x1f2>
 800ee92:	bf00      	nop
 800ee94:	3f490fd8 	.word	0x3f490fd8
 800ee98:	4016cbe3 	.word	0x4016cbe3
 800ee9c:	3fc90f80 	.word	0x3fc90f80
 800eea0:	3fc90fd0 	.word	0x3fc90fd0
 800eea4:	37354400 	.word	0x37354400
 800eea8:	37354443 	.word	0x37354443
 800eeac:	2e85a308 	.word	0x2e85a308
 800eeb0:	43490f80 	.word	0x43490f80
 800eeb4:	3f22f984 	.word	0x3f22f984
 800eeb8:	080104d4 	.word	0x080104d4
 800eebc:	2e85a300 	.word	0x2e85a300
 800eec0:	248d3132 	.word	0x248d3132
 800eec4:	43800000 	.word	0x43800000
 800eec8:	08010554 	.word	0x08010554

0800eecc <fabsf>:
 800eecc:	ee10 3a10 	vmov	r3, s0
 800eed0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eed4:	ee00 3a10 	vmov	s0, r3
 800eed8:	4770      	bx	lr
	...

0800eedc <__kernel_rem_pio2f>:
 800eedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eee0:	ed2d 8b04 	vpush	{d8-d9}
 800eee4:	b0d9      	sub	sp, #356	@ 0x164
 800eee6:	4690      	mov	r8, r2
 800eee8:	9001      	str	r0, [sp, #4]
 800eeea:	4ab6      	ldr	r2, [pc, #728]	@ (800f1c4 <__kernel_rem_pio2f+0x2e8>)
 800eeec:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800eeee:	f118 0f04 	cmn.w	r8, #4
 800eef2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800eef6:	460f      	mov	r7, r1
 800eef8:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800eefc:	db26      	blt.n	800ef4c <__kernel_rem_pio2f+0x70>
 800eefe:	f1b8 0203 	subs.w	r2, r8, #3
 800ef02:	bf48      	it	mi
 800ef04:	f108 0204 	addmi.w	r2, r8, #4
 800ef08:	10d2      	asrs	r2, r2, #3
 800ef0a:	1c55      	adds	r5, r2, #1
 800ef0c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ef0e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800ef12:	00e8      	lsls	r0, r5, #3
 800ef14:	eba2 060b 	sub.w	r6, r2, fp
 800ef18:	9002      	str	r0, [sp, #8]
 800ef1a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800ef1e:	eb0a 0c0b 	add.w	ip, sl, fp
 800ef22:	ac1c      	add	r4, sp, #112	@ 0x70
 800ef24:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800ef28:	2000      	movs	r0, #0
 800ef2a:	4560      	cmp	r0, ip
 800ef2c:	dd10      	ble.n	800ef50 <__kernel_rem_pio2f+0x74>
 800ef2e:	a91c      	add	r1, sp, #112	@ 0x70
 800ef30:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ef34:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ef38:	2600      	movs	r6, #0
 800ef3a:	4556      	cmp	r6, sl
 800ef3c:	dc24      	bgt.n	800ef88 <__kernel_rem_pio2f+0xac>
 800ef3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ef42:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800ef46:	4684      	mov	ip, r0
 800ef48:	2400      	movs	r4, #0
 800ef4a:	e016      	b.n	800ef7a <__kernel_rem_pio2f+0x9e>
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	e7dc      	b.n	800ef0a <__kernel_rem_pio2f+0x2e>
 800ef50:	42c6      	cmn	r6, r0
 800ef52:	bf5d      	ittte	pl
 800ef54:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800ef58:	ee07 1a90 	vmovpl	s15, r1
 800ef5c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ef60:	eef0 7a47 	vmovmi.f32	s15, s14
 800ef64:	ece4 7a01 	vstmia	r4!, {s15}
 800ef68:	3001      	adds	r0, #1
 800ef6a:	e7de      	b.n	800ef2a <__kernel_rem_pio2f+0x4e>
 800ef6c:	ecfe 6a01 	vldmia	lr!, {s13}
 800ef70:	ed3c 7a01 	vldmdb	ip!, {s14}
 800ef74:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ef78:	3401      	adds	r4, #1
 800ef7a:	455c      	cmp	r4, fp
 800ef7c:	ddf6      	ble.n	800ef6c <__kernel_rem_pio2f+0x90>
 800ef7e:	ece9 7a01 	vstmia	r9!, {s15}
 800ef82:	3601      	adds	r6, #1
 800ef84:	3004      	adds	r0, #4
 800ef86:	e7d8      	b.n	800ef3a <__kernel_rem_pio2f+0x5e>
 800ef88:	a908      	add	r1, sp, #32
 800ef8a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef8e:	9104      	str	r1, [sp, #16]
 800ef90:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ef92:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f1d0 <__kernel_rem_pio2f+0x2f4>
 800ef96:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f1cc <__kernel_rem_pio2f+0x2f0>
 800ef9a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ef9e:	9203      	str	r2, [sp, #12]
 800efa0:	4654      	mov	r4, sl
 800efa2:	00a2      	lsls	r2, r4, #2
 800efa4:	9205      	str	r2, [sp, #20]
 800efa6:	aa58      	add	r2, sp, #352	@ 0x160
 800efa8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800efac:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800efb0:	a944      	add	r1, sp, #272	@ 0x110
 800efb2:	aa08      	add	r2, sp, #32
 800efb4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800efb8:	4694      	mov	ip, r2
 800efba:	4626      	mov	r6, r4
 800efbc:	2e00      	cmp	r6, #0
 800efbe:	dc4c      	bgt.n	800f05a <__kernel_rem_pio2f+0x17e>
 800efc0:	4628      	mov	r0, r5
 800efc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800efc6:	f000 fa35 	bl	800f434 <scalbnf>
 800efca:	eeb0 8a40 	vmov.f32	s16, s0
 800efce:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800efd2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800efd6:	f000 f9e9 	bl	800f3ac <floorf>
 800efda:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800efde:	eea0 8a67 	vfms.f32	s16, s0, s15
 800efe2:	2d00      	cmp	r5, #0
 800efe4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800efe8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800efec:	ee17 9a90 	vmov	r9, s15
 800eff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eff4:	ee38 8a67 	vsub.f32	s16, s16, s15
 800eff8:	dd41      	ble.n	800f07e <__kernel_rem_pio2f+0x1a2>
 800effa:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800effe:	a908      	add	r1, sp, #32
 800f000:	f1c5 0e08 	rsb	lr, r5, #8
 800f004:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f008:	fa46 f00e 	asr.w	r0, r6, lr
 800f00c:	4481      	add	r9, r0
 800f00e:	fa00 f00e 	lsl.w	r0, r0, lr
 800f012:	1a36      	subs	r6, r6, r0
 800f014:	f1c5 0007 	rsb	r0, r5, #7
 800f018:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f01c:	4106      	asrs	r6, r0
 800f01e:	2e00      	cmp	r6, #0
 800f020:	dd3c      	ble.n	800f09c <__kernel_rem_pio2f+0x1c0>
 800f022:	f04f 0e00 	mov.w	lr, #0
 800f026:	f109 0901 	add.w	r9, r9, #1
 800f02a:	4670      	mov	r0, lr
 800f02c:	4574      	cmp	r4, lr
 800f02e:	dc68      	bgt.n	800f102 <__kernel_rem_pio2f+0x226>
 800f030:	2d00      	cmp	r5, #0
 800f032:	dd03      	ble.n	800f03c <__kernel_rem_pio2f+0x160>
 800f034:	2d01      	cmp	r5, #1
 800f036:	d074      	beq.n	800f122 <__kernel_rem_pio2f+0x246>
 800f038:	2d02      	cmp	r5, #2
 800f03a:	d07d      	beq.n	800f138 <__kernel_rem_pio2f+0x25c>
 800f03c:	2e02      	cmp	r6, #2
 800f03e:	d12d      	bne.n	800f09c <__kernel_rem_pio2f+0x1c0>
 800f040:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f044:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f048:	b340      	cbz	r0, 800f09c <__kernel_rem_pio2f+0x1c0>
 800f04a:	4628      	mov	r0, r5
 800f04c:	9306      	str	r3, [sp, #24]
 800f04e:	f000 f9f1 	bl	800f434 <scalbnf>
 800f052:	9b06      	ldr	r3, [sp, #24]
 800f054:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f058:	e020      	b.n	800f09c <__kernel_rem_pio2f+0x1c0>
 800f05a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f05e:	3e01      	subs	r6, #1
 800f060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f068:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f06c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f070:	ecac 0a01 	vstmia	ip!, {s0}
 800f074:	ed30 0a01 	vldmdb	r0!, {s0}
 800f078:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f07c:	e79e      	b.n	800efbc <__kernel_rem_pio2f+0xe0>
 800f07e:	d105      	bne.n	800f08c <__kernel_rem_pio2f+0x1b0>
 800f080:	1e60      	subs	r0, r4, #1
 800f082:	a908      	add	r1, sp, #32
 800f084:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f088:	11f6      	asrs	r6, r6, #7
 800f08a:	e7c8      	b.n	800f01e <__kernel_rem_pio2f+0x142>
 800f08c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f090:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f098:	da31      	bge.n	800f0fe <__kernel_rem_pio2f+0x222>
 800f09a:	2600      	movs	r6, #0
 800f09c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f0a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0a4:	f040 8098 	bne.w	800f1d8 <__kernel_rem_pio2f+0x2fc>
 800f0a8:	1e60      	subs	r0, r4, #1
 800f0aa:	2200      	movs	r2, #0
 800f0ac:	4550      	cmp	r0, sl
 800f0ae:	da4b      	bge.n	800f148 <__kernel_rem_pio2f+0x26c>
 800f0b0:	2a00      	cmp	r2, #0
 800f0b2:	d065      	beq.n	800f180 <__kernel_rem_pio2f+0x2a4>
 800f0b4:	3c01      	subs	r4, #1
 800f0b6:	ab08      	add	r3, sp, #32
 800f0b8:	3d08      	subs	r5, #8
 800f0ba:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d0f8      	beq.n	800f0b4 <__kernel_rem_pio2f+0x1d8>
 800f0c2:	4628      	mov	r0, r5
 800f0c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f0c8:	f000 f9b4 	bl	800f434 <scalbnf>
 800f0cc:	1c63      	adds	r3, r4, #1
 800f0ce:	aa44      	add	r2, sp, #272	@ 0x110
 800f0d0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f1d0 <__kernel_rem_pio2f+0x2f4>
 800f0d4:	0099      	lsls	r1, r3, #2
 800f0d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f0da:	4623      	mov	r3, r4
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	f280 80a9 	bge.w	800f234 <__kernel_rem_pio2f+0x358>
 800f0e2:	4623      	mov	r3, r4
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	f2c0 80c7 	blt.w	800f278 <__kernel_rem_pio2f+0x39c>
 800f0ea:	aa44      	add	r2, sp, #272	@ 0x110
 800f0ec:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f0f0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f1c8 <__kernel_rem_pio2f+0x2ec>
 800f0f4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800f0f8:	2000      	movs	r0, #0
 800f0fa:	1ae2      	subs	r2, r4, r3
 800f0fc:	e0b1      	b.n	800f262 <__kernel_rem_pio2f+0x386>
 800f0fe:	2602      	movs	r6, #2
 800f100:	e78f      	b.n	800f022 <__kernel_rem_pio2f+0x146>
 800f102:	f852 1b04 	ldr.w	r1, [r2], #4
 800f106:	b948      	cbnz	r0, 800f11c <__kernel_rem_pio2f+0x240>
 800f108:	b121      	cbz	r1, 800f114 <__kernel_rem_pio2f+0x238>
 800f10a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f10e:	f842 1c04 	str.w	r1, [r2, #-4]
 800f112:	2101      	movs	r1, #1
 800f114:	f10e 0e01 	add.w	lr, lr, #1
 800f118:	4608      	mov	r0, r1
 800f11a:	e787      	b.n	800f02c <__kernel_rem_pio2f+0x150>
 800f11c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f120:	e7f5      	b.n	800f10e <__kernel_rem_pio2f+0x232>
 800f122:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800f126:	aa08      	add	r2, sp, #32
 800f128:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f12c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f130:	a908      	add	r1, sp, #32
 800f132:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f136:	e781      	b.n	800f03c <__kernel_rem_pio2f+0x160>
 800f138:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800f13c:	aa08      	add	r2, sp, #32
 800f13e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f142:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f146:	e7f3      	b.n	800f130 <__kernel_rem_pio2f+0x254>
 800f148:	a908      	add	r1, sp, #32
 800f14a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f14e:	3801      	subs	r0, #1
 800f150:	430a      	orrs	r2, r1
 800f152:	e7ab      	b.n	800f0ac <__kernel_rem_pio2f+0x1d0>
 800f154:	3201      	adds	r2, #1
 800f156:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f15a:	2e00      	cmp	r6, #0
 800f15c:	d0fa      	beq.n	800f154 <__kernel_rem_pio2f+0x278>
 800f15e:	9905      	ldr	r1, [sp, #20]
 800f160:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f164:	eb0d 0001 	add.w	r0, sp, r1
 800f168:	18e6      	adds	r6, r4, r3
 800f16a:	a91c      	add	r1, sp, #112	@ 0x70
 800f16c:	f104 0c01 	add.w	ip, r4, #1
 800f170:	384c      	subs	r0, #76	@ 0x4c
 800f172:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f176:	4422      	add	r2, r4
 800f178:	4562      	cmp	r2, ip
 800f17a:	da04      	bge.n	800f186 <__kernel_rem_pio2f+0x2aa>
 800f17c:	4614      	mov	r4, r2
 800f17e:	e710      	b.n	800efa2 <__kernel_rem_pio2f+0xc6>
 800f180:	9804      	ldr	r0, [sp, #16]
 800f182:	2201      	movs	r2, #1
 800f184:	e7e7      	b.n	800f156 <__kernel_rem_pio2f+0x27a>
 800f186:	9903      	ldr	r1, [sp, #12]
 800f188:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f18c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f190:	9105      	str	r1, [sp, #20]
 800f192:	ee07 1a90 	vmov	s15, r1
 800f196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f19a:	2400      	movs	r4, #0
 800f19c:	ece6 7a01 	vstmia	r6!, {s15}
 800f1a0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800f1a4:	46b1      	mov	r9, r6
 800f1a6:	455c      	cmp	r4, fp
 800f1a8:	dd04      	ble.n	800f1b4 <__kernel_rem_pio2f+0x2d8>
 800f1aa:	ece0 7a01 	vstmia	r0!, {s15}
 800f1ae:	f10c 0c01 	add.w	ip, ip, #1
 800f1b2:	e7e1      	b.n	800f178 <__kernel_rem_pio2f+0x29c>
 800f1b4:	ecfe 6a01 	vldmia	lr!, {s13}
 800f1b8:	ed39 7a01 	vldmdb	r9!, {s14}
 800f1bc:	3401      	adds	r4, #1
 800f1be:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f1c2:	e7f0      	b.n	800f1a6 <__kernel_rem_pio2f+0x2ca>
 800f1c4:	08010898 	.word	0x08010898
 800f1c8:	0801086c 	.word	0x0801086c
 800f1cc:	43800000 	.word	0x43800000
 800f1d0:	3b800000 	.word	0x3b800000
 800f1d4:	00000000 	.word	0x00000000
 800f1d8:	9b02      	ldr	r3, [sp, #8]
 800f1da:	eeb0 0a48 	vmov.f32	s0, s16
 800f1de:	eba3 0008 	sub.w	r0, r3, r8
 800f1e2:	f000 f927 	bl	800f434 <scalbnf>
 800f1e6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f1cc <__kernel_rem_pio2f+0x2f0>
 800f1ea:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f1ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1f2:	db19      	blt.n	800f228 <__kernel_rem_pio2f+0x34c>
 800f1f4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f1d0 <__kernel_rem_pio2f+0x2f4>
 800f1f8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f1fc:	aa08      	add	r2, sp, #32
 800f1fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f202:	3508      	adds	r5, #8
 800f204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f208:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f20c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f210:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f214:	ee10 3a10 	vmov	r3, s0
 800f218:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f21c:	ee17 3a90 	vmov	r3, s15
 800f220:	3401      	adds	r4, #1
 800f222:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f226:	e74c      	b.n	800f0c2 <__kernel_rem_pio2f+0x1e6>
 800f228:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f22c:	aa08      	add	r2, sp, #32
 800f22e:	ee10 3a10 	vmov	r3, s0
 800f232:	e7f6      	b.n	800f222 <__kernel_rem_pio2f+0x346>
 800f234:	a808      	add	r0, sp, #32
 800f236:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f23a:	9001      	str	r0, [sp, #4]
 800f23c:	ee07 0a90 	vmov	s15, r0
 800f240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f244:	3b01      	subs	r3, #1
 800f246:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f24a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f24e:	ed62 7a01 	vstmdb	r2!, {s15}
 800f252:	e743      	b.n	800f0dc <__kernel_rem_pio2f+0x200>
 800f254:	ecfc 6a01 	vldmia	ip!, {s13}
 800f258:	ecb5 7a01 	vldmia	r5!, {s14}
 800f25c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f260:	3001      	adds	r0, #1
 800f262:	4550      	cmp	r0, sl
 800f264:	dc01      	bgt.n	800f26a <__kernel_rem_pio2f+0x38e>
 800f266:	4290      	cmp	r0, r2
 800f268:	ddf4      	ble.n	800f254 <__kernel_rem_pio2f+0x378>
 800f26a:	a858      	add	r0, sp, #352	@ 0x160
 800f26c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f270:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f274:	3b01      	subs	r3, #1
 800f276:	e735      	b.n	800f0e4 <__kernel_rem_pio2f+0x208>
 800f278:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f27a:	2b02      	cmp	r3, #2
 800f27c:	dc09      	bgt.n	800f292 <__kernel_rem_pio2f+0x3b6>
 800f27e:	2b00      	cmp	r3, #0
 800f280:	dc27      	bgt.n	800f2d2 <__kernel_rem_pio2f+0x3f6>
 800f282:	d040      	beq.n	800f306 <__kernel_rem_pio2f+0x42a>
 800f284:	f009 0007 	and.w	r0, r9, #7
 800f288:	b059      	add	sp, #356	@ 0x164
 800f28a:	ecbd 8b04 	vpop	{d8-d9}
 800f28e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f292:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f294:	2b03      	cmp	r3, #3
 800f296:	d1f5      	bne.n	800f284 <__kernel_rem_pio2f+0x3a8>
 800f298:	aa30      	add	r2, sp, #192	@ 0xc0
 800f29a:	1f0b      	subs	r3, r1, #4
 800f29c:	4413      	add	r3, r2
 800f29e:	461a      	mov	r2, r3
 800f2a0:	4620      	mov	r0, r4
 800f2a2:	2800      	cmp	r0, #0
 800f2a4:	dc50      	bgt.n	800f348 <__kernel_rem_pio2f+0x46c>
 800f2a6:	4622      	mov	r2, r4
 800f2a8:	2a01      	cmp	r2, #1
 800f2aa:	dc5d      	bgt.n	800f368 <__kernel_rem_pio2f+0x48c>
 800f2ac:	ab30      	add	r3, sp, #192	@ 0xc0
 800f2ae:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800f2b2:	440b      	add	r3, r1
 800f2b4:	2c01      	cmp	r4, #1
 800f2b6:	dc67      	bgt.n	800f388 <__kernel_rem_pio2f+0x4ac>
 800f2b8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f2bc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f2c0:	2e00      	cmp	r6, #0
 800f2c2:	d167      	bne.n	800f394 <__kernel_rem_pio2f+0x4b8>
 800f2c4:	edc7 6a00 	vstr	s13, [r7]
 800f2c8:	ed87 7a01 	vstr	s14, [r7, #4]
 800f2cc:	edc7 7a02 	vstr	s15, [r7, #8]
 800f2d0:	e7d8      	b.n	800f284 <__kernel_rem_pio2f+0x3a8>
 800f2d2:	ab30      	add	r3, sp, #192	@ 0xc0
 800f2d4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800f2d8:	440b      	add	r3, r1
 800f2da:	4622      	mov	r2, r4
 800f2dc:	2a00      	cmp	r2, #0
 800f2de:	da24      	bge.n	800f32a <__kernel_rem_pio2f+0x44e>
 800f2e0:	b34e      	cbz	r6, 800f336 <__kernel_rem_pio2f+0x45a>
 800f2e2:	eef1 7a47 	vneg.f32	s15, s14
 800f2e6:	edc7 7a00 	vstr	s15, [r7]
 800f2ea:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f2ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f2f2:	aa31      	add	r2, sp, #196	@ 0xc4
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	429c      	cmp	r4, r3
 800f2f8:	da20      	bge.n	800f33c <__kernel_rem_pio2f+0x460>
 800f2fa:	b10e      	cbz	r6, 800f300 <__kernel_rem_pio2f+0x424>
 800f2fc:	eef1 7a67 	vneg.f32	s15, s15
 800f300:	edc7 7a01 	vstr	s15, [r7, #4]
 800f304:	e7be      	b.n	800f284 <__kernel_rem_pio2f+0x3a8>
 800f306:	ab30      	add	r3, sp, #192	@ 0xc0
 800f308:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f1d4 <__kernel_rem_pio2f+0x2f8>
 800f30c:	440b      	add	r3, r1
 800f30e:	2c00      	cmp	r4, #0
 800f310:	da05      	bge.n	800f31e <__kernel_rem_pio2f+0x442>
 800f312:	b10e      	cbz	r6, 800f318 <__kernel_rem_pio2f+0x43c>
 800f314:	eef1 7a67 	vneg.f32	s15, s15
 800f318:	edc7 7a00 	vstr	s15, [r7]
 800f31c:	e7b2      	b.n	800f284 <__kernel_rem_pio2f+0x3a8>
 800f31e:	ed33 7a01 	vldmdb	r3!, {s14}
 800f322:	3c01      	subs	r4, #1
 800f324:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f328:	e7f1      	b.n	800f30e <__kernel_rem_pio2f+0x432>
 800f32a:	ed73 7a01 	vldmdb	r3!, {s15}
 800f32e:	3a01      	subs	r2, #1
 800f330:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f334:	e7d2      	b.n	800f2dc <__kernel_rem_pio2f+0x400>
 800f336:	eef0 7a47 	vmov.f32	s15, s14
 800f33a:	e7d4      	b.n	800f2e6 <__kernel_rem_pio2f+0x40a>
 800f33c:	ecb2 7a01 	vldmia	r2!, {s14}
 800f340:	3301      	adds	r3, #1
 800f342:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f346:	e7d6      	b.n	800f2f6 <__kernel_rem_pio2f+0x41a>
 800f348:	ed72 7a01 	vldmdb	r2!, {s15}
 800f34c:	edd2 6a01 	vldr	s13, [r2, #4]
 800f350:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f354:	3801      	subs	r0, #1
 800f356:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f35a:	ed82 7a00 	vstr	s14, [r2]
 800f35e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f362:	edc2 7a01 	vstr	s15, [r2, #4]
 800f366:	e79c      	b.n	800f2a2 <__kernel_rem_pio2f+0x3c6>
 800f368:	ed73 7a01 	vldmdb	r3!, {s15}
 800f36c:	edd3 6a01 	vldr	s13, [r3, #4]
 800f370:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f374:	3a01      	subs	r2, #1
 800f376:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f37a:	ed83 7a00 	vstr	s14, [r3]
 800f37e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f382:	edc3 7a01 	vstr	s15, [r3, #4]
 800f386:	e78f      	b.n	800f2a8 <__kernel_rem_pio2f+0x3cc>
 800f388:	ed33 7a01 	vldmdb	r3!, {s14}
 800f38c:	3c01      	subs	r4, #1
 800f38e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f392:	e78f      	b.n	800f2b4 <__kernel_rem_pio2f+0x3d8>
 800f394:	eef1 6a66 	vneg.f32	s13, s13
 800f398:	eeb1 7a47 	vneg.f32	s14, s14
 800f39c:	edc7 6a00 	vstr	s13, [r7]
 800f3a0:	ed87 7a01 	vstr	s14, [r7, #4]
 800f3a4:	eef1 7a67 	vneg.f32	s15, s15
 800f3a8:	e790      	b.n	800f2cc <__kernel_rem_pio2f+0x3f0>
 800f3aa:	bf00      	nop

0800f3ac <floorf>:
 800f3ac:	ee10 3a10 	vmov	r3, s0
 800f3b0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f3b4:	3a7f      	subs	r2, #127	@ 0x7f
 800f3b6:	2a16      	cmp	r2, #22
 800f3b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f3bc:	dc2b      	bgt.n	800f416 <floorf+0x6a>
 800f3be:	2a00      	cmp	r2, #0
 800f3c0:	da12      	bge.n	800f3e8 <floorf+0x3c>
 800f3c2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f428 <floorf+0x7c>
 800f3c6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f3ca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3d2:	dd06      	ble.n	800f3e2 <floorf+0x36>
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	da24      	bge.n	800f422 <floorf+0x76>
 800f3d8:	2900      	cmp	r1, #0
 800f3da:	4b14      	ldr	r3, [pc, #80]	@ (800f42c <floorf+0x80>)
 800f3dc:	bf08      	it	eq
 800f3de:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f3e2:	ee00 3a10 	vmov	s0, r3
 800f3e6:	4770      	bx	lr
 800f3e8:	4911      	ldr	r1, [pc, #68]	@ (800f430 <floorf+0x84>)
 800f3ea:	4111      	asrs	r1, r2
 800f3ec:	420b      	tst	r3, r1
 800f3ee:	d0fa      	beq.n	800f3e6 <floorf+0x3a>
 800f3f0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f428 <floorf+0x7c>
 800f3f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f3f8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f3fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f400:	ddef      	ble.n	800f3e2 <floorf+0x36>
 800f402:	2b00      	cmp	r3, #0
 800f404:	bfbe      	ittt	lt
 800f406:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f40a:	fa40 f202 	asrlt.w	r2, r0, r2
 800f40e:	189b      	addlt	r3, r3, r2
 800f410:	ea23 0301 	bic.w	r3, r3, r1
 800f414:	e7e5      	b.n	800f3e2 <floorf+0x36>
 800f416:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f41a:	d3e4      	bcc.n	800f3e6 <floorf+0x3a>
 800f41c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f420:	4770      	bx	lr
 800f422:	2300      	movs	r3, #0
 800f424:	e7dd      	b.n	800f3e2 <floorf+0x36>
 800f426:	bf00      	nop
 800f428:	7149f2ca 	.word	0x7149f2ca
 800f42c:	bf800000 	.word	0xbf800000
 800f430:	007fffff 	.word	0x007fffff

0800f434 <scalbnf>:
 800f434:	ee10 3a10 	vmov	r3, s0
 800f438:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f43c:	d02b      	beq.n	800f496 <scalbnf+0x62>
 800f43e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f442:	d302      	bcc.n	800f44a <scalbnf+0x16>
 800f444:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f448:	4770      	bx	lr
 800f44a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f44e:	d123      	bne.n	800f498 <scalbnf+0x64>
 800f450:	4b24      	ldr	r3, [pc, #144]	@ (800f4e4 <scalbnf+0xb0>)
 800f452:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f4e8 <scalbnf+0xb4>
 800f456:	4298      	cmp	r0, r3
 800f458:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f45c:	db17      	blt.n	800f48e <scalbnf+0x5a>
 800f45e:	ee10 3a10 	vmov	r3, s0
 800f462:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f466:	3a19      	subs	r2, #25
 800f468:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f46c:	4288      	cmp	r0, r1
 800f46e:	dd15      	ble.n	800f49c <scalbnf+0x68>
 800f470:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f4ec <scalbnf+0xb8>
 800f474:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f4f0 <scalbnf+0xbc>
 800f478:	ee10 3a10 	vmov	r3, s0
 800f47c:	eeb0 7a67 	vmov.f32	s14, s15
 800f480:	2b00      	cmp	r3, #0
 800f482:	bfb8      	it	lt
 800f484:	eef0 7a66 	vmovlt.f32	s15, s13
 800f488:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f48c:	4770      	bx	lr
 800f48e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f4f4 <scalbnf+0xc0>
 800f492:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f496:	4770      	bx	lr
 800f498:	0dd2      	lsrs	r2, r2, #23
 800f49a:	e7e5      	b.n	800f468 <scalbnf+0x34>
 800f49c:	4410      	add	r0, r2
 800f49e:	28fe      	cmp	r0, #254	@ 0xfe
 800f4a0:	dce6      	bgt.n	800f470 <scalbnf+0x3c>
 800f4a2:	2800      	cmp	r0, #0
 800f4a4:	dd06      	ble.n	800f4b4 <scalbnf+0x80>
 800f4a6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f4aa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f4ae:	ee00 3a10 	vmov	s0, r3
 800f4b2:	4770      	bx	lr
 800f4b4:	f110 0f16 	cmn.w	r0, #22
 800f4b8:	da09      	bge.n	800f4ce <scalbnf+0x9a>
 800f4ba:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f4f4 <scalbnf+0xc0>
 800f4be:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f4f8 <scalbnf+0xc4>
 800f4c2:	ee10 3a10 	vmov	r3, s0
 800f4c6:	eeb0 7a67 	vmov.f32	s14, s15
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	e7d9      	b.n	800f482 <scalbnf+0x4e>
 800f4ce:	3019      	adds	r0, #25
 800f4d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f4d4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f4d8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f4fc <scalbnf+0xc8>
 800f4dc:	ee07 3a90 	vmov	s15, r3
 800f4e0:	e7d7      	b.n	800f492 <scalbnf+0x5e>
 800f4e2:	bf00      	nop
 800f4e4:	ffff3cb0 	.word	0xffff3cb0
 800f4e8:	4c000000 	.word	0x4c000000
 800f4ec:	7149f2ca 	.word	0x7149f2ca
 800f4f0:	f149f2ca 	.word	0xf149f2ca
 800f4f4:	0da24260 	.word	0x0da24260
 800f4f8:	8da24260 	.word	0x8da24260
 800f4fc:	33000000 	.word	0x33000000

0800f500 <_init>:
 800f500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f502:	bf00      	nop
 800f504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f506:	bc08      	pop	{r3}
 800f508:	469e      	mov	lr, r3
 800f50a:	4770      	bx	lr

0800f50c <_fini>:
 800f50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f50e:	bf00      	nop
 800f510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f512:	bc08      	pop	{r3}
 800f514:	469e      	mov	lr, r3
 800f516:	4770      	bx	lr
