library ieee;
use ieee.std_logic_1164.all;

entity RCA8 is
  port(a, b : in std_logic_vector(7 downto 0);
  cout : out std_logic;
  overflow: out std_logic;
  sum : out std_logic_vector(7 downto 0));
end RCA8;

architecture arch of RCA8 is
signal c: std_logic_vector(8 downto 0); --"internal" carry tracker
component fa is
  port(a, b, cin: in std_logic ;
  cout : out std_logic;
  sum : out std_logic);
end component;

begin
c(0) <= '0';
FA0 : FA port map(a => a(0), b => b(0), cin => c(0), cout => c(1), sum => sum(0));
FA1 : FA port map(a => a(1), b => b(1), cin => c(1), cout => c(2), sum => sum(1));
FA2 : FA port map(a => a(2), b => b(2), cin => c(2), cout => c(3), sum => sum(2));
FA3 : FA port map(a => a(3), b => b(3), cin => c(3), cout => c(4), sum => sum(3));
FA4 : FA port map(a => a(4), b => b(4), cin => c(4), cout => c(5), sum => sum(4));
FA5 : FA port map(a => a(5), b => b(5), cin => c(5), cout => c(6), sum => sum(5));
FA6 : FA port map(a => a(6), b => b(6), cin => c(6), cout => c(7), sum => sum(6));
FA7 : FA port map(a => a(7), b => b(7), cin => c(7), cout => c(8), sum => sum(7));
cout <= c(8);
end arch;