WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2501417 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5001417 heartbeat IPC: 4 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6252056 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6252056 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14271133 heartbeat IPC: 1.079 cumulative IPC: 0.6235 (Simulation time: 00 hr 01 min 30 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 29993443 heartbeat IPC: 0.636 cumulative IPC: 0.6318 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45632781 heartbeat IPC: 0.6394 cumulative IPC: 0.6348 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 61341250 heartbeat IPC: 0.6366 cumulative IPC: 0.6353 (Simulation time: 00 hr 04 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 77066974 heartbeat IPC: 0.6359 cumulative IPC: 0.6355 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 92740245 heartbeat IPC: 0.638 cumulative IPC: 0.6359 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 108374603 heartbeat IPC: 0.6396 cumulative IPC: 0.6365 (Simulation time: 00 hr 07 min 49 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 124103781 heartbeat IPC: 0.6358 cumulative IPC: 0.6364 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 139832246 heartbeat IPC: 0.6358 cumulative IPC: 0.6363 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 155479257 heartbeat IPC: 0.6391 cumulative IPC: 0.6366 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 157119696 cumulative IPC: 0.6365 (Simulation time: 00 hr 11 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 157119696 cumulative IPC: 0.6365 (Simulation time: 00 hr 11 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_23.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6365 instructions: 100000000 cycles: 157119696
CPU 0 Branch Prediction Accuracy: 72.28% MPKI: 49.86 Average ROB Occupancy at Mispredict: 3.652
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.555
BRANCH_INDIRECT: 34.7
BRANCH_CONDITIONAL: 9.46
BRANCH_DIRECT_CALL: 1.68
BRANCH_INDIRECT_CALL: 2.19
BRANCH_RETURN: 1.3

L1D TOTAL        ACCESS:   33740089 HIT:   29597324 MISS:    4142765
L1D LOAD         ACCESS:   20439553 HIT:   17909974 MISS:    2529579
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13285530 HIT:   11687324 MISS:    1598206
L1D TRANSLATION  ACCESS:      15006 HIT:         26 MISS:      14980
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.278 cycles
L1I TOTAL        ACCESS:   12771361 HIT:    5008321 MISS:    7763040
L1I LOAD         ACCESS:   12771361 HIT:    5008321 MISS:    7763040
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.417 cycles
L2C TOTAL        ACCESS:    9966546 HIT:    9514630 MISS:     451916
L2C LOAD         ACCESS:    8302777 HIT:    7886738 MISS:     416039
L2C RFO          ACCESS:     575704 HIT:     559197 MISS:      16507
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1073085 HIT:    1058950 MISS:      14135
L2C TRANSLATION  ACCESS:      14980 HIT:       9745 MISS:       5235
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.15 cycles
LLC TOTAL        ACCESS:     466217 HIT:     464138 MISS:       2079
LLC LOAD         ACCESS:     416039 HIT:     414370 MISS:       1669
LLC RFO          ACCESS:      16507 HIT:      16255 MISS:        252
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28436 HIT:      28432 MISS:          4
LLC TRANSLATION  ACCESS:       5235 HIT:       5081 MISS:        154
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 167.2 cycles
cpu0_DTLB TOTAL        ACCESS:   26863712 HIT:   25675732 MISS:    1187980
cpu0_DTLB LOAD         ACCESS:   26863712 HIT:   25675732 MISS:    1187980
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.534 cycles
cpu0_ITLB TOTAL        ACCESS:   11339369 HIT:    9122474 MISS:    2216895
cpu0_ITLB LOAD         ACCESS:   11339369 HIT:    9122474 MISS:    2216895
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.993 cycles
cpu0_STLB TOTAL        ACCESS:    2047472 HIT:    2032826 MISS:      14646
cpu0_STLB LOAD         ACCESS:    2047472 HIT:    2032826 MISS:      14646
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 27.72 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        911
  ROW_BUFFER_MISS:       1164
 AVG DBUS CONGESTED CYCLE: 3.919
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          8
