ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB226:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "u8g2.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** #define ADC_ARRAY_NUM (1024)
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  50:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** UART_HandleTypeDef huart1;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** u8g2_t u8g2;
  56:Core/Src/main.c **** float speed = 0;
  57:Core/Src/main.c **** uint16_t adcvalue = 0;
  58:Core/Src/main.c **** uint16_t adcarray[ADC_ARRAY_NUM];
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_DMA_Init(void);
  65:Core/Src/main.c **** static void MX_TIM1_Init(void);
  66:Core/Src/main.c **** static void MX_TIM2_Init(void);
  67:Core/Src/main.c **** static void MX_ADC1_Init(void);
  68:Core/Src/main.c **** static void MX_SPI1_Init(void);
  69:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  70:Core/Src/main.c **** static void MX_TIM5_Init(void);
  71:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  72:Core/Src/main.c **** int UART_printf(UART_HandleTypeDef *huart, const char *fmt, ...);
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
  75:Core/Src/main.c ****                                   U8X8_UNUSED uint8_t msg,
  76:Core/Src/main.c ****                                   U8X8_UNUSED uint8_t arg_int,
  77:Core/Src/main.c ****                                   U8X8_UNUSED void *arg_ptr);
  78:Core/Src/main.c **** uint8_t u8x8_byte_4wire_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
  79:Core/Src/main.c **** /* USER CODE END PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  82:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  83:Core/Src/main.c **** // char* num_to_str(int num)
  84:Core/Src/main.c **** // {
  85:Core/Src/main.c **** //   char str[20];
  86:Core/Src/main.c **** //   sprintf(str, "%d", num);
  87:Core/Src/main.c **** //   return str;
  88:Core/Src/main.c **** // }
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 3


  89:Core/Src/main.c **** char* num_to_str(int num) {
  90:Core/Src/main.c ****     // 分配足够的内存来容纳数字的字符串表示
  91:Core/Src/main.c ****     char* str = (char*)malloc(sizeof(char) * 12);
  92:Core/Src/main.c ****     memset(str, 0, sizeof(char) * 12);
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****     // 处理零的情况
  95:Core/Src/main.c ****     if (num == 0) {
  96:Core/Src/main.c ****         str[0] = '0';
  97:Core/Src/main.c ****         str[1] = '\0';
  98:Core/Src/main.c ****         return str;
  99:Core/Src/main.c ****     }
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     // 处理负数的情况
 102:Core/Src/main.c ****     int negative = 0;
 103:Core/Src/main.c ****     if (num < 0) {
 104:Core/Src/main.c ****         negative = 1;
 105:Core/Src/main.c ****         num = -num;
 106:Core/Src/main.c ****     }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     // 反向生成数字字符串
 109:Core/Src/main.c ****     int i = 0;
 110:Core/Src/main.c ****     while (num > 0) {
 111:Core/Src/main.c ****         str[i++] = num % 10 + '0';
 112:Core/Src/main.c ****         num /= 10;
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     // 处理负号并终止字符串
 116:Core/Src/main.c ****     if (negative) {
 117:Core/Src/main.c ****         str[i++] = '-';
 118:Core/Src/main.c ****     }
 119:Core/Src/main.c ****     str[i] = '\0';
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     // 反转字符串以得到正确的顺序
 122:Core/Src/main.c ****     int len = strlen(str);
 123:Core/Src/main.c ****     for (int j = 0; j < len / 2; j++) {
 124:Core/Src/main.c ****         char temp = str[j];
 125:Core/Src/main.c ****         str[j] = str[len - j - 1];
 126:Core/Src/main.c ****         str[len - j - 1] = temp;
 127:Core/Src/main.c ****     }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****     return str;
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** /* USER CODE END 0 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /**
 134:Core/Src/main.c ****  * @brief  The application entry point.
 135:Core/Src/main.c ****  * @retval int
 136:Core/Src/main.c ****  */
 137:Core/Src/main.c **** int main(void)
 138:Core/Src/main.c **** {
 139:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE END 1 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 4


 146:Core/Src/main.c ****   HAL_Init();
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END Init */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Configure the system clock */
 153:Core/Src/main.c ****   SystemClock_Config();
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE END SysInit */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* Initialize all configured peripherals */
 160:Core/Src/main.c ****   MX_GPIO_Init();
 161:Core/Src/main.c ****   MX_DMA_Init();
 162:Core/Src/main.c ****   MX_TIM1_Init();
 163:Core/Src/main.c ****   MX_TIM2_Init();
 164:Core/Src/main.c ****   MX_ADC1_Init();
 165:Core/Src/main.c ****   MX_SPI1_Init();
 166:Core/Src/main.c ****   MX_USART1_UART_Init();
 167:Core/Src/main.c ****   MX_TIM5_Init();
 168:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* USER CODE END 2 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* Infinite loop */
 173:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 174:Core/Src/main.c ****   uint32_t motor_on = 0;
 175:Core/Src/main.c ****   uint32_t motor_forward = 1;
 176:Core/Src/main.c ****   uint32_t motor_pwm_freq = 84;
 177:Core/Src/main.c ****   uint32_t motor_pwm_duty_cycle = 0;
 178:Core/Src/main.c ****   uint32_t beep_freq = 2700;
 179:Core/Src/main.c ****   uint32_t beep_on = 0;
 180:Core/Src/main.c ****   uint32_t key_1_tick = 0;
 181:Core/Src/main.c ****   uint32_t key_2_tick = 0;
 182:Core/Src/main.c ****   uint32_t key_3_tick = 0;
 183:Core/Src/main.c ****   uint32_t key_4_tick = 0;
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   int32_t pre_motor_circle_count = 0;
 186:Core/Src/main.c ****   int32_t speed = 0;
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 189:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 190:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   u8g2_Setup_ssd1306_128x64_noname_2(&u8g2, U8G2_R0, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_de
 193:Core/Src/main.c ****   u8g2_InitDisplay(&u8g2);                                                                         
 194:Core/Src/main.c ****   u8g2_SetPowerSave(&u8g2, 0);                                                                     
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1);
 197:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_2);
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcarray, ADC_ARRAY_NUM);
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   while (1)
 202:Core/Src/main.c ****   {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 5


 203:Core/Src/main.c ****     int32_t encoder_count = __HAL_TIM_GetCounter(&htim5);
 204:Core/Src/main.c ****     int32_t motor_circle_count = encoder_count / (11 * 100);
 205:Core/Src/main.c ****     speed = (motor_circle_count - pre_motor_circle_count) * 60;
 206:Core/Src/main.c ****     if (HAL_GetTick() % 1000 == 1)
 207:Core/Src/main.c ****     {
 208:Core/Src/main.c ****       pre_motor_circle_count = motor_circle_count;
 209:Core/Src/main.c ****     }
 210:Core/Src/main.c ****     // UART_printf(&huart1, "pos = %d, speed = %.1f \r\n", encodercount, speed);
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****     // float f = adcarray[0] * 3300.0f / 4095;
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****     u8g2_FirstPage(&u8g2);
 215:Core/Src/main.c ****     do
 216:Core/Src/main.c ****     {
 217:Core/Src/main.c ****       // u8g2_SetFont(&u8g2, u8g2_font_ncenB14_tr);
 218:Core/Src/main.c ****       // u8g2_SetCursor(0, 15);
 219:Core/Src/main.c ****       // u8g2_Print("Hello World!");
 220:Core/Src/main.c ****       // u8g2_Print(adcarray[0]);
 221:Core/Src/main.c ****       u8g2_SetFont(&u8g2, u8g2_font_ncenB14_tr);
 222:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 24, num_to_str(motor_circle_count));
 223:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 48, num_to_str(pre_motor_circle_count));
 224:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 72, num_to_str(speed));
 225:Core/Src/main.c ****     } while (u8g2_NextPage(&u8g2));
 226:Core/Src/main.c ****     // if (HAL_GetTick() % 1000 < 500)
 227:Core/Src/main.c ****     // {
 228:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 229:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 230:Core/Src/main.c ****     // }
 231:Core/Src/main.c ****     // else
 232:Core/Src/main.c ****     // {
 233:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 234:Core/Src/main.c ****     //   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 235:Core/Src/main.c ****     // }
 236:Core/Src/main.c ****     if (HAL_GPIO_ReadPin(KEY_1_GPIO_Port, KEY_1_Pin) == GPIO_PIN_RESET)
 237:Core/Src/main.c ****     {
 238:Core/Src/main.c ****       if ((HAL_GetTick() - key_1_tick) > 100)
 239:Core/Src/main.c ****       {
 240:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 241:Core/Src/main.c ****         motor_on = motor_on == 1 ? 0 : 1;
 242:Core/Src/main.c ****         motor_forward = 1;
 243:Core/Src/main.c ****         if (motor_on)
 244:Core/Src/main.c ****           motor_pwm_duty_cycle = 100;
 245:Core/Src/main.c ****         else
 246:Core/Src/main.c ****           motor_pwm_duty_cycle = 0;
 247:Core/Src/main.c ****       }
 248:Core/Src/main.c ****       // Record the last detection tick
 249:Core/Src/main.c ****       key_1_tick = HAL_GetTick();
 250:Core/Src/main.c ****     }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****     if (motor_on == 1)
 253:Core/Src/main.c ****     {
 254:Core/Src/main.c ****       if (HAL_GPIO_ReadPin(KEY_2_GPIO_Port, KEY_2_Pin) == GPIO_PIN_RESET)
 255:Core/Src/main.c ****       {
 256:Core/Src/main.c ****         if ((HAL_GetTick() - key_2_tick) > 100)
 257:Core/Src/main.c ****         {
 258:Core/Src/main.c ****           motor_forward = (motor_forward == 0) ? 1 : 0;
 259:Core/Src/main.c ****           if (motor_pwm_duty_cycle != 100)
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 6


 260:Core/Src/main.c ****             motor_pwm_duty_cycle = 100;
 261:Core/Src/main.c ****         }
 262:Core/Src/main.c ****         // Record the last detection tick
 263:Core/Src/main.c ****         key_2_tick = HAL_GetTick();
 264:Core/Src/main.c ****       }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****       if (HAL_GPIO_ReadPin(KEY_3_GPIO_Port, KEY_3_Pin) == GPIO_PIN_RESET)
 267:Core/Src/main.c ****       {
 268:Core/Src/main.c ****         if ((HAL_GetTick() - key_3_tick) > 100)
 269:Core/Src/main.c ****         {
 270:Core/Src/main.c ****           // beep_on = (beep_on == 0) ? 1 : 0;
 271:Core/Src/main.c ****           if (motor_pwm_duty_cycle > 0)
 272:Core/Src/main.c ****             motor_pwm_duty_cycle -= 1;
 273:Core/Src/main.c ****           // Record the last detection tick
 274:Core/Src/main.c ****           key_3_tick = HAL_GetTick();
 275:Core/Src/main.c ****         }
 276:Core/Src/main.c ****       }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****       if (HAL_GPIO_ReadPin(KEY_4_GPIO_Port, KEY_4_Pin) == GPIO_PIN_RESET)
 279:Core/Src/main.c ****       {
 280:Core/Src/main.c ****         if ((HAL_GetTick() - key_4_tick) > 100)
 281:Core/Src/main.c ****         {
 282:Core/Src/main.c ****           if (motor_pwm_duty_cycle < 100)
 283:Core/Src/main.c ****             motor_pwm_duty_cycle += 1;
 284:Core/Src/main.c ****           // Record the last detection tick
 285:Core/Src/main.c ****           key_4_tick = HAL_GetTick();
 286:Core/Src/main.c ****         }
 287:Core/Src/main.c ****       }
 288:Core/Src/main.c ****     }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****     __HAL_TIM_SetAutoreload(&htim1, ((84000000ul / motor_pwm_freq) - 1)); /* 84MHz/motor_pwm_freq i
 291:Core/Src/main.c ****     uint32_t compare1 = __HAL_TIM_GetAutoreload(&htim1);
 292:Core/Src/main.c ****     if (motor_forward)
 293:Core/Src/main.c ****     {
 294:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, (uint32_t)compare1 * (motor_pwm_duty_cycle / 100.
 295:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, (uint32_t)compare1 * 0);
 296:Core/Src/main.c ****     }
 297:Core/Src/main.c ****     else
 298:Core/Src/main.c ****     {
 299:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, (uint32_t)compare1 * (motor_pwm_duty_cycle / 100.
 300:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, (uint32_t)compare1 * 0);
 301:Core/Src/main.c ****     }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****     __HAL_TIM_SetAutoreload(&htim2, ((84000000ul / beep_freq) - 1));
 304:Core/Src/main.c ****     uint32_t compare2 = __HAL_TIM_GetAutoreload(&htim2);
 305:Core/Src/main.c ****     if (beep_on)
 306:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, (uint32_t)compare2 / 2);
 307:Core/Src/main.c ****     else
 308:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, (uint32_t)compare2 * 0);
 309:Core/Src/main.c ****     /* USER CODE END WHILE */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 312:Core/Src/main.c ****   }
 313:Core/Src/main.c ****   /* USER CODE END 3 */
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 7


 317:Core/Src/main.c ****  * @brief System Clock Configuration
 318:Core/Src/main.c ****  * @retval None
 319:Core/Src/main.c ****  */
 320:Core/Src/main.c **** void SystemClock_Config(void)
 321:Core/Src/main.c **** {
 322:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 323:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 326:Core/Src/main.c ****    */
 327:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 328:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 331:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 332:Core/Src/main.c ****    */
 333:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 334:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 335:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 337:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 338:Core/Src/main.c ****   {
 339:Core/Src/main.c ****     Error_Handler();
 340:Core/Src/main.c ****   }
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 343:Core/Src/main.c ****    */
 344:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 345:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 346:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 347:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 348:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c **** }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /**
 357:Core/Src/main.c ****  * @brief ADC1 Initialization Function
 358:Core/Src/main.c ****  * @param None
 359:Core/Src/main.c ****  * @retval None
 360:Core/Src/main.c ****  */
 361:Core/Src/main.c **** static void MX_ADC1_Init(void)
 362:Core/Src/main.c **** {
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 373:Core/Src/main.c **** 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 8


 374:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 375:Core/Src/main.c ****    */
 376:Core/Src/main.c ****   hadc1.Instance = ADC1;
 377:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 378:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 379:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ENABLE;
 380:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 381:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 382:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 383:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 384:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 385:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 386:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 387:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 388:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 389:Core/Src/main.c ****   {
 390:Core/Src/main.c ****     Error_Handler();
 391:Core/Src/main.c ****   }
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 394:Core/Src/main.c ****    */
 395:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_8;
 396:Core/Src/main.c ****   sConfig.Rank = 1;
 397:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 398:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 399:Core/Src/main.c ****   {
 400:Core/Src/main.c ****     Error_Handler();
 401:Core/Src/main.c ****   }
 402:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 405:Core/Src/main.c **** }
 406:Core/Src/main.c **** 
 407:Core/Src/main.c **** /**
 408:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 409:Core/Src/main.c ****  * @param None
 410:Core/Src/main.c ****  * @retval None
 411:Core/Src/main.c ****  */
 412:Core/Src/main.c **** static void MX_SPI1_Init(void)
 413:Core/Src/main.c **** {
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 422:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 423:Core/Src/main.c ****   hspi1.Instance = SPI1;
 424:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 425:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 426:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 427:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 428:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 429:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 430:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 9


 431:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 432:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 433:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 434:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 435:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 436:Core/Src/main.c ****   {
 437:Core/Src/main.c ****     Error_Handler();
 438:Core/Src/main.c ****   }
 439:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 442:Core/Src/main.c **** }
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** /**
 445:Core/Src/main.c ****  * @brief TIM1 Initialization Function
 446:Core/Src/main.c ****  * @param None
 447:Core/Src/main.c ****  * @retval None
 448:Core/Src/main.c ****  */
 449:Core/Src/main.c **** static void MX_TIM1_Init(void)
 450:Core/Src/main.c **** {
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 457:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 458:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 459:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 464:Core/Src/main.c ****   htim1.Instance = TIM1;
 465:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 466:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 467:Core/Src/main.c ****   htim1.Init.Period = 65535;
 468:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 469:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 470:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 471:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 472:Core/Src/main.c ****   {
 473:Core/Src/main.c ****     Error_Handler();
 474:Core/Src/main.c ****   }
 475:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 476:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 477:Core/Src/main.c ****   {
 478:Core/Src/main.c ****     Error_Handler();
 479:Core/Src/main.c ****   }
 480:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 481:Core/Src/main.c ****   {
 482:Core/Src/main.c ****     Error_Handler();
 483:Core/Src/main.c ****   }
 484:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 485:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 486:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 487:Core/Src/main.c ****   {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 10


 488:Core/Src/main.c ****     Error_Handler();
 489:Core/Src/main.c ****   }
 490:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 491:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 492:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 493:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 494:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 495:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 496:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 497:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 498:Core/Src/main.c ****   {
 499:Core/Src/main.c ****     Error_Handler();
 500:Core/Src/main.c ****   }
 501:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 502:Core/Src/main.c ****   {
 503:Core/Src/main.c ****     Error_Handler();
 504:Core/Src/main.c ****   }
 505:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 506:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 507:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 508:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 509:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 510:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 511:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 512:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 513:Core/Src/main.c ****   {
 514:Core/Src/main.c ****     Error_Handler();
 515:Core/Src/main.c ****   }
 516:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 519:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 520:Core/Src/main.c **** }
 521:Core/Src/main.c **** 
 522:Core/Src/main.c **** /**
 523:Core/Src/main.c ****  * @brief TIM2 Initialization Function
 524:Core/Src/main.c ****  * @param None
 525:Core/Src/main.c ****  * @retval None
 526:Core/Src/main.c ****  */
 527:Core/Src/main.c **** static void MX_TIM2_Init(void)
 528:Core/Src/main.c **** {
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 535:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 536:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 541:Core/Src/main.c ****   htim2.Instance = TIM2;
 542:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 543:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 544:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 11


 545:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 546:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 547:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 548:Core/Src/main.c ****   {
 549:Core/Src/main.c ****     Error_Handler();
 550:Core/Src/main.c ****   }
 551:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 552:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 553:Core/Src/main.c ****   {
 554:Core/Src/main.c ****     Error_Handler();
 555:Core/Src/main.c ****   }
 556:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 557:Core/Src/main.c ****   {
 558:Core/Src/main.c ****     Error_Handler();
 559:Core/Src/main.c ****   }
 560:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 561:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 562:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 563:Core/Src/main.c ****   {
 564:Core/Src/main.c ****     Error_Handler();
 565:Core/Src/main.c ****   }
 566:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 567:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 568:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 569:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 570:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 571:Core/Src/main.c ****   {
 572:Core/Src/main.c ****     Error_Handler();
 573:Core/Src/main.c ****   }
 574:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 577:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 578:Core/Src/main.c **** }
 579:Core/Src/main.c **** 
 580:Core/Src/main.c **** /**
 581:Core/Src/main.c ****  * @brief TIM5 Initialization Function
 582:Core/Src/main.c ****  * @param None
 583:Core/Src/main.c ****  * @retval None
 584:Core/Src/main.c ****  */
 585:Core/Src/main.c **** static void MX_TIM5_Init(void)
 586:Core/Src/main.c **** {
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 593:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 598:Core/Src/main.c ****   htim5.Instance = TIM5;
 599:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 600:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 601:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 12


 602:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 603:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 604:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 605:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 606:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 607:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 608:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 609:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 610:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 611:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 612:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 613:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 614:Core/Src/main.c ****   {
 615:Core/Src/main.c ****     Error_Handler();
 616:Core/Src/main.c ****   }
 617:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 618:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 619:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 620:Core/Src/main.c ****   {
 621:Core/Src/main.c ****     Error_Handler();
 622:Core/Src/main.c ****   }
 623:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 626:Core/Src/main.c **** }
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** /**
 629:Core/Src/main.c ****  * @brief USART1 Initialization Function
 630:Core/Src/main.c ****  * @param None
 631:Core/Src/main.c ****  * @retval None
 632:Core/Src/main.c ****  */
 633:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 634:Core/Src/main.c **** {
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 641:Core/Src/main.c **** 
 642:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 643:Core/Src/main.c ****   huart1.Instance = USART1;
 644:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 645:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 646:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 647:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 648:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 649:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 650:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 651:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 652:Core/Src/main.c ****   {
 653:Core/Src/main.c ****     Error_Handler();
 654:Core/Src/main.c ****   }
 655:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 656:Core/Src/main.c **** 
 657:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 658:Core/Src/main.c **** }
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 13


 659:Core/Src/main.c **** 
 660:Core/Src/main.c **** /**
 661:Core/Src/main.c ****  * Enable DMA controller clock
 662:Core/Src/main.c ****  */
 663:Core/Src/main.c **** static void MX_DMA_Init(void)
 664:Core/Src/main.c **** {
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****   /* DMA controller clock enable */
 667:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 668:Core/Src/main.c **** 
 669:Core/Src/main.c ****   /* DMA interrupt init */
 670:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 671:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 672:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 673:Core/Src/main.c **** }
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** /**
 676:Core/Src/main.c ****  * @brief GPIO Initialization Function
 677:Core/Src/main.c ****  * @param None
 678:Core/Src/main.c ****  * @retval None
 679:Core/Src/main.c ****  */
 680:Core/Src/main.c **** static void MX_GPIO_Init(void)
 681:Core/Src/main.c **** {
  28              		.loc 1 681 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
 682:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 682 3 view .LVU1
  44              		.loc 1 682 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
 683:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 684:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 687:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  51              		.loc 1 687 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 687 3 view .LVU4
  54 0010 0194     		str	r4, [sp, #4]
  55              		.loc 1 687 3 view .LVU5
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 14


  56 0012 244B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F00102 		orr	r2, r2, #1
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 687 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F00102 		and	r2, r2, #1
  63 0022 0192     		str	r2, [sp, #4]
  64              		.loc 1 687 3 view .LVU7
  65 0024 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
  67              		.loc 1 687 3 view .LVU8
 688:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  68              		.loc 1 688 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 688 3 view .LVU10
  71 0026 0294     		str	r4, [sp, #8]
  72              		.loc 1 688 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F00202 		orr	r2, r2, #2
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 688 3 view .LVU12
  77 0030 1B6B     		ldr	r3, [r3, #48]
  78 0032 03F00203 		and	r3, r3, #2
  79 0036 0293     		str	r3, [sp, #8]
  80              		.loc 1 688 3 view .LVU13
  81 0038 029B     		ldr	r3, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 688 3 view .LVU14
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 691:Core/Src/main.c ****   HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
  84              		.loc 1 691 3 view .LVU15
  85 003a 1B4E     		ldr	r6, .L3+4
  86 003c 2246     		mov	r2, r4
  87 003e 1021     		movs	r1, #16
  88 0040 3046     		mov	r0, r6
  89 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  90              	.LVL0:
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 694:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, OLED_RST_Pin | OLED_DC_Pin | LED_G_Pin | LED_R_Pin, GPIO_PIN_RESET);
  91              		.loc 1 694 3 view .LVU16
  92 0046 194F     		ldr	r7, .L3+8
  93 0048 2246     		mov	r2, r4
  94 004a 40F20631 		movw	r1, #774
  95 004e 3846     		mov	r0, r7
  96 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
  97              	.LVL1:
 695:Core/Src/main.c **** 
 696:Core/Src/main.c ****   /*Configure GPIO pin : OLED_CS_Pin */
 697:Core/Src/main.c ****   GPIO_InitStruct.Pin = OLED_CS_Pin;
  98              		.loc 1 697 3 view .LVU17
  99              		.loc 1 697 23 is_stmt 0 view .LVU18
 100 0054 1023     		movs	r3, #16
 101 0056 0393     		str	r3, [sp, #12]
 698:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 15


 102              		.loc 1 698 3 is_stmt 1 view .LVU19
 103              		.loc 1 698 24 is_stmt 0 view .LVU20
 104 0058 0125     		movs	r5, #1
 105 005a 0495     		str	r5, [sp, #16]
 699:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 106              		.loc 1 699 3 is_stmt 1 view .LVU21
 107              		.loc 1 699 24 is_stmt 0 view .LVU22
 108 005c 0594     		str	r4, [sp, #20]
 700:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 109              		.loc 1 700 3 is_stmt 1 view .LVU23
 110              		.loc 1 700 25 is_stmt 0 view .LVU24
 111 005e 0694     		str	r4, [sp, #24]
 701:Core/Src/main.c ****   HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 112              		.loc 1 701 3 is_stmt 1 view .LVU25
 113 0060 03A9     		add	r1, sp, #12
 114 0062 3046     		mov	r0, r6
 115 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 116              	.LVL2:
 702:Core/Src/main.c **** 
 703:Core/Src/main.c ****   /*Configure GPIO pins : OLED_RST_Pin OLED_DC_Pin LED_G_Pin LED_R_Pin */
 704:Core/Src/main.c ****   GPIO_InitStruct.Pin = OLED_RST_Pin | OLED_DC_Pin | LED_G_Pin | LED_R_Pin;
 117              		.loc 1 704 3 view .LVU26
 118              		.loc 1 704 23 is_stmt 0 view .LVU27
 119 0068 40F20633 		movw	r3, #774
 120 006c 0393     		str	r3, [sp, #12]
 705:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 705 3 is_stmt 1 view .LVU28
 122              		.loc 1 705 24 is_stmt 0 view .LVU29
 123 006e 0495     		str	r5, [sp, #16]
 706:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 124              		.loc 1 706 3 is_stmt 1 view .LVU30
 125              		.loc 1 706 24 is_stmt 0 view .LVU31
 126 0070 0594     		str	r4, [sp, #20]
 707:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 127              		.loc 1 707 3 is_stmt 1 view .LVU32
 128              		.loc 1 707 25 is_stmt 0 view .LVU33
 129 0072 0694     		str	r4, [sp, #24]
 708:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 130              		.loc 1 708 3 is_stmt 1 view .LVU34
 131 0074 03A9     		add	r1, sp, #12
 132 0076 3846     		mov	r0, r7
 133 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL3:
 709:Core/Src/main.c **** 
 710:Core/Src/main.c ****   /*Configure GPIO pins : KEY_1_Pin KEY_2_Pin */
 711:Core/Src/main.c ****   GPIO_InitStruct.Pin = KEY_1_Pin | KEY_2_Pin;
 135              		.loc 1 711 3 view .LVU35
 136              		.loc 1 711 23 is_stmt 0 view .LVU36
 137 007c 4FF44043 		mov	r3, #49152
 138 0080 0393     		str	r3, [sp, #12]
 712:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 139              		.loc 1 712 3 is_stmt 1 view .LVU37
 140              		.loc 1 712 24 is_stmt 0 view .LVU38
 141 0082 0494     		str	r4, [sp, #16]
 713:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 142              		.loc 1 713 3 is_stmt 1 view .LVU39
 143              		.loc 1 713 24 is_stmt 0 view .LVU40
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 16


 144 0084 0595     		str	r5, [sp, #20]
 714:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 145              		.loc 1 714 3 is_stmt 1 view .LVU41
 146 0086 03A9     		add	r1, sp, #12
 147 0088 3846     		mov	r0, r7
 148 008a FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL4:
 715:Core/Src/main.c **** 
 716:Core/Src/main.c ****   /*Configure GPIO pins : KEY_3_Pin KEY_4_Pin */
 717:Core/Src/main.c ****   GPIO_InitStruct.Pin = KEY_3_Pin | KEY_4_Pin;
 150              		.loc 1 717 3 view .LVU42
 151              		.loc 1 717 23 is_stmt 0 view .LVU43
 152 008e 4FF4C053 		mov	r3, #6144
 153 0092 0393     		str	r3, [sp, #12]
 718:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 154              		.loc 1 718 3 is_stmt 1 view .LVU44
 155              		.loc 1 718 24 is_stmt 0 view .LVU45
 156 0094 0494     		str	r4, [sp, #16]
 719:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 157              		.loc 1 719 3 is_stmt 1 view .LVU46
 158              		.loc 1 719 24 is_stmt 0 view .LVU47
 159 0096 0595     		str	r5, [sp, #20]
 720:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160              		.loc 1 720 3 is_stmt 1 view .LVU48
 161 0098 03A9     		add	r1, sp, #12
 162 009a 3046     		mov	r0, r6
 163 009c FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL5:
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 723:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 724:Core/Src/main.c **** }
 165              		.loc 1 724 1 is_stmt 0 view .LVU49
 166 00a0 09B0     		add	sp, sp, #36
 167              	.LCFI2:
 168              		.cfi_def_cfa_offset 20
 169              		@ sp needed
 170 00a2 F0BD     		pop	{r4, r5, r6, r7, pc}
 171              	.L4:
 172              		.align	2
 173              	.L3:
 174 00a4 00380240 		.word	1073887232
 175 00a8 00000240 		.word	1073872896
 176 00ac 00040240 		.word	1073873920
 177              		.cfi_endproc
 178              	.LFE226:
 180              		.section	.text.MX_DMA_Init,"ax",%progbits
 181              		.align	1
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	MX_DMA_Init:
 187              	.LFB225:
 664:Core/Src/main.c **** 
 188              		.loc 1 664 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 17


 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 00B5     		push	{lr}
 193              	.LCFI3:
 194              		.cfi_def_cfa_offset 4
 195              		.cfi_offset 14, -4
 196 0002 83B0     		sub	sp, sp, #12
 197              	.LCFI4:
 198              		.cfi_def_cfa_offset 16
 667:Core/Src/main.c **** 
 199              		.loc 1 667 3 view .LVU51
 200              	.LBB6:
 667:Core/Src/main.c **** 
 201              		.loc 1 667 3 view .LVU52
 202 0004 0021     		movs	r1, #0
 203 0006 0191     		str	r1, [sp, #4]
 667:Core/Src/main.c **** 
 204              		.loc 1 667 3 view .LVU53
 205 0008 094B     		ldr	r3, .L7
 206 000a 1A6B     		ldr	r2, [r3, #48]
 207 000c 42F48002 		orr	r2, r2, #4194304
 208 0010 1A63     		str	r2, [r3, #48]
 667:Core/Src/main.c **** 
 209              		.loc 1 667 3 view .LVU54
 210 0012 1B6B     		ldr	r3, [r3, #48]
 211 0014 03F48003 		and	r3, r3, #4194304
 212 0018 0193     		str	r3, [sp, #4]
 667:Core/Src/main.c **** 
 213              		.loc 1 667 3 view .LVU55
 214 001a 019B     		ldr	r3, [sp, #4]
 215              	.LBE6:
 667:Core/Src/main.c **** 
 216              		.loc 1 667 3 view .LVU56
 671:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 217              		.loc 1 671 3 view .LVU57
 218 001c 0A46     		mov	r2, r1
 219 001e 3820     		movs	r0, #56
 220 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 221              	.LVL6:
 672:Core/Src/main.c **** }
 222              		.loc 1 672 3 view .LVU58
 223 0024 3820     		movs	r0, #56
 224 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 225              	.LVL7:
 673:Core/Src/main.c **** 
 226              		.loc 1 673 1 is_stmt 0 view .LVU59
 227 002a 03B0     		add	sp, sp, #12
 228              	.LCFI5:
 229              		.cfi_def_cfa_offset 4
 230              		@ sp needed
 231 002c 5DF804FB 		ldr	pc, [sp], #4
 232              	.L8:
 233              		.align	2
 234              	.L7:
 235 0030 00380240 		.word	1073887232
 236              		.cfi_endproc
 237              	.LFE225:
 239              		.section	.text.u8x8_stm32_gpio_and_delay,"ax",%progbits
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 18


 240              		.align	1
 241              		.global	u8x8_stm32_gpio_and_delay
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	u8x8_stm32_gpio_and_delay:
 247              	.LVL8:
 248              	.LFB227:
 725:Core/Src/main.c **** 
 726:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 727:Core/Src/main.c **** uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED ui
 728:Core/Src/main.c **** {
 249              		.loc 1 728 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		.loc 1 728 1 is_stmt 0 view .LVU61
 254 0000 08B5     		push	{r3, lr}
 255              	.LCFI6:
 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 3, -8
 258              		.cfi_offset 14, -4
 729:Core/Src/main.c ****   switch (msg)
 259              		.loc 1 729 3 is_stmt 1 view .LVU62
 260 0002 4A29     		cmp	r1, #74
 261 0004 1AD0     		beq	.L10
 262 0006 0AD8     		bhi	.L11
 263 0008 2829     		cmp	r1, #40
 264 000a 12D0     		beq	.L12
 265 000c 2929     		cmp	r1, #41
 266 000e 04D1     		bne	.L17
 730:Core/Src/main.c ****   {
 731:Core/Src/main.c ****   case U8X8_MSG_GPIO_AND_DELAY_INIT: // called once during init phase of u8g2/u8x8
 732:Core/Src/main.c ****     HAL_Delay(1);                    // init phase of u8x8/u8g2, add a delay of 1 ms
 733:Core/Src/main.c ****     break;                           // can be used to setup pins
 734:Core/Src/main.c ****   case U8X8_MSG_DELAY_MILLI:         // delay arg_int * 1 ms
 735:Core/Src/main.c ****     HAL_Delay(arg_int);
 267              		.loc 1 735 5 view .LVU63
 268 0010 1046     		mov	r0, r2
 269              	.LVL9:
 270              		.loc 1 735 5 is_stmt 0 view .LVU64
 271 0012 FFF7FEFF 		bl	HAL_Delay
 272              	.LVL10:
 736:Core/Src/main.c ****     break;
 273              		.loc 1 736 5 is_stmt 1 view .LVU65
 737:Core/Src/main.c ****   case U8X8_MSG_GPIO_DC: // DC (data/cmd, A0, register select) pin: Output level in arg_int
 738:Core/Src/main.c ****     HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 739:Core/Src/main.c ****     break;
 740:Core/Src/main.c ****   case U8X8_MSG_GPIO_RESET: // Reset pin: Output level in arg_int
 741:Core/Src/main.c ****     HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, arg_int);
 742:Core/Src/main.c ****     break;
 743:Core/Src/main.c ****   default:
 744:Core/Src/main.c ****     return 0; // a message was received which is not implemented, return 0 to indicate an error
 745:Core/Src/main.c ****   }
 746:Core/Src/main.c ****   return 1;
 274              		.loc 1 746 10 is_stmt 0 view .LVU66
 275 0016 0120     		movs	r0, #1
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 19


 736:Core/Src/main.c ****     break;
 276              		.loc 1 736 5 view .LVU67
 277 0018 0AE0     		b	.L14
 278              	.LVL11:
 279              	.L17:
 729:Core/Src/main.c ****   {
 280              		.loc 1 729 3 view .LVU68
 281 001a 0020     		movs	r0, #0
 282              	.LVL12:
 729:Core/Src/main.c ****   {
 283              		.loc 1 729 3 view .LVU69
 284 001c 08E0     		b	.L14
 285              	.LVL13:
 286              	.L11:
 729:Core/Src/main.c ****   {
 287              		.loc 1 729 3 view .LVU70
 288 001e 4B29     		cmp	r1, #75
 289 0020 05D1     		bne	.L18
 741:Core/Src/main.c ****     break;
 290              		.loc 1 741 5 is_stmt 1 view .LVU71
 291 0022 0221     		movs	r1, #2
 292              	.LVL14:
 741:Core/Src/main.c ****     break;
 293              		.loc 1 741 5 is_stmt 0 view .LVU72
 294 0024 0848     		ldr	r0, .L19
 295              	.LVL15:
 741:Core/Src/main.c ****     break;
 296              		.loc 1 741 5 view .LVU73
 297 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 298              	.LVL16:
 742:Core/Src/main.c ****   default:
 299              		.loc 1 742 5 is_stmt 1 view .LVU74
 300              		.loc 1 746 10 is_stmt 0 view .LVU75
 301 002a 0120     		movs	r0, #1
 742:Core/Src/main.c ****   default:
 302              		.loc 1 742 5 view .LVU76
 303 002c 00E0     		b	.L14
 304              	.LVL17:
 305              	.L18:
 729:Core/Src/main.c ****   {
 306              		.loc 1 729 3 view .LVU77
 307 002e 0020     		movs	r0, #0
 308              	.LVL18:
 309              	.L14:
 747:Core/Src/main.c **** }
 310              		.loc 1 747 1 view .LVU78
 311 0030 08BD     		pop	{r3, pc}
 312              	.LVL19:
 313              	.L12:
 732:Core/Src/main.c ****     break;                           // can be used to setup pins
 314              		.loc 1 732 5 is_stmt 1 view .LVU79
 315 0032 0120     		movs	r0, #1
 316              	.LVL20:
 732:Core/Src/main.c ****     break;                           // can be used to setup pins
 317              		.loc 1 732 5 is_stmt 0 view .LVU80
 318 0034 FFF7FEFF 		bl	HAL_Delay
 319              	.LVL21:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 20


 733:Core/Src/main.c ****   case U8X8_MSG_DELAY_MILLI:         // delay arg_int * 1 ms
 320              		.loc 1 733 5 is_stmt 1 view .LVU81
 746:Core/Src/main.c **** }
 321              		.loc 1 746 10 is_stmt 0 view .LVU82
 322 0038 0120     		movs	r0, #1
 733:Core/Src/main.c ****   case U8X8_MSG_DELAY_MILLI:         // delay arg_int * 1 ms
 323              		.loc 1 733 5 view .LVU83
 324 003a F9E7     		b	.L14
 325              	.LVL22:
 326              	.L10:
 738:Core/Src/main.c ****     break;
 327              		.loc 1 738 5 is_stmt 1 view .LVU84
 328 003c 0421     		movs	r1, #4
 329              	.LVL23:
 738:Core/Src/main.c ****     break;
 330              		.loc 1 738 5 is_stmt 0 view .LVU85
 331 003e 0248     		ldr	r0, .L19
 332              	.LVL24:
 738:Core/Src/main.c ****     break;
 333              		.loc 1 738 5 view .LVU86
 334 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 335              	.LVL25:
 739:Core/Src/main.c ****   case U8X8_MSG_GPIO_RESET: // Reset pin: Output level in arg_int
 336              		.loc 1 739 5 is_stmt 1 view .LVU87
 746:Core/Src/main.c **** }
 337              		.loc 1 746 10 is_stmt 0 view .LVU88
 338 0044 0120     		movs	r0, #1
 739:Core/Src/main.c ****   case U8X8_MSG_GPIO_RESET: // Reset pin: Output level in arg_int
 339              		.loc 1 739 5 view .LVU89
 340 0046 F3E7     		b	.L14
 341              	.L20:
 342              		.align	2
 343              	.L19:
 344 0048 00040240 		.word	1073873920
 345              		.cfi_endproc
 346              	.LFE227:
 348              		.section	.text.u8x8_byte_4wire_hw_spi,"ax",%progbits
 349              		.align	1
 350              		.global	u8x8_byte_4wire_hw_spi
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	u8x8_byte_4wire_hw_spi:
 356              	.LVL26:
 357              	.LFB228:
 748:Core/Src/main.c **** 
 749:Core/Src/main.c **** uint8_t u8x8_byte_4wire_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
 750:Core/Src/main.c ****                                void *arg_ptr)
 751:Core/Src/main.c **** {
 358              		.loc 1 751 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		.loc 1 751 1 is_stmt 0 view .LVU91
 363 0000 08B5     		push	{r3, lr}
 364              	.LCFI7:
 365              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 21


 366              		.cfi_offset 3, -8
 367              		.cfi_offset 14, -4
 368 0002 9C46     		mov	ip, r3
 752:Core/Src/main.c ****   switch (msg)
 369              		.loc 1 752 3 is_stmt 1 view .LVU92
 370 0004 A1F11400 		sub	r0, r1, #20
 371              	.LVL27:
 372              		.loc 1 752 3 is_stmt 0 view .LVU93
 373 0008 0C28     		cmp	r0, #12
 374 000a 08D8     		bhi	.L22
 375 000c DFE800F0 		tbb	[pc, r0]
 376              	.LVL28:
 377              	.L24:
 378 0010 25       		.byte	(.L29-.L24)/2
 379 0011 07       		.byte	(.L22-.L24)/2
 380 0012 07       		.byte	(.L22-.L24)/2
 381 0013 09       		.byte	(.L27-.L24)/2
 382 0014 17       		.byte	(.L26-.L24)/2
 383 0015 1E       		.byte	(.L25-.L24)/2
 384 0016 07       		.byte	(.L22-.L24)/2
 385 0017 07       		.byte	(.L22-.L24)/2
 386 0018 07       		.byte	(.L22-.L24)/2
 387 0019 07       		.byte	(.L22-.L24)/2
 388 001a 07       		.byte	(.L22-.L24)/2
 389 001b 07       		.byte	(.L22-.L24)/2
 390 001c 11       		.byte	(.L23-.L24)/2
 391 001d 00       		.p2align 1
 392              	.L22:
 393              		.loc 1 752 3 view .LVU94
 394 001e 0020     		movs	r0, #0
 395              	.LVL29:
 396              	.L28:
 753:Core/Src/main.c ****   {
 754:Core/Src/main.c ****   case U8X8_MSG_BYTE_SEND:
 755:Core/Src/main.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)arg_ptr, arg_int, HAL_MAX_DELAY);
 756:Core/Src/main.c ****     break;
 757:Core/Src/main.c ****   case U8X8_MSG_BYTE_INIT:
 758:Core/Src/main.c ****     break;
 759:Core/Src/main.c ****   case U8X8_MSG_BYTE_SET_DC:
 760:Core/Src/main.c ****     HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 761:Core/Src/main.c ****     break;
 762:Core/Src/main.c ****   case U8X8_MSG_BYTE_START_TRANSFER:
 763:Core/Src/main.c ****     HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 764:Core/Src/main.c ****     break;
 765:Core/Src/main.c ****   case U8X8_MSG_BYTE_END_TRANSFER:
 766:Core/Src/main.c ****     HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 767:Core/Src/main.c ****     break;
 768:Core/Src/main.c ****   default:
 769:Core/Src/main.c ****     return 0;
 770:Core/Src/main.c ****   }
 771:Core/Src/main.c ****   return 1;
 772:Core/Src/main.c **** }
 397              		.loc 1 772 1 view .LVU95
 398 0020 08BD     		pop	{r3, pc}
 399              	.LVL30:
 400              	.L27:
 755:Core/Src/main.c ****     break;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 22


 401              		.loc 1 755 5 is_stmt 1 view .LVU96
 402 0022 4FF0FF33 		mov	r3, #-1
 403 0026 6146     		mov	r1, ip
 404              	.LVL31:
 755:Core/Src/main.c ****     break;
 405              		.loc 1 755 5 is_stmt 0 view .LVU97
 406 0028 0D48     		ldr	r0, .L31
 407 002a FFF7FEFF 		bl	HAL_SPI_Transmit
 408              	.LVL32:
 756:Core/Src/main.c ****   case U8X8_MSG_BYTE_INIT:
 409              		.loc 1 756 5 is_stmt 1 view .LVU98
 771:Core/Src/main.c **** }
 410              		.loc 1 771 10 is_stmt 0 view .LVU99
 411 002e 0120     		movs	r0, #1
 756:Core/Src/main.c ****   case U8X8_MSG_BYTE_INIT:
 412              		.loc 1 756 5 view .LVU100
 413 0030 F6E7     		b	.L28
 414              	.LVL33:
 415              	.L23:
 760:Core/Src/main.c ****     break;
 416              		.loc 1 760 5 is_stmt 1 view .LVU101
 417 0032 0421     		movs	r1, #4
 418              	.LVL34:
 760:Core/Src/main.c ****     break;
 419              		.loc 1 760 5 is_stmt 0 view .LVU102
 420 0034 0B48     		ldr	r0, .L31+4
 421 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 422              	.LVL35:
 761:Core/Src/main.c ****   case U8X8_MSG_BYTE_START_TRANSFER:
 423              		.loc 1 761 5 is_stmt 1 view .LVU103
 771:Core/Src/main.c **** }
 424              		.loc 1 771 10 is_stmt 0 view .LVU104
 425 003a 0120     		movs	r0, #1
 761:Core/Src/main.c ****   case U8X8_MSG_BYTE_START_TRANSFER:
 426              		.loc 1 761 5 view .LVU105
 427 003c F0E7     		b	.L28
 428              	.LVL36:
 429              	.L26:
 763:Core/Src/main.c ****     break;
 430              		.loc 1 763 5 is_stmt 1 view .LVU106
 431 003e 0022     		movs	r2, #0
 432              	.LVL37:
 763:Core/Src/main.c ****     break;
 433              		.loc 1 763 5 is_stmt 0 view .LVU107
 434 0040 1021     		movs	r1, #16
 435              	.LVL38:
 763:Core/Src/main.c ****     break;
 436              		.loc 1 763 5 view .LVU108
 437 0042 0948     		ldr	r0, .L31+8
 438 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 439              	.LVL39:
 764:Core/Src/main.c ****   case U8X8_MSG_BYTE_END_TRANSFER:
 440              		.loc 1 764 5 is_stmt 1 view .LVU109
 771:Core/Src/main.c **** }
 441              		.loc 1 771 10 is_stmt 0 view .LVU110
 442 0048 0120     		movs	r0, #1
 764:Core/Src/main.c ****   case U8X8_MSG_BYTE_END_TRANSFER:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 23


 443              		.loc 1 764 5 view .LVU111
 444 004a E9E7     		b	.L28
 445              	.LVL40:
 446              	.L25:
 766:Core/Src/main.c ****     break;
 447              		.loc 1 766 5 is_stmt 1 view .LVU112
 448 004c 0122     		movs	r2, #1
 449              	.LVL41:
 766:Core/Src/main.c ****     break;
 450              		.loc 1 766 5 is_stmt 0 view .LVU113
 451 004e 1021     		movs	r1, #16
 452              	.LVL42:
 766:Core/Src/main.c ****     break;
 453              		.loc 1 766 5 view .LVU114
 454 0050 0548     		ldr	r0, .L31+8
 455 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 456              	.LVL43:
 767:Core/Src/main.c ****   default:
 457              		.loc 1 767 5 is_stmt 1 view .LVU115
 771:Core/Src/main.c **** }
 458              		.loc 1 771 10 is_stmt 0 view .LVU116
 459 0056 0120     		movs	r0, #1
 767:Core/Src/main.c ****   default:
 460              		.loc 1 767 5 view .LVU117
 461 0058 E2E7     		b	.L28
 462              	.LVL44:
 463              	.L29:
 771:Core/Src/main.c **** }
 464              		.loc 1 771 10 view .LVU118
 465 005a 0120     		movs	r0, #1
 466 005c E0E7     		b	.L28
 467              	.L32:
 468 005e 00BF     		.align	2
 469              	.L31:
 470 0060 00000000 		.word	.LANCHOR0
 471 0064 00040240 		.word	1073873920
 472 0068 00000240 		.word	1073872896
 473              		.cfi_endproc
 474              	.LFE228:
 476              		.section	.text.num_to_str,"ax",%progbits
 477              		.align	1
 478              		.global	num_to_str
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	num_to_str:
 484              	.LVL45:
 485              	.LFB216:
  89:Core/Src/main.c ****     // 分配足够的内存来容纳数字的字符串表示
 486              		.loc 1 89 27 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
  89:Core/Src/main.c ****     // 分配足够的内存来容纳数字的字符串表示
 490              		.loc 1 89 27 is_stmt 0 view .LVU120
 491 0000 38B5     		push	{r3, r4, r5, lr}
 492              	.LCFI8:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 24


 493              		.cfi_def_cfa_offset 16
 494              		.cfi_offset 3, -16
 495              		.cfi_offset 4, -12
 496              		.cfi_offset 5, -8
 497              		.cfi_offset 14, -4
 498 0002 0546     		mov	r5, r0
  91:Core/Src/main.c ****     memset(str, 0, sizeof(char) * 12);
 499              		.loc 1 91 5 is_stmt 1 view .LVU121
  91:Core/Src/main.c ****     memset(str, 0, sizeof(char) * 12);
 500              		.loc 1 91 24 is_stmt 0 view .LVU122
 501 0004 0C20     		movs	r0, #12
 502              	.LVL46:
  91:Core/Src/main.c ****     memset(str, 0, sizeof(char) * 12);
 503              		.loc 1 91 24 view .LVU123
 504 0006 FFF7FEFF 		bl	malloc
 505              	.LVL47:
 506 000a 0446     		mov	r4, r0
 507              	.LVL48:
  92:Core/Src/main.c **** 
 508              		.loc 1 92 5 is_stmt 1 view .LVU124
 509 000c 0023     		movs	r3, #0
 510 000e 0360     		str	r3, [r0]	@ unaligned
 511 0010 4360     		str	r3, [r0, #4]	@ unaligned
 512 0012 8360     		str	r3, [r0, #8]	@ unaligned
  95:Core/Src/main.c ****         str[0] = '0';
 513              		.loc 1 95 5 view .LVU125
  95:Core/Src/main.c ****         str[0] = '0';
 514              		.loc 1 95 8 is_stmt 0 view .LVU126
 515 0014 25B1     		cbz	r5, .L44
 102:Core/Src/main.c ****     if (num < 0) {
 516              		.loc 1 102 5 is_stmt 1 view .LVU127
 517              	.LVL49:
 103:Core/Src/main.c ****         negative = 1;
 518              		.loc 1 103 5 view .LVU128
 103:Core/Src/main.c ****         negative = 1;
 519              		.loc 1 103 8 is_stmt 0 view .LVU129
 520 0016 002D     		cmp	r5, #0
 521 0018 05DB     		blt	.L45
 102:Core/Src/main.c ****     if (num < 0) {
 522              		.loc 1 102 9 view .LVU130
 523 001a 0020     		movs	r0, #0
 524              	.LVL50:
 525              	.L36:
 109:Core/Src/main.c ****     while (num > 0) {
 526              		.loc 1 109 5 is_stmt 1 view .LVU131
 110:Core/Src/main.c ****         str[i++] = num % 10 + '0';
 527              		.loc 1 110 5 view .LVU132
 109:Core/Src/main.c ****     while (num > 0) {
 528              		.loc 1 109 9 is_stmt 0 view .LVU133
 529 001c 0021     		movs	r1, #0
 110:Core/Src/main.c ****         str[i++] = num % 10 + '0';
 530              		.loc 1 110 11 view .LVU134
 531 001e 14E0     		b	.L37
 532              	.LVL51:
 533              	.L44:
  96:Core/Src/main.c ****         str[1] = '\0';
 534              		.loc 1 96 9 is_stmt 1 view .LVU135
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 25


  96:Core/Src/main.c ****         str[1] = '\0';
 535              		.loc 1 96 16 is_stmt 0 view .LVU136
 536 0020 3023     		movs	r3, #48
 537 0022 0370     		strb	r3, [r0]
  97:Core/Src/main.c ****         return str;
 538              		.loc 1 97 9 is_stmt 1 view .LVU137
  98:Core/Src/main.c ****     }
 539              		.loc 1 98 9 view .LVU138
  98:Core/Src/main.c ****     }
 540              		.loc 1 98 16 is_stmt 0 view .LVU139
 541 0024 2AE0     		b	.L33
 542              	.LVL52:
 543              	.L45:
 104:Core/Src/main.c ****         num = -num;
 544              		.loc 1 104 9 is_stmt 1 view .LVU140
 105:Core/Src/main.c ****     }
 545              		.loc 1 105 9 view .LVU141
 105:Core/Src/main.c ****     }
 546              		.loc 1 105 13 is_stmt 0 view .LVU142
 547 0026 6D42     		rsbs	r5, r5, #0
 548              	.LVL53:
 104:Core/Src/main.c ****         num = -num;
 549              		.loc 1 104 18 view .LVU143
 550 0028 0120     		movs	r0, #1
 551              	.LVL54:
 104:Core/Src/main.c ****         num = -num;
 552              		.loc 1 104 18 view .LVU144
 553 002a F7E7     		b	.L36
 554              	.LVL55:
 555              	.L38:
 111:Core/Src/main.c ****         num /= 10;
 556              		.loc 1 111 9 is_stmt 1 view .LVU145
 111:Core/Src/main.c ****         num /= 10;
 557              		.loc 1 111 24 is_stmt 0 view .LVU146
 558 002c 144A     		ldr	r2, .L46
 559 002e 82FB0532 		smull	r3, r2, r2, r5
 560 0032 EB17     		asrs	r3, r5, #31
 561 0034 C3EBA203 		rsb	r3, r3, r2, asr #2
 562 0038 1A46     		mov	r2, r3
 563 003a 03EB8303 		add	r3, r3, r3, lsl #2
 564 003e A5EB4303 		sub	r3, r5, r3, lsl #1
 565              	.LVL56:
 111:Core/Src/main.c ****         num /= 10;
 566              		.loc 1 111 29 view .LVU147
 567 0042 3033     		adds	r3, r3, #48
 111:Core/Src/main.c ****         num /= 10;
 568              		.loc 1 111 18 view .LVU148
 569 0044 6354     		strb	r3, [r4, r1]
 112:Core/Src/main.c ****     }
 570              		.loc 1 112 9 is_stmt 1 view .LVU149
 112:Core/Src/main.c ****     }
 571              		.loc 1 112 13 is_stmt 0 view .LVU150
 572 0046 1546     		mov	r5, r2
 573              	.LVL57:
 111:Core/Src/main.c ****         num /= 10;
 574              		.loc 1 111 14 view .LVU151
 575 0048 0131     		adds	r1, r1, #1
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 26


 576              	.LVL58:
 577              	.L37:
 110:Core/Src/main.c ****         str[i++] = num % 10 + '0';
 578              		.loc 1 110 11 is_stmt 1 view .LVU152
 579 004a 002D     		cmp	r5, #0
 580 004c EEDC     		bgt	.L38
 116:Core/Src/main.c ****         str[i++] = '-';
 581              		.loc 1 116 5 view .LVU153
 116:Core/Src/main.c ****         str[i++] = '-';
 582              		.loc 1 116 8 is_stmt 0 view .LVU154
 583 004e 10B1     		cbz	r0, .L39
 117:Core/Src/main.c ****     }
 584              		.loc 1 117 9 is_stmt 1 view .LVU155
 585              	.LVL59:
 117:Core/Src/main.c ****     }
 586              		.loc 1 117 18 is_stmt 0 view .LVU156
 587 0050 2D23     		movs	r3, #45
 588 0052 6354     		strb	r3, [r4, r1]
 117:Core/Src/main.c ****     }
 589              		.loc 1 117 14 view .LVU157
 590 0054 0131     		adds	r1, r1, #1
 591              	.LVL60:
 592              	.L39:
 119:Core/Src/main.c **** 
 593              		.loc 1 119 5 is_stmt 1 view .LVU158
 119:Core/Src/main.c **** 
 594              		.loc 1 119 12 is_stmt 0 view .LVU159
 595 0056 0025     		movs	r5, #0
 596              	.LVL61:
 119:Core/Src/main.c **** 
 597              		.loc 1 119 12 view .LVU160
 598 0058 6554     		strb	r5, [r4, r1]
 122:Core/Src/main.c ****     for (int j = 0; j < len / 2; j++) {
 599              		.loc 1 122 5 is_stmt 1 view .LVU161
 122:Core/Src/main.c ****     for (int j = 0; j < len / 2; j++) {
 600              		.loc 1 122 15 is_stmt 0 view .LVU162
 601 005a 2046     		mov	r0, r4
 602              	.LVL62:
 122:Core/Src/main.c ****     for (int j = 0; j < len / 2; j++) {
 603              		.loc 1 122 15 view .LVU163
 604 005c FFF7FEFF 		bl	strlen
 605              	.LVL63:
 123:Core/Src/main.c ****         char temp = str[j];
 606              		.loc 1 123 5 is_stmt 1 view .LVU164
 607              	.LBB7:
 123:Core/Src/main.c ****         char temp = str[j];
 608              		.loc 1 123 10 view .LVU165
 123:Core/Src/main.c ****         char temp = str[j];
 609              		.loc 1 123 14 is_stmt 0 view .LVU166
 610 0060 2B46     		mov	r3, r5
 123:Core/Src/main.c ****         char temp = str[j];
 611              		.loc 1 123 5 view .LVU167
 612 0062 06E0     		b	.L40
 613              	.LVL64:
 614              	.L41:
 615              	.LBB8:
 124:Core/Src/main.c ****         str[j] = str[len - j - 1];
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 27


 616              		.loc 1 124 9 is_stmt 1 discriminator 3 view .LVU168
 124:Core/Src/main.c ****         str[j] = str[len - j - 1];
 617              		.loc 1 124 14 is_stmt 0 discriminator 3 view .LVU169
 618 0064 E15C     		ldrb	r1, [r4, r3]	@ zero_extendqisi2
 619              	.LVL65:
 125:Core/Src/main.c ****         str[len - j - 1] = temp;
 620              		.loc 1 125 9 is_stmt 1 discriminator 3 view .LVU170
 125:Core/Src/main.c ****         str[len - j - 1] = temp;
 621              		.loc 1 125 26 is_stmt 0 discriminator 3 view .LVU171
 622 0066 C21A     		subs	r2, r0, r3
 125:Core/Src/main.c ****         str[len - j - 1] = temp;
 623              		.loc 1 125 21 discriminator 3 view .LVU172
 624 0068 013A     		subs	r2, r2, #1
 625 006a A55C     		ldrb	r5, [r4, r2]	@ zero_extendqisi2
 125:Core/Src/main.c ****         str[len - j - 1] = temp;
 626              		.loc 1 125 16 discriminator 3 view .LVU173
 627 006c E554     		strb	r5, [r4, r3]
 126:Core/Src/main.c ****     }
 628              		.loc 1 126 9 is_stmt 1 discriminator 3 view .LVU174
 126:Core/Src/main.c ****     }
 629              		.loc 1 126 26 is_stmt 0 discriminator 3 view .LVU175
 630 006e A154     		strb	r1, [r4, r2]
 631              	.LBE8:
 123:Core/Src/main.c ****         char temp = str[j];
 632              		.loc 1 123 34 is_stmt 1 discriminator 3 view .LVU176
 123:Core/Src/main.c ****         char temp = str[j];
 633              		.loc 1 123 35 is_stmt 0 discriminator 3 view .LVU177
 634 0070 0133     		adds	r3, r3, #1
 635              	.LVL66:
 636              	.L40:
 123:Core/Src/main.c ****         char temp = str[j];
 637              		.loc 1 123 21 is_stmt 1 discriminator 1 view .LVU178
 123:Core/Src/main.c ****         char temp = str[j];
 638              		.loc 1 123 29 is_stmt 0 discriminator 1 view .LVU179
 639 0072 00EBD072 		add	r2, r0, r0, lsr #31
 123:Core/Src/main.c ****         char temp = str[j];
 640              		.loc 1 123 5 discriminator 1 view .LVU180
 641 0076 B3EB620F 		cmp	r3, r2, asr #1
 642 007a F3DB     		blt	.L41
 643              	.LVL67:
 644              	.L33:
 123:Core/Src/main.c ****         char temp = str[j];
 645              		.loc 1 123 5 discriminator 1 view .LVU181
 646              	.LBE7:
 130:Core/Src/main.c **** /* USER CODE END 0 */
 647              		.loc 1 130 1 view .LVU182
 648 007c 2046     		mov	r0, r4
 649 007e 38BD     		pop	{r3, r4, r5, pc}
 650              	.LVL68:
 651              	.L47:
 130:Core/Src/main.c **** /* USER CODE END 0 */
 652              		.loc 1 130 1 view .LVU183
 653              		.align	2
 654              	.L46:
 655 0080 67666666 		.word	1717986919
 656              		.cfi_endproc
 657              	.LFE216:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 28


 659              		.section	.text.UART_printf,"ax",%progbits
 660              		.align	1
 661              		.global	UART_printf
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 666              	UART_printf:
 667              	.LVL69:
 668              	.LFB229:
 773:Core/Src/main.c **** 
 774:Core/Src/main.c **** int UART_printf(UART_HandleTypeDef *huart, const char *fmt, ...)
 775:Core/Src/main.c **** {
 669              		.loc 1 775 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 4, pretend = 12, frame = 136
 672              		@ frame_needed = 0, uses_anonymous_args = 1
 673              		.loc 1 775 1 is_stmt 0 view .LVU185
 674 0000 0EB4     		push	{r1, r2, r3}
 675              	.LCFI9:
 676              		.cfi_def_cfa_offset 12
 677              		.cfi_offset 1, -12
 678              		.cfi_offset 2, -8
 679              		.cfi_offset 3, -4
 680 0002 30B5     		push	{r4, r5, lr}
 681              	.LCFI10:
 682              		.cfi_def_cfa_offset 24
 683              		.cfi_offset 4, -24
 684              		.cfi_offset 5, -20
 685              		.cfi_offset 14, -16
 686 0004 A2B0     		sub	sp, sp, #136
 687              	.LCFI11:
 688              		.cfi_def_cfa_offset 160
 689 0006 0546     		mov	r5, r0
 690 0008 25AB     		add	r3, sp, #148
 691 000a 53F8042B 		ldr	r2, [r3], #4
 776:Core/Src/main.c ****   va_list ap;
 692              		.loc 1 776 3 is_stmt 1 view .LVU186
 777:Core/Src/main.c ****   va_start(ap, fmt);
 693              		.loc 1 777 3 view .LVU187
 694 000e 2193     		str	r3, [sp, #132]
 778:Core/Src/main.c **** 
 779:Core/Src/main.c ****   int length;
 695              		.loc 1 779 3 view .LVU188
 780:Core/Src/main.c ****   char buffer[128];
 696              		.loc 1 780 3 view .LVU189
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   length = vsnprintf(buffer, 128, fmt, ap);
 697              		.loc 1 782 3 view .LVU190
 698              		.loc 1 782 12 is_stmt 0 view .LVU191
 699 0010 8021     		movs	r1, #128
 700 0012 01A8     		add	r0, sp, #4
 701 0014 FFF7FEFF 		bl	vsnprintf
 702              	.LVL70:
 703              		.loc 1 782 12 view .LVU192
 704 0018 0446     		mov	r4, r0
 705              	.LVL71:
 783:Core/Src/main.c **** 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 29


 784:Core/Src/main.c ****   HAL_UART_Transmit(huart, (uint8_t *)buffer, length, HAL_MAX_DELAY);
 706              		.loc 1 784 3 is_stmt 1 view .LVU193
 707 001a 4FF0FF33 		mov	r3, #-1
 708 001e 82B2     		uxth	r2, r0
 709 0020 01A9     		add	r1, sp, #4
 710 0022 2846     		mov	r0, r5
 711              	.LVL72:
 712              		.loc 1 784 3 is_stmt 0 view .LVU194
 713 0024 FFF7FEFF 		bl	HAL_UART_Transmit
 714              	.LVL73:
 785:Core/Src/main.c **** 
 786:Core/Src/main.c ****   va_end(ap);
 715              		.loc 1 786 3 is_stmt 1 view .LVU195
 787:Core/Src/main.c ****   return length;
 716              		.loc 1 787 3 view .LVU196
 788:Core/Src/main.c **** }
 717              		.loc 1 788 1 is_stmt 0 view .LVU197
 718 0028 2046     		mov	r0, r4
 719 002a 22B0     		add	sp, sp, #136
 720              	.LCFI12:
 721              		.cfi_def_cfa_offset 24
 722              		@ sp needed
 723 002c BDE83040 		pop	{r4, r5, lr}
 724              	.LCFI13:
 725              		.cfi_restore 14
 726              		.cfi_restore 5
 727              		.cfi_restore 4
 728              		.cfi_def_cfa_offset 12
 729              	.LVL74:
 730              		.loc 1 788 1 view .LVU198
 731 0030 03B0     		add	sp, sp, #12
 732              	.LCFI14:
 733              		.cfi_restore 3
 734              		.cfi_restore 2
 735              		.cfi_restore 1
 736              		.cfi_def_cfa_offset 0
 737 0032 7047     		bx	lr
 738              		.cfi_endproc
 739              	.LFE229:
 741              		.section	.text.Error_Handler,"ax",%progbits
 742              		.align	1
 743              		.global	Error_Handler
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	Error_Handler:
 749              	.LFB230:
 789:Core/Src/main.c **** /* USER CODE END 4 */
 790:Core/Src/main.c **** 
 791:Core/Src/main.c **** /**
 792:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 793:Core/Src/main.c ****  * @retval None
 794:Core/Src/main.c ****  */
 795:Core/Src/main.c **** void Error_Handler(void)
 796:Core/Src/main.c **** {
 750              		.loc 1 796 1 is_stmt 1 view -0
 751              		.cfi_startproc
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 30


 752              		@ Volatile: function does not return.
 753              		@ args = 0, pretend = 0, frame = 0
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 797:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 798:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 799:Core/Src/main.c ****   __disable_irq();
 756              		.loc 1 799 3 view .LVU200
 757              	.LBB9:
 758              	.LBI9:
 759              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 31


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 32


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 760              		.loc 2 140 27 view .LVU201
 761              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 762              		.loc 2 142 3 view .LVU202
 763              		.syntax unified
 764              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 765 0000 72B6     		cpsid i
 766              	@ 0 "" 2
 767              		.thumb
 768              		.syntax unified
 769              	.L51:
 770              	.LBE10:
 771              	.LBE9:
 800:Core/Src/main.c ****   while (1)
 772              		.loc 1 800 3 discriminator 1 view .LVU203
 801:Core/Src/main.c ****   {
 802:Core/Src/main.c ****   }
 773              		.loc 1 802 3 discriminator 1 view .LVU204
 800:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 33


 774              		.loc 1 800 9 discriminator 1 view .LVU205
 775 0002 FEE7     		b	.L51
 776              		.cfi_endproc
 777              	.LFE230:
 779              		.section	.text.MX_TIM1_Init,"ax",%progbits
 780              		.align	1
 781              		.syntax unified
 782              		.thumb
 783              		.thumb_func
 785              	MX_TIM1_Init:
 786              	.LFB221:
 450:Core/Src/main.c **** 
 787              		.loc 1 450 1 view -0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 88
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791 0000 10B5     		push	{r4, lr}
 792              	.LCFI15:
 793              		.cfi_def_cfa_offset 8
 794              		.cfi_offset 4, -8
 795              		.cfi_offset 14, -4
 796 0002 96B0     		sub	sp, sp, #88
 797              	.LCFI16:
 798              		.cfi_def_cfa_offset 96
 456:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 799              		.loc 1 456 3 view .LVU207
 456:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 800              		.loc 1 456 26 is_stmt 0 view .LVU208
 801 0004 0024     		movs	r4, #0
 802 0006 1294     		str	r4, [sp, #72]
 803 0008 1394     		str	r4, [sp, #76]
 804 000a 1494     		str	r4, [sp, #80]
 805 000c 1594     		str	r4, [sp, #84]
 457:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 806              		.loc 1 457 3 is_stmt 1 view .LVU209
 457:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 807              		.loc 1 457 27 is_stmt 0 view .LVU210
 808 000e 1094     		str	r4, [sp, #64]
 809 0010 1194     		str	r4, [sp, #68]
 458:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 810              		.loc 1 458 3 is_stmt 1 view .LVU211
 458:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 811              		.loc 1 458 22 is_stmt 0 view .LVU212
 812 0012 0994     		str	r4, [sp, #36]
 813 0014 0A94     		str	r4, [sp, #40]
 814 0016 0B94     		str	r4, [sp, #44]
 815 0018 0C94     		str	r4, [sp, #48]
 816 001a 0D94     		str	r4, [sp, #52]
 817 001c 0E94     		str	r4, [sp, #56]
 818 001e 0F94     		str	r4, [sp, #60]
 459:Core/Src/main.c **** 
 819              		.loc 1 459 3 is_stmt 1 view .LVU213
 459:Core/Src/main.c **** 
 820              		.loc 1 459 34 is_stmt 0 view .LVU214
 821 0020 2022     		movs	r2, #32
 822 0022 2146     		mov	r1, r4
 823 0024 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 34


 824 0026 FFF7FEFF 		bl	memset
 825              	.LVL75:
 464:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 826              		.loc 1 464 3 is_stmt 1 view .LVU215
 464:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 827              		.loc 1 464 18 is_stmt 0 view .LVU216
 828 002a 2E48     		ldr	r0, .L68
 829 002c 2E4B     		ldr	r3, .L68+4
 830 002e 0360     		str	r3, [r0]
 465:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 831              		.loc 1 465 3 is_stmt 1 view .LVU217
 465:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 832              		.loc 1 465 24 is_stmt 0 view .LVU218
 833 0030 4460     		str	r4, [r0, #4]
 466:Core/Src/main.c ****   htim1.Init.Period = 65535;
 834              		.loc 1 466 3 is_stmt 1 view .LVU219
 466:Core/Src/main.c ****   htim1.Init.Period = 65535;
 835              		.loc 1 466 26 is_stmt 0 view .LVU220
 836 0032 8460     		str	r4, [r0, #8]
 467:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 837              		.loc 1 467 3 is_stmt 1 view .LVU221
 467:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 838              		.loc 1 467 21 is_stmt 0 view .LVU222
 839 0034 4FF6FF73 		movw	r3, #65535
 840 0038 C360     		str	r3, [r0, #12]
 468:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 841              		.loc 1 468 3 is_stmt 1 view .LVU223
 468:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 842              		.loc 1 468 28 is_stmt 0 view .LVU224
 843 003a 0461     		str	r4, [r0, #16]
 469:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 844              		.loc 1 469 3 is_stmt 1 view .LVU225
 469:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 845              		.loc 1 469 32 is_stmt 0 view .LVU226
 846 003c 4461     		str	r4, [r0, #20]
 470:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 847              		.loc 1 470 3 is_stmt 1 view .LVU227
 470:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 848              		.loc 1 470 32 is_stmt 0 view .LVU228
 849 003e 8461     		str	r4, [r0, #24]
 471:Core/Src/main.c ****   {
 850              		.loc 1 471 3 is_stmt 1 view .LVU229
 471:Core/Src/main.c ****   {
 851              		.loc 1 471 7 is_stmt 0 view .LVU230
 852 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 853              	.LVL76:
 471:Core/Src/main.c ****   {
 854              		.loc 1 471 6 view .LVU231
 855 0044 0028     		cmp	r0, #0
 856 0046 3FD1     		bne	.L61
 475:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 857              		.loc 1 475 3 is_stmt 1 view .LVU232
 475:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 858              		.loc 1 475 34 is_stmt 0 view .LVU233
 859 0048 4FF48053 		mov	r3, #4096
 860 004c 1293     		str	r3, [sp, #72]
 476:Core/Src/main.c ****   {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 35


 861              		.loc 1 476 3 is_stmt 1 view .LVU234
 476:Core/Src/main.c ****   {
 862              		.loc 1 476 7 is_stmt 0 view .LVU235
 863 004e 12A9     		add	r1, sp, #72
 864 0050 2448     		ldr	r0, .L68
 865 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 866              	.LVL77:
 476:Core/Src/main.c ****   {
 867              		.loc 1 476 6 view .LVU236
 868 0056 0028     		cmp	r0, #0
 869 0058 38D1     		bne	.L62
 480:Core/Src/main.c ****   {
 870              		.loc 1 480 3 is_stmt 1 view .LVU237
 480:Core/Src/main.c ****   {
 871              		.loc 1 480 7 is_stmt 0 view .LVU238
 872 005a 2248     		ldr	r0, .L68
 873 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 874              	.LVL78:
 480:Core/Src/main.c ****   {
 875              		.loc 1 480 6 view .LVU239
 876 0060 0028     		cmp	r0, #0
 877 0062 35D1     		bne	.L63
 484:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 878              		.loc 1 484 3 is_stmt 1 view .LVU240
 484:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 879              		.loc 1 484 37 is_stmt 0 view .LVU241
 880 0064 0023     		movs	r3, #0
 881 0066 1093     		str	r3, [sp, #64]
 485:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 882              		.loc 1 485 3 is_stmt 1 view .LVU242
 485:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 883              		.loc 1 485 33 is_stmt 0 view .LVU243
 884 0068 1193     		str	r3, [sp, #68]
 486:Core/Src/main.c ****   {
 885              		.loc 1 486 3 is_stmt 1 view .LVU244
 486:Core/Src/main.c ****   {
 886              		.loc 1 486 7 is_stmt 0 view .LVU245
 887 006a 10A9     		add	r1, sp, #64
 888 006c 1D48     		ldr	r0, .L68
 889 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 890              	.LVL79:
 486:Core/Src/main.c ****   {
 891              		.loc 1 486 6 view .LVU246
 892 0072 0028     		cmp	r0, #0
 893 0074 2ED1     		bne	.L64
 490:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 894              		.loc 1 490 3 is_stmt 1 view .LVU247
 490:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 895              		.loc 1 490 20 is_stmt 0 view .LVU248
 896 0076 6023     		movs	r3, #96
 897 0078 0993     		str	r3, [sp, #36]
 491:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 898              		.loc 1 491 3 is_stmt 1 view .LVU249
 491:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 899              		.loc 1 491 19 is_stmt 0 view .LVU250
 900 007a 0023     		movs	r3, #0
 901 007c 0A93     		str	r3, [sp, #40]
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 36


 492:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 902              		.loc 1 492 3 is_stmt 1 view .LVU251
 492:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 903              		.loc 1 492 24 is_stmt 0 view .LVU252
 904 007e 0B93     		str	r3, [sp, #44]
 493:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 905              		.loc 1 493 3 is_stmt 1 view .LVU253
 493:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 906              		.loc 1 493 25 is_stmt 0 view .LVU254
 907 0080 0C93     		str	r3, [sp, #48]
 494:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 908              		.loc 1 494 3 is_stmt 1 view .LVU255
 494:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 909              		.loc 1 494 24 is_stmt 0 view .LVU256
 910 0082 0D93     		str	r3, [sp, #52]
 495:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 911              		.loc 1 495 3 is_stmt 1 view .LVU257
 495:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 912              		.loc 1 495 25 is_stmt 0 view .LVU258
 913 0084 0E93     		str	r3, [sp, #56]
 496:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 914              		.loc 1 496 3 is_stmt 1 view .LVU259
 496:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 915              		.loc 1 496 26 is_stmt 0 view .LVU260
 916 0086 0F93     		str	r3, [sp, #60]
 497:Core/Src/main.c ****   {
 917              		.loc 1 497 3 is_stmt 1 view .LVU261
 497:Core/Src/main.c ****   {
 918              		.loc 1 497 7 is_stmt 0 view .LVU262
 919 0088 0422     		movs	r2, #4
 920 008a 09A9     		add	r1, sp, #36
 921 008c 1548     		ldr	r0, .L68
 922 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 923              	.LVL80:
 497:Core/Src/main.c ****   {
 924              		.loc 1 497 6 view .LVU263
 925 0092 08BB     		cbnz	r0, .L65
 501:Core/Src/main.c ****   {
 926              		.loc 1 501 3 is_stmt 1 view .LVU264
 501:Core/Src/main.c ****   {
 927              		.loc 1 501 7 is_stmt 0 view .LVU265
 928 0094 0822     		movs	r2, #8
 929 0096 09A9     		add	r1, sp, #36
 930 0098 1248     		ldr	r0, .L68
 931 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 932              	.LVL81:
 501:Core/Src/main.c ****   {
 933              		.loc 1 501 6 view .LVU266
 934 009e E8B9     		cbnz	r0, .L66
 505:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 935              		.loc 1 505 3 is_stmt 1 view .LVU267
 505:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 936              		.loc 1 505 40 is_stmt 0 view .LVU268
 937 00a0 0023     		movs	r3, #0
 938 00a2 0193     		str	r3, [sp, #4]
 506:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 939              		.loc 1 506 3 is_stmt 1 view .LVU269
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 37


 506:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 940              		.loc 1 506 41 is_stmt 0 view .LVU270
 941 00a4 0293     		str	r3, [sp, #8]
 507:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 942              		.loc 1 507 3 is_stmt 1 view .LVU271
 507:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 943              		.loc 1 507 34 is_stmt 0 view .LVU272
 944 00a6 0393     		str	r3, [sp, #12]
 508:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 945              		.loc 1 508 3 is_stmt 1 view .LVU273
 508:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 946              		.loc 1 508 33 is_stmt 0 view .LVU274
 947 00a8 0493     		str	r3, [sp, #16]
 509:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 948              		.loc 1 509 3 is_stmt 1 view .LVU275
 509:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 949              		.loc 1 509 35 is_stmt 0 view .LVU276
 950 00aa 0593     		str	r3, [sp, #20]
 510:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 951              		.loc 1 510 3 is_stmt 1 view .LVU277
 510:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 952              		.loc 1 510 38 is_stmt 0 view .LVU278
 953 00ac 4FF40052 		mov	r2, #8192
 954 00b0 0692     		str	r2, [sp, #24]
 511:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 955              		.loc 1 511 3 is_stmt 1 view .LVU279
 511:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 956              		.loc 1 511 40 is_stmt 0 view .LVU280
 957 00b2 0893     		str	r3, [sp, #32]
 512:Core/Src/main.c ****   {
 958              		.loc 1 512 3 is_stmt 1 view .LVU281
 512:Core/Src/main.c ****   {
 959              		.loc 1 512 7 is_stmt 0 view .LVU282
 960 00b4 01A9     		add	r1, sp, #4
 961 00b6 0B48     		ldr	r0, .L68
 962 00b8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 963              	.LVL82:
 512:Core/Src/main.c ****   {
 964              		.loc 1 512 6 view .LVU283
 965 00bc 80B9     		cbnz	r0, .L67
 519:Core/Src/main.c **** }
 966              		.loc 1 519 3 is_stmt 1 view .LVU284
 967 00be 0948     		ldr	r0, .L68
 968 00c0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 969              	.LVL83:
 520:Core/Src/main.c **** 
 970              		.loc 1 520 1 is_stmt 0 view .LVU285
 971 00c4 16B0     		add	sp, sp, #88
 972              	.LCFI17:
 973              		.cfi_remember_state
 974              		.cfi_def_cfa_offset 8
 975              		@ sp needed
 976 00c6 10BD     		pop	{r4, pc}
 977              	.L61:
 978              	.LCFI18:
 979              		.cfi_restore_state
 473:Core/Src/main.c ****   }
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 38


 980              		.loc 1 473 5 is_stmt 1 view .LVU286
 981 00c8 FFF7FEFF 		bl	Error_Handler
 982              	.LVL84:
 983              	.L62:
 478:Core/Src/main.c ****   }
 984              		.loc 1 478 5 view .LVU287
 985 00cc FFF7FEFF 		bl	Error_Handler
 986              	.LVL85:
 987              	.L63:
 482:Core/Src/main.c ****   }
 988              		.loc 1 482 5 view .LVU288
 989 00d0 FFF7FEFF 		bl	Error_Handler
 990              	.LVL86:
 991              	.L64:
 488:Core/Src/main.c ****   }
 992              		.loc 1 488 5 view .LVU289
 993 00d4 FFF7FEFF 		bl	Error_Handler
 994              	.LVL87:
 995              	.L65:
 499:Core/Src/main.c ****   }
 996              		.loc 1 499 5 view .LVU290
 997 00d8 FFF7FEFF 		bl	Error_Handler
 998              	.LVL88:
 999              	.L66:
 503:Core/Src/main.c ****   }
 1000              		.loc 1 503 5 view .LVU291
 1001 00dc FFF7FEFF 		bl	Error_Handler
 1002              	.LVL89:
 1003              	.L67:
 514:Core/Src/main.c ****   }
 1004              		.loc 1 514 5 view .LVU292
 1005 00e0 FFF7FEFF 		bl	Error_Handler
 1006              	.LVL90:
 1007              	.L69:
 1008              		.align	2
 1009              	.L68:
 1010 00e4 00000000 		.word	.LANCHOR1
 1011 00e8 00000140 		.word	1073807360
 1012              		.cfi_endproc
 1013              	.LFE221:
 1015              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1016              		.align	1
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1021              	MX_TIM2_Init:
 1022              	.LFB222:
 528:Core/Src/main.c **** 
 1023              		.loc 1 528 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 56
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027 0000 00B5     		push	{lr}
 1028              	.LCFI19:
 1029              		.cfi_def_cfa_offset 4
 1030              		.cfi_offset 14, -4
 1031 0002 8FB0     		sub	sp, sp, #60
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 39


 1032              	.LCFI20:
 1033              		.cfi_def_cfa_offset 64
 534:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1034              		.loc 1 534 3 view .LVU294
 534:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1035              		.loc 1 534 26 is_stmt 0 view .LVU295
 1036 0004 0023     		movs	r3, #0
 1037 0006 0A93     		str	r3, [sp, #40]
 1038 0008 0B93     		str	r3, [sp, #44]
 1039 000a 0C93     		str	r3, [sp, #48]
 1040 000c 0D93     		str	r3, [sp, #52]
 535:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1041              		.loc 1 535 3 is_stmt 1 view .LVU296
 535:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1042              		.loc 1 535 27 is_stmt 0 view .LVU297
 1043 000e 0893     		str	r3, [sp, #32]
 1044 0010 0993     		str	r3, [sp, #36]
 536:Core/Src/main.c **** 
 1045              		.loc 1 536 3 is_stmt 1 view .LVU298
 536:Core/Src/main.c **** 
 1046              		.loc 1 536 22 is_stmt 0 view .LVU299
 1047 0012 0193     		str	r3, [sp, #4]
 1048 0014 0293     		str	r3, [sp, #8]
 1049 0016 0393     		str	r3, [sp, #12]
 1050 0018 0493     		str	r3, [sp, #16]
 1051 001a 0593     		str	r3, [sp, #20]
 1052 001c 0693     		str	r3, [sp, #24]
 1053 001e 0793     		str	r3, [sp, #28]
 541:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1054              		.loc 1 541 3 is_stmt 1 view .LVU300
 541:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1055              		.loc 1 541 18 is_stmt 0 view .LVU301
 1056 0020 1E48     		ldr	r0, .L82
 1057 0022 4FF08042 		mov	r2, #1073741824
 1058 0026 0260     		str	r2, [r0]
 542:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1059              		.loc 1 542 3 is_stmt 1 view .LVU302
 542:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1060              		.loc 1 542 24 is_stmt 0 view .LVU303
 1061 0028 4360     		str	r3, [r0, #4]
 543:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1062              		.loc 1 543 3 is_stmt 1 view .LVU304
 543:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1063              		.loc 1 543 26 is_stmt 0 view .LVU305
 1064 002a 8360     		str	r3, [r0, #8]
 544:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1065              		.loc 1 544 3 is_stmt 1 view .LVU306
 544:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1066              		.loc 1 544 21 is_stmt 0 view .LVU307
 1067 002c 4FF0FF32 		mov	r2, #-1
 1068 0030 C260     		str	r2, [r0, #12]
 545:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1069              		.loc 1 545 3 is_stmt 1 view .LVU308
 545:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1070              		.loc 1 545 28 is_stmt 0 view .LVU309
 1071 0032 0361     		str	r3, [r0, #16]
 546:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 40


 1072              		.loc 1 546 3 is_stmt 1 view .LVU310
 546:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1073              		.loc 1 546 32 is_stmt 0 view .LVU311
 1074 0034 8361     		str	r3, [r0, #24]
 547:Core/Src/main.c ****   {
 1075              		.loc 1 547 3 is_stmt 1 view .LVU312
 547:Core/Src/main.c ****   {
 1076              		.loc 1 547 7 is_stmt 0 view .LVU313
 1077 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1078              	.LVL91:
 547:Core/Src/main.c ****   {
 1079              		.loc 1 547 6 view .LVU314
 1080 003a 20BB     		cbnz	r0, .L77
 551:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1081              		.loc 1 551 3 is_stmt 1 view .LVU315
 551:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1082              		.loc 1 551 34 is_stmt 0 view .LVU316
 1083 003c 4FF48053 		mov	r3, #4096
 1084 0040 0A93     		str	r3, [sp, #40]
 552:Core/Src/main.c ****   {
 1085              		.loc 1 552 3 is_stmt 1 view .LVU317
 552:Core/Src/main.c ****   {
 1086              		.loc 1 552 7 is_stmt 0 view .LVU318
 1087 0042 0AA9     		add	r1, sp, #40
 1088 0044 1548     		ldr	r0, .L82
 1089 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1090              	.LVL92:
 552:Core/Src/main.c ****   {
 1091              		.loc 1 552 6 view .LVU319
 1092 004a F0B9     		cbnz	r0, .L78
 556:Core/Src/main.c ****   {
 1093              		.loc 1 556 3 is_stmt 1 view .LVU320
 556:Core/Src/main.c ****   {
 1094              		.loc 1 556 7 is_stmt 0 view .LVU321
 1095 004c 1348     		ldr	r0, .L82
 1096 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1097              	.LVL93:
 556:Core/Src/main.c ****   {
 1098              		.loc 1 556 6 view .LVU322
 1099 0052 E0B9     		cbnz	r0, .L79
 560:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1100              		.loc 1 560 3 is_stmt 1 view .LVU323
 560:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1101              		.loc 1 560 37 is_stmt 0 view .LVU324
 1102 0054 0023     		movs	r3, #0
 1103 0056 0893     		str	r3, [sp, #32]
 561:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1104              		.loc 1 561 3 is_stmt 1 view .LVU325
 561:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1105              		.loc 1 561 33 is_stmt 0 view .LVU326
 1106 0058 0993     		str	r3, [sp, #36]
 562:Core/Src/main.c ****   {
 1107              		.loc 1 562 3 is_stmt 1 view .LVU327
 562:Core/Src/main.c ****   {
 1108              		.loc 1 562 7 is_stmt 0 view .LVU328
 1109 005a 08A9     		add	r1, sp, #32
 1110 005c 0F48     		ldr	r0, .L82
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 41


 1111 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1112              	.LVL94:
 562:Core/Src/main.c ****   {
 1113              		.loc 1 562 6 view .LVU329
 1114 0062 B0B9     		cbnz	r0, .L80
 566:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1115              		.loc 1 566 3 is_stmt 1 view .LVU330
 566:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1116              		.loc 1 566 20 is_stmt 0 view .LVU331
 1117 0064 6023     		movs	r3, #96
 1118 0066 0193     		str	r3, [sp, #4]
 567:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1119              		.loc 1 567 3 is_stmt 1 view .LVU332
 567:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1120              		.loc 1 567 19 is_stmt 0 view .LVU333
 1121 0068 0022     		movs	r2, #0
 1122 006a 0292     		str	r2, [sp, #8]
 568:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1123              		.loc 1 568 3 is_stmt 1 view .LVU334
 568:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1124              		.loc 1 568 24 is_stmt 0 view .LVU335
 1125 006c 0392     		str	r2, [sp, #12]
 569:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1126              		.loc 1 569 3 is_stmt 1 view .LVU336
 569:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1127              		.loc 1 569 24 is_stmt 0 view .LVU337
 1128 006e 0592     		str	r2, [sp, #20]
 570:Core/Src/main.c ****   {
 1129              		.loc 1 570 3 is_stmt 1 view .LVU338
 570:Core/Src/main.c ****   {
 1130              		.loc 1 570 7 is_stmt 0 view .LVU339
 1131 0070 01A9     		add	r1, sp, #4
 1132 0072 0A48     		ldr	r0, .L82
 1133 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1134              	.LVL95:
 570:Core/Src/main.c ****   {
 1135              		.loc 1 570 6 view .LVU340
 1136 0078 68B9     		cbnz	r0, .L81
 577:Core/Src/main.c **** }
 1137              		.loc 1 577 3 is_stmt 1 view .LVU341
 1138 007a 0848     		ldr	r0, .L82
 1139 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1140              	.LVL96:
 578:Core/Src/main.c **** 
 1141              		.loc 1 578 1 is_stmt 0 view .LVU342
 1142 0080 0FB0     		add	sp, sp, #60
 1143              	.LCFI21:
 1144              		.cfi_remember_state
 1145              		.cfi_def_cfa_offset 4
 1146              		@ sp needed
 1147 0082 5DF804FB 		ldr	pc, [sp], #4
 1148              	.L77:
 1149              	.LCFI22:
 1150              		.cfi_restore_state
 549:Core/Src/main.c ****   }
 1151              		.loc 1 549 5 is_stmt 1 view .LVU343
 1152 0086 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 42


 1153              	.LVL97:
 1154              	.L78:
 554:Core/Src/main.c ****   }
 1155              		.loc 1 554 5 view .LVU344
 1156 008a FFF7FEFF 		bl	Error_Handler
 1157              	.LVL98:
 1158              	.L79:
 558:Core/Src/main.c ****   }
 1159              		.loc 1 558 5 view .LVU345
 1160 008e FFF7FEFF 		bl	Error_Handler
 1161              	.LVL99:
 1162              	.L80:
 564:Core/Src/main.c ****   }
 1163              		.loc 1 564 5 view .LVU346
 1164 0092 FFF7FEFF 		bl	Error_Handler
 1165              	.LVL100:
 1166              	.L81:
 572:Core/Src/main.c ****   }
 1167              		.loc 1 572 5 view .LVU347
 1168 0096 FFF7FEFF 		bl	Error_Handler
 1169              	.LVL101:
 1170              	.L83:
 1171 009a 00BF     		.align	2
 1172              	.L82:
 1173 009c 00000000 		.word	.LANCHOR2
 1174              		.cfi_endproc
 1175              	.LFE222:
 1177              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1178              		.align	1
 1179              		.syntax unified
 1180              		.thumb
 1181              		.thumb_func
 1183              	MX_ADC1_Init:
 1184              	.LFB219:
 362:Core/Src/main.c **** 
 1185              		.loc 1 362 1 view -0
 1186              		.cfi_startproc
 1187              		@ args = 0, pretend = 0, frame = 16
 1188              		@ frame_needed = 0, uses_anonymous_args = 0
 1189 0000 00B5     		push	{lr}
 1190              	.LCFI23:
 1191              		.cfi_def_cfa_offset 4
 1192              		.cfi_offset 14, -4
 1193 0002 85B0     		sub	sp, sp, #20
 1194              	.LCFI24:
 1195              		.cfi_def_cfa_offset 24
 368:Core/Src/main.c **** 
 1196              		.loc 1 368 3 view .LVU349
 368:Core/Src/main.c **** 
 1197              		.loc 1 368 26 is_stmt 0 view .LVU350
 1198 0004 0023     		movs	r3, #0
 1199 0006 0093     		str	r3, [sp]
 1200 0008 0193     		str	r3, [sp, #4]
 1201 000a 0293     		str	r3, [sp, #8]
 1202 000c 0393     		str	r3, [sp, #12]
 376:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1203              		.loc 1 376 3 is_stmt 1 view .LVU351
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 43


 376:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1204              		.loc 1 376 18 is_stmt 0 view .LVU352
 1205 000e 1348     		ldr	r0, .L90
 1206 0010 134A     		ldr	r2, .L90+4
 1207 0012 0260     		str	r2, [r0]
 377:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1208              		.loc 1 377 3 is_stmt 1 view .LVU353
 377:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1209              		.loc 1 377 29 is_stmt 0 view .LVU354
 1210 0014 4360     		str	r3, [r0, #4]
 378:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ENABLE;
 1211              		.loc 1 378 3 is_stmt 1 view .LVU355
 378:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ENABLE;
 1212              		.loc 1 378 25 is_stmt 0 view .LVU356
 1213 0016 8360     		str	r3, [r0, #8]
 379:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1214              		.loc 1 379 3 is_stmt 1 view .LVU357
 379:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1215              		.loc 1 379 27 is_stmt 0 view .LVU358
 1216 0018 0122     		movs	r2, #1
 1217 001a 0261     		str	r2, [r0, #16]
 380:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1218              		.loc 1 380 3 is_stmt 1 view .LVU359
 380:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1219              		.loc 1 380 33 is_stmt 0 view .LVU360
 1220 001c 0276     		strb	r2, [r0, #24]
 381:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1221              		.loc 1 381 3 is_stmt 1 view .LVU361
 381:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1222              		.loc 1 381 36 is_stmt 0 view .LVU362
 1223 001e 80F82030 		strb	r3, [r0, #32]
 382:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1224              		.loc 1 382 3 is_stmt 1 view .LVU363
 382:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1225              		.loc 1 382 35 is_stmt 0 view .LVU364
 1226 0022 C362     		str	r3, [r0, #44]
 383:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1227              		.loc 1 383 3 is_stmt 1 view .LVU365
 383:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1228              		.loc 1 383 31 is_stmt 0 view .LVU366
 1229 0024 0F49     		ldr	r1, .L90+8
 1230 0026 8162     		str	r1, [r0, #40]
 384:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 1231              		.loc 1 384 3 is_stmt 1 view .LVU367
 384:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 1232              		.loc 1 384 24 is_stmt 0 view .LVU368
 1233 0028 C360     		str	r3, [r0, #12]
 385:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1234              		.loc 1 385 3 is_stmt 1 view .LVU369
 385:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1235              		.loc 1 385 30 is_stmt 0 view .LVU370
 1236 002a C261     		str	r2, [r0, #28]
 386:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1237              		.loc 1 386 3 is_stmt 1 view .LVU371
 386:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1238              		.loc 1 386 36 is_stmt 0 view .LVU372
 1239 002c 80F83020 		strb	r2, [r0, #48]
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 44


 387:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1240              		.loc 1 387 3 is_stmt 1 view .LVU373
 387:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1241              		.loc 1 387 27 is_stmt 0 view .LVU374
 1242 0030 4361     		str	r3, [r0, #20]
 388:Core/Src/main.c ****   {
 1243              		.loc 1 388 3 is_stmt 1 view .LVU375
 388:Core/Src/main.c ****   {
 1244              		.loc 1 388 7 is_stmt 0 view .LVU376
 1245 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1246              	.LVL102:
 388:Core/Src/main.c ****   {
 1247              		.loc 1 388 6 view .LVU377
 1248 0036 68B9     		cbnz	r0, .L88
 395:Core/Src/main.c ****   sConfig.Rank = 1;
 1249              		.loc 1 395 3 is_stmt 1 view .LVU378
 395:Core/Src/main.c ****   sConfig.Rank = 1;
 1250              		.loc 1 395 19 is_stmt 0 view .LVU379
 1251 0038 0823     		movs	r3, #8
 1252 003a 0093     		str	r3, [sp]
 396:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 1253              		.loc 1 396 3 is_stmt 1 view .LVU380
 396:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 1254              		.loc 1 396 16 is_stmt 0 view .LVU381
 1255 003c 0123     		movs	r3, #1
 1256 003e 0193     		str	r3, [sp, #4]
 397:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1257              		.loc 1 397 3 is_stmt 1 view .LVU382
 397:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1258              		.loc 1 397 24 is_stmt 0 view .LVU383
 1259 0040 0723     		movs	r3, #7
 1260 0042 0293     		str	r3, [sp, #8]
 398:Core/Src/main.c ****   {
 1261              		.loc 1 398 3 is_stmt 1 view .LVU384
 398:Core/Src/main.c ****   {
 1262              		.loc 1 398 7 is_stmt 0 view .LVU385
 1263 0044 6946     		mov	r1, sp
 1264 0046 0548     		ldr	r0, .L90
 1265 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1266              	.LVL103:
 398:Core/Src/main.c ****   {
 1267              		.loc 1 398 6 view .LVU386
 1268 004c 20B9     		cbnz	r0, .L89
 405:Core/Src/main.c **** 
 1269              		.loc 1 405 1 view .LVU387
 1270 004e 05B0     		add	sp, sp, #20
 1271              	.LCFI25:
 1272              		.cfi_remember_state
 1273              		.cfi_def_cfa_offset 4
 1274              		@ sp needed
 1275 0050 5DF804FB 		ldr	pc, [sp], #4
 1276              	.L88:
 1277              	.LCFI26:
 1278              		.cfi_restore_state
 390:Core/Src/main.c ****   }
 1279              		.loc 1 390 5 is_stmt 1 view .LVU388
 1280 0054 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 45


 1281              	.LVL104:
 1282              	.L89:
 400:Core/Src/main.c ****   }
 1283              		.loc 1 400 5 view .LVU389
 1284 0058 FFF7FEFF 		bl	Error_Handler
 1285              	.LVL105:
 1286              	.L91:
 1287              		.align	2
 1288              	.L90:
 1289 005c 00000000 		.word	.LANCHOR3
 1290 0060 00200140 		.word	1073815552
 1291 0064 0100000F 		.word	251658241
 1292              		.cfi_endproc
 1293              	.LFE219:
 1295              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1296              		.align	1
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	MX_SPI1_Init:
 1302              	.LFB220:
 413:Core/Src/main.c **** 
 1303              		.loc 1 413 1 view -0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 0
 1306              		@ frame_needed = 0, uses_anonymous_args = 0
 1307 0000 08B5     		push	{r3, lr}
 1308              	.LCFI27:
 1309              		.cfi_def_cfa_offset 8
 1310              		.cfi_offset 3, -8
 1311              		.cfi_offset 14, -4
 423:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1312              		.loc 1 423 3 view .LVU391
 423:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1313              		.loc 1 423 18 is_stmt 0 view .LVU392
 1314 0002 0E48     		ldr	r0, .L96
 1315 0004 0E4B     		ldr	r3, .L96+4
 1316 0006 0360     		str	r3, [r0]
 424:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1317              		.loc 1 424 3 is_stmt 1 view .LVU393
 424:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1318              		.loc 1 424 19 is_stmt 0 view .LVU394
 1319 0008 4FF48273 		mov	r3, #260
 1320 000c 4360     		str	r3, [r0, #4]
 425:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1321              		.loc 1 425 3 is_stmt 1 view .LVU395
 425:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1322              		.loc 1 425 24 is_stmt 0 view .LVU396
 1323 000e 0023     		movs	r3, #0
 1324 0010 8360     		str	r3, [r0, #8]
 426:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1325              		.loc 1 426 3 is_stmt 1 view .LVU397
 426:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1326              		.loc 1 426 23 is_stmt 0 view .LVU398
 1327 0012 C360     		str	r3, [r0, #12]
 427:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 1328              		.loc 1 427 3 is_stmt 1 view .LVU399
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 46


 427:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 1329              		.loc 1 427 26 is_stmt 0 view .LVU400
 1330 0014 0222     		movs	r2, #2
 1331 0016 0261     		str	r2, [r0, #16]
 428:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1332              		.loc 1 428 3 is_stmt 1 view .LVU401
 428:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1333              		.loc 1 428 23 is_stmt 0 view .LVU402
 1334 0018 0122     		movs	r2, #1
 1335 001a 4261     		str	r2, [r0, #20]
 429:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1336              		.loc 1 429 3 is_stmt 1 view .LVU403
 429:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1337              		.loc 1 429 18 is_stmt 0 view .LVU404
 1338 001c 4FF40072 		mov	r2, #512
 1339 0020 8261     		str	r2, [r0, #24]
 430:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1340              		.loc 1 430 3 is_stmt 1 view .LVU405
 430:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1341              		.loc 1 430 32 is_stmt 0 view .LVU406
 1342 0022 0822     		movs	r2, #8
 1343 0024 C261     		str	r2, [r0, #28]
 431:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1344              		.loc 1 431 3 is_stmt 1 view .LVU407
 431:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1345              		.loc 1 431 23 is_stmt 0 view .LVU408
 1346 0026 0362     		str	r3, [r0, #32]
 432:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1347              		.loc 1 432 3 is_stmt 1 view .LVU409
 432:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1348              		.loc 1 432 21 is_stmt 0 view .LVU410
 1349 0028 4362     		str	r3, [r0, #36]
 433:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1350              		.loc 1 433 3 is_stmt 1 view .LVU411
 433:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1351              		.loc 1 433 29 is_stmt 0 view .LVU412
 1352 002a 8362     		str	r3, [r0, #40]
 434:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1353              		.loc 1 434 3 is_stmt 1 view .LVU413
 434:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1354              		.loc 1 434 28 is_stmt 0 view .LVU414
 1355 002c 0A23     		movs	r3, #10
 1356 002e C362     		str	r3, [r0, #44]
 435:Core/Src/main.c ****   {
 1357              		.loc 1 435 3 is_stmt 1 view .LVU415
 435:Core/Src/main.c ****   {
 1358              		.loc 1 435 7 is_stmt 0 view .LVU416
 1359 0030 FFF7FEFF 		bl	HAL_SPI_Init
 1360              	.LVL106:
 435:Core/Src/main.c ****   {
 1361              		.loc 1 435 6 view .LVU417
 1362 0034 00B9     		cbnz	r0, .L95
 442:Core/Src/main.c **** 
 1363              		.loc 1 442 1 view .LVU418
 1364 0036 08BD     		pop	{r3, pc}
 1365              	.L95:
 437:Core/Src/main.c ****   }
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 47


 1366              		.loc 1 437 5 is_stmt 1 view .LVU419
 1367 0038 FFF7FEFF 		bl	Error_Handler
 1368              	.LVL107:
 1369              	.L97:
 1370              		.align	2
 1371              	.L96:
 1372 003c 00000000 		.word	.LANCHOR0
 1373 0040 00300140 		.word	1073819648
 1374              		.cfi_endproc
 1375              	.LFE220:
 1377              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1378              		.align	1
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1383              	MX_USART1_UART_Init:
 1384              	.LFB224:
 634:Core/Src/main.c **** 
 1385              		.loc 1 634 1 view -0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389 0000 08B5     		push	{r3, lr}
 1390              	.LCFI28:
 1391              		.cfi_def_cfa_offset 8
 1392              		.cfi_offset 3, -8
 1393              		.cfi_offset 14, -4
 643:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1394              		.loc 1 643 3 view .LVU421
 643:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1395              		.loc 1 643 19 is_stmt 0 view .LVU422
 1396 0002 0A48     		ldr	r0, .L102
 1397 0004 0A4B     		ldr	r3, .L102+4
 1398 0006 0360     		str	r3, [r0]
 644:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1399              		.loc 1 644 3 is_stmt 1 view .LVU423
 644:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1400              		.loc 1 644 24 is_stmt 0 view .LVU424
 1401 0008 4FF4E133 		mov	r3, #115200
 1402 000c 4360     		str	r3, [r0, #4]
 645:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1403              		.loc 1 645 3 is_stmt 1 view .LVU425
 645:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1404              		.loc 1 645 26 is_stmt 0 view .LVU426
 1405 000e 0023     		movs	r3, #0
 1406 0010 8360     		str	r3, [r0, #8]
 646:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1407              		.loc 1 646 3 is_stmt 1 view .LVU427
 646:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1408              		.loc 1 646 24 is_stmt 0 view .LVU428
 1409 0012 C360     		str	r3, [r0, #12]
 647:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1410              		.loc 1 647 3 is_stmt 1 view .LVU429
 647:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1411              		.loc 1 647 22 is_stmt 0 view .LVU430
 1412 0014 0361     		str	r3, [r0, #16]
 648:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 48


 1413              		.loc 1 648 3 is_stmt 1 view .LVU431
 648:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1414              		.loc 1 648 20 is_stmt 0 view .LVU432
 1415 0016 0C22     		movs	r2, #12
 1416 0018 4261     		str	r2, [r0, #20]
 649:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1417              		.loc 1 649 3 is_stmt 1 view .LVU433
 649:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1418              		.loc 1 649 25 is_stmt 0 view .LVU434
 1419 001a 8361     		str	r3, [r0, #24]
 650:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1420              		.loc 1 650 3 is_stmt 1 view .LVU435
 650:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1421              		.loc 1 650 28 is_stmt 0 view .LVU436
 1422 001c C361     		str	r3, [r0, #28]
 651:Core/Src/main.c ****   {
 1423              		.loc 1 651 3 is_stmt 1 view .LVU437
 651:Core/Src/main.c ****   {
 1424              		.loc 1 651 7 is_stmt 0 view .LVU438
 1425 001e FFF7FEFF 		bl	HAL_UART_Init
 1426              	.LVL108:
 651:Core/Src/main.c ****   {
 1427              		.loc 1 651 6 view .LVU439
 1428 0022 00B9     		cbnz	r0, .L101
 658:Core/Src/main.c **** 
 1429              		.loc 1 658 1 view .LVU440
 1430 0024 08BD     		pop	{r3, pc}
 1431              	.L101:
 653:Core/Src/main.c ****   }
 1432              		.loc 1 653 5 is_stmt 1 view .LVU441
 1433 0026 FFF7FEFF 		bl	Error_Handler
 1434              	.LVL109:
 1435              	.L103:
 1436 002a 00BF     		.align	2
 1437              	.L102:
 1438 002c 00000000 		.word	.LANCHOR4
 1439 0030 00100140 		.word	1073811456
 1440              		.cfi_endproc
 1441              	.LFE224:
 1443              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1444              		.align	1
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	MX_TIM5_Init:
 1450              	.LFB223:
 586:Core/Src/main.c **** 
 1451              		.loc 1 586 1 view -0
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 48
 1454              		@ frame_needed = 0, uses_anonymous_args = 0
 1455 0000 00B5     		push	{lr}
 1456              	.LCFI29:
 1457              		.cfi_def_cfa_offset 4
 1458              		.cfi_offset 14, -4
 1459 0002 8DB0     		sub	sp, sp, #52
 1460              	.LCFI30:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 49


 1461              		.cfi_def_cfa_offset 56
 592:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1462              		.loc 1 592 3 view .LVU443
 592:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1463              		.loc 1 592 27 is_stmt 0 view .LVU444
 1464 0004 2422     		movs	r2, #36
 1465 0006 0021     		movs	r1, #0
 1466 0008 03A8     		add	r0, sp, #12
 1467 000a FFF7FEFF 		bl	memset
 1468              	.LVL110:
 593:Core/Src/main.c **** 
 1469              		.loc 1 593 3 is_stmt 1 view .LVU445
 593:Core/Src/main.c **** 
 1470              		.loc 1 593 27 is_stmt 0 view .LVU446
 1471 000e 0023     		movs	r3, #0
 1472 0010 0193     		str	r3, [sp, #4]
 1473 0012 0293     		str	r3, [sp, #8]
 598:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1474              		.loc 1 598 3 is_stmt 1 view .LVU447
 598:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1475              		.loc 1 598 18 is_stmt 0 view .LVU448
 1476 0014 1048     		ldr	r0, .L110
 1477 0016 114A     		ldr	r2, .L110+4
 1478 0018 0260     		str	r2, [r0]
 599:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1479              		.loc 1 599 3 is_stmt 1 view .LVU449
 599:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1480              		.loc 1 599 24 is_stmt 0 view .LVU450
 1481 001a 4360     		str	r3, [r0, #4]
 600:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1482              		.loc 1 600 3 is_stmt 1 view .LVU451
 600:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1483              		.loc 1 600 26 is_stmt 0 view .LVU452
 1484 001c 8360     		str	r3, [r0, #8]
 601:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1485              		.loc 1 601 3 is_stmt 1 view .LVU453
 601:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1486              		.loc 1 601 21 is_stmt 0 view .LVU454
 1487 001e 4FF0FF32 		mov	r2, #-1
 1488 0022 C260     		str	r2, [r0, #12]
 602:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1489              		.loc 1 602 3 is_stmt 1 view .LVU455
 602:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1490              		.loc 1 602 28 is_stmt 0 view .LVU456
 1491 0024 0361     		str	r3, [r0, #16]
 603:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 1492              		.loc 1 603 3 is_stmt 1 view .LVU457
 603:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 1493              		.loc 1 603 32 is_stmt 0 view .LVU458
 1494 0026 8361     		str	r3, [r0, #24]
 604:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1495              		.loc 1 604 3 is_stmt 1 view .LVU459
 604:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1496              		.loc 1 604 23 is_stmt 0 view .LVU460
 1497 0028 0323     		movs	r3, #3
 1498 002a 0393     		str	r3, [sp, #12]
 605:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 50


 1499              		.loc 1 605 3 is_stmt 1 view .LVU461
 606:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1500              		.loc 1 606 3 view .LVU462
 606:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1501              		.loc 1 606 24 is_stmt 0 view .LVU463
 1502 002c 0123     		movs	r3, #1
 1503 002e 0593     		str	r3, [sp, #20]
 607:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 1504              		.loc 1 607 3 is_stmt 1 view .LVU464
 608:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1505              		.loc 1 608 3 view .LVU465
 609:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1506              		.loc 1 609 3 view .LVU466
 610:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1507              		.loc 1 610 3 view .LVU467
 610:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1508              		.loc 1 610 24 is_stmt 0 view .LVU468
 1509 0030 0993     		str	r3, [sp, #36]
 611:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 1510              		.loc 1 611 3 is_stmt 1 view .LVU469
 612:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 1511              		.loc 1 612 3 view .LVU470
 613:Core/Src/main.c ****   {
 1512              		.loc 1 613 3 view .LVU471
 613:Core/Src/main.c ****   {
 1513              		.loc 1 613 7 is_stmt 0 view .LVU472
 1514 0032 03A9     		add	r1, sp, #12
 1515 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 1516              	.LVL111:
 613:Core/Src/main.c ****   {
 1517              		.loc 1 613 6 view .LVU473
 1518 0038 50B9     		cbnz	r0, .L108
 617:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1519              		.loc 1 617 3 is_stmt 1 view .LVU474
 617:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1520              		.loc 1 617 37 is_stmt 0 view .LVU475
 1521 003a 0023     		movs	r3, #0
 1522 003c 0193     		str	r3, [sp, #4]
 618:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1523              		.loc 1 618 3 is_stmt 1 view .LVU476
 618:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1524              		.loc 1 618 33 is_stmt 0 view .LVU477
 1525 003e 0293     		str	r3, [sp, #8]
 619:Core/Src/main.c ****   {
 1526              		.loc 1 619 3 is_stmt 1 view .LVU478
 619:Core/Src/main.c ****   {
 1527              		.loc 1 619 7 is_stmt 0 view .LVU479
 1528 0040 01A9     		add	r1, sp, #4
 1529 0042 0548     		ldr	r0, .L110
 1530 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1531              	.LVL112:
 619:Core/Src/main.c ****   {
 1532              		.loc 1 619 6 view .LVU480
 1533 0048 20B9     		cbnz	r0, .L109
 626:Core/Src/main.c **** 
 1534              		.loc 1 626 1 view .LVU481
 1535 004a 0DB0     		add	sp, sp, #52
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 51


 1536              	.LCFI31:
 1537              		.cfi_remember_state
 1538              		.cfi_def_cfa_offset 4
 1539              		@ sp needed
 1540 004c 5DF804FB 		ldr	pc, [sp], #4
 1541              	.L108:
 1542              	.LCFI32:
 1543              		.cfi_restore_state
 615:Core/Src/main.c ****   }
 1544              		.loc 1 615 5 is_stmt 1 view .LVU482
 1545 0050 FFF7FEFF 		bl	Error_Handler
 1546              	.LVL113:
 1547              	.L109:
 621:Core/Src/main.c ****   }
 1548              		.loc 1 621 5 view .LVU483
 1549 0054 FFF7FEFF 		bl	Error_Handler
 1550              	.LVL114:
 1551              	.L111:
 1552              		.align	2
 1553              	.L110:
 1554 0058 00000000 		.word	.LANCHOR5
 1555 005c 000C0040 		.word	1073744896
 1556              		.cfi_endproc
 1557              	.LFE223:
 1559              		.section	.text.SystemClock_Config,"ax",%progbits
 1560              		.align	1
 1561              		.global	SystemClock_Config
 1562              		.syntax unified
 1563              		.thumb
 1564              		.thumb_func
 1566              	SystemClock_Config:
 1567              	.LFB218:
 321:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1568              		.loc 1 321 1 view -0
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 80
 1571              		@ frame_needed = 0, uses_anonymous_args = 0
 1572 0000 00B5     		push	{lr}
 1573              	.LCFI33:
 1574              		.cfi_def_cfa_offset 4
 1575              		.cfi_offset 14, -4
 1576 0002 95B0     		sub	sp, sp, #84
 1577              	.LCFI34:
 1578              		.cfi_def_cfa_offset 88
 322:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1579              		.loc 1 322 3 view .LVU485
 322:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1580              		.loc 1 322 22 is_stmt 0 view .LVU486
 1581 0004 3022     		movs	r2, #48
 1582 0006 0021     		movs	r1, #0
 1583 0008 08A8     		add	r0, sp, #32
 1584 000a FFF7FEFF 		bl	memset
 1585              	.LVL115:
 323:Core/Src/main.c **** 
 1586              		.loc 1 323 3 is_stmt 1 view .LVU487
 323:Core/Src/main.c **** 
 1587              		.loc 1 323 22 is_stmt 0 view .LVU488
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 52


 1588 000e 0023     		movs	r3, #0
 1589 0010 0393     		str	r3, [sp, #12]
 1590 0012 0493     		str	r3, [sp, #16]
 1591 0014 0593     		str	r3, [sp, #20]
 1592 0016 0693     		str	r3, [sp, #24]
 1593 0018 0793     		str	r3, [sp, #28]
 327:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1594              		.loc 1 327 3 is_stmt 1 view .LVU489
 1595              	.LBB11:
 327:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1596              		.loc 1 327 3 view .LVU490
 1597 001a 0193     		str	r3, [sp, #4]
 327:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1598              		.loc 1 327 3 view .LVU491
 1599 001c 194A     		ldr	r2, .L118
 1600 001e 116C     		ldr	r1, [r2, #64]
 1601 0020 41F08051 		orr	r1, r1, #268435456
 1602 0024 1164     		str	r1, [r2, #64]
 327:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1603              		.loc 1 327 3 view .LVU492
 1604 0026 126C     		ldr	r2, [r2, #64]
 1605 0028 02F08052 		and	r2, r2, #268435456
 1606 002c 0192     		str	r2, [sp, #4]
 327:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1607              		.loc 1 327 3 view .LVU493
 1608 002e 019A     		ldr	r2, [sp, #4]
 1609              	.LBE11:
 327:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1610              		.loc 1 327 3 view .LVU494
 328:Core/Src/main.c **** 
 1611              		.loc 1 328 3 view .LVU495
 1612              	.LBB12:
 328:Core/Src/main.c **** 
 1613              		.loc 1 328 3 view .LVU496
 1614 0030 0293     		str	r3, [sp, #8]
 328:Core/Src/main.c **** 
 1615              		.loc 1 328 3 view .LVU497
 1616 0032 1549     		ldr	r1, .L118+4
 1617 0034 0A68     		ldr	r2, [r1]
 1618 0036 22F44042 		bic	r2, r2, #49152
 1619 003a 42F40042 		orr	r2, r2, #32768
 1620 003e 0A60     		str	r2, [r1]
 328:Core/Src/main.c **** 
 1621              		.loc 1 328 3 view .LVU498
 1622 0040 0A68     		ldr	r2, [r1]
 1623 0042 02F44042 		and	r2, r2, #49152
 1624 0046 0292     		str	r2, [sp, #8]
 328:Core/Src/main.c **** 
 1625              		.loc 1 328 3 view .LVU499
 1626 0048 029A     		ldr	r2, [sp, #8]
 1627              	.LBE12:
 328:Core/Src/main.c **** 
 1628              		.loc 1 328 3 view .LVU500
 333:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1629              		.loc 1 333 3 view .LVU501
 333:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1630              		.loc 1 333 36 is_stmt 0 view .LVU502
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 53


 1631 004a 0222     		movs	r2, #2
 1632 004c 0892     		str	r2, [sp, #32]
 334:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1633              		.loc 1 334 3 is_stmt 1 view .LVU503
 334:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1634              		.loc 1 334 30 is_stmt 0 view .LVU504
 1635 004e 0122     		movs	r2, #1
 1636 0050 0B92     		str	r2, [sp, #44]
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1637              		.loc 1 335 3 is_stmt 1 view .LVU505
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1638              		.loc 1 335 41 is_stmt 0 view .LVU506
 1639 0052 1022     		movs	r2, #16
 1640 0054 0C92     		str	r2, [sp, #48]
 336:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1641              		.loc 1 336 3 is_stmt 1 view .LVU507
 336:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1642              		.loc 1 336 34 is_stmt 0 view .LVU508
 1643 0056 0E93     		str	r3, [sp, #56]
 337:Core/Src/main.c ****   {
 1644              		.loc 1 337 3 is_stmt 1 view .LVU509
 337:Core/Src/main.c ****   {
 1645              		.loc 1 337 7 is_stmt 0 view .LVU510
 1646 0058 08A8     		add	r0, sp, #32
 1647 005a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1648              	.LVL116:
 337:Core/Src/main.c ****   {
 1649              		.loc 1 337 6 view .LVU511
 1650 005e 68B9     		cbnz	r0, .L116
 344:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 1651              		.loc 1 344 3 is_stmt 1 view .LVU512
 344:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 1652              		.loc 1 344 31 is_stmt 0 view .LVU513
 1653 0060 0F23     		movs	r3, #15
 1654 0062 0393     		str	r3, [sp, #12]
 345:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1655              		.loc 1 345 3 is_stmt 1 view .LVU514
 345:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1656              		.loc 1 345 34 is_stmt 0 view .LVU515
 1657 0064 0021     		movs	r1, #0
 1658 0066 0491     		str	r1, [sp, #16]
 346:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1659              		.loc 1 346 3 is_stmt 1 view .LVU516
 346:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1660              		.loc 1 346 35 is_stmt 0 view .LVU517
 1661 0068 0591     		str	r1, [sp, #20]
 347:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1662              		.loc 1 347 3 is_stmt 1 view .LVU518
 347:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1663              		.loc 1 347 36 is_stmt 0 view .LVU519
 1664 006a 0691     		str	r1, [sp, #24]
 348:Core/Src/main.c **** 
 1665              		.loc 1 348 3 is_stmt 1 view .LVU520
 348:Core/Src/main.c **** 
 1666              		.loc 1 348 36 is_stmt 0 view .LVU521
 1667 006c 0791     		str	r1, [sp, #28]
 350:Core/Src/main.c ****   {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 54


 1668              		.loc 1 350 3 is_stmt 1 view .LVU522
 350:Core/Src/main.c ****   {
 1669              		.loc 1 350 7 is_stmt 0 view .LVU523
 1670 006e 03A8     		add	r0, sp, #12
 1671 0070 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1672              	.LVL117:
 350:Core/Src/main.c ****   {
 1673              		.loc 1 350 6 view .LVU524
 1674 0074 20B9     		cbnz	r0, .L117
 354:Core/Src/main.c **** 
 1675              		.loc 1 354 1 view .LVU525
 1676 0076 15B0     		add	sp, sp, #84
 1677              	.LCFI35:
 1678              		.cfi_remember_state
 1679              		.cfi_def_cfa_offset 4
 1680              		@ sp needed
 1681 0078 5DF804FB 		ldr	pc, [sp], #4
 1682              	.L116:
 1683              	.LCFI36:
 1684              		.cfi_restore_state
 339:Core/Src/main.c ****   }
 1685              		.loc 1 339 5 is_stmt 1 view .LVU526
 1686 007c FFF7FEFF 		bl	Error_Handler
 1687              	.LVL118:
 1688              	.L117:
 352:Core/Src/main.c ****   }
 1689              		.loc 1 352 5 view .LVU527
 1690 0080 FFF7FEFF 		bl	Error_Handler
 1691              	.LVL119:
 1692              	.L119:
 1693              		.align	2
 1694              	.L118:
 1695 0084 00380240 		.word	1073887232
 1696 0088 00700040 		.word	1073770496
 1697              		.cfi_endproc
 1698              	.LFE218:
 1700              		.section	.text.main,"ax",%progbits
 1701              		.align	1
 1702              		.global	main
 1703              		.syntax unified
 1704              		.thumb
 1705              		.thumb_func
 1707              	main:
 1708              	.LFB217:
 138:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1709              		.loc 1 138 1 view -0
 1710              		.cfi_startproc
 1711              		@ args = 0, pretend = 0, frame = 8
 1712              		@ frame_needed = 0, uses_anonymous_args = 0
 1713 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1714              	.LCFI37:
 1715              		.cfi_def_cfa_offset 36
 1716              		.cfi_offset 4, -36
 1717              		.cfi_offset 5, -32
 1718              		.cfi_offset 6, -28
 1719              		.cfi_offset 7, -24
 1720              		.cfi_offset 8, -20
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 55


 1721              		.cfi_offset 9, -16
 1722              		.cfi_offset 10, -12
 1723              		.cfi_offset 11, -8
 1724              		.cfi_offset 14, -4
 1725 0004 2DED028B 		vpush.64	{d8}
 1726              	.LCFI38:
 1727              		.cfi_def_cfa_offset 44
 1728              		.cfi_offset 80, -44
 1729              		.cfi_offset 81, -40
 1730 0008 83B0     		sub	sp, sp, #12
 1731              	.LCFI39:
 1732              		.cfi_def_cfa_offset 56
 146:Core/Src/main.c **** 
 1733              		.loc 1 146 3 view .LVU529
 1734 000a FFF7FEFF 		bl	HAL_Init
 1735              	.LVL120:
 153:Core/Src/main.c **** 
 1736              		.loc 1 153 3 view .LVU530
 1737 000e FFF7FEFF 		bl	SystemClock_Config
 1738              	.LVL121:
 160:Core/Src/main.c ****   MX_DMA_Init();
 1739              		.loc 1 160 3 view .LVU531
 1740 0012 FFF7FEFF 		bl	MX_GPIO_Init
 1741              	.LVL122:
 161:Core/Src/main.c ****   MX_TIM1_Init();
 1742              		.loc 1 161 3 view .LVU532
 1743 0016 FFF7FEFF 		bl	MX_DMA_Init
 1744              	.LVL123:
 162:Core/Src/main.c ****   MX_TIM2_Init();
 1745              		.loc 1 162 3 view .LVU533
 1746 001a FFF7FEFF 		bl	MX_TIM1_Init
 1747              	.LVL124:
 163:Core/Src/main.c ****   MX_ADC1_Init();
 1748              		.loc 1 163 3 view .LVU534
 1749 001e FFF7FEFF 		bl	MX_TIM2_Init
 1750              	.LVL125:
 164:Core/Src/main.c ****   MX_SPI1_Init();
 1751              		.loc 1 164 3 view .LVU535
 1752 0022 FFF7FEFF 		bl	MX_ADC1_Init
 1753              	.LVL126:
 165:Core/Src/main.c ****   MX_USART1_UART_Init();
 1754              		.loc 1 165 3 view .LVU536
 1755 0026 FFF7FEFF 		bl	MX_SPI1_Init
 1756              	.LVL127:
 166:Core/Src/main.c ****   MX_TIM5_Init();
 1757              		.loc 1 166 3 view .LVU537
 1758 002a FFF7FEFF 		bl	MX_USART1_UART_Init
 1759              	.LVL128:
 167:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1760              		.loc 1 167 3 view .LVU538
 1761 002e FFF7FEFF 		bl	MX_TIM5_Init
 1762              	.LVL129:
 174:Core/Src/main.c ****   uint32_t motor_forward = 1;
 1763              		.loc 1 174 3 view .LVU539
 175:Core/Src/main.c ****   uint32_t motor_pwm_freq = 84;
 1764              		.loc 1 175 3 view .LVU540
 176:Core/Src/main.c ****   uint32_t motor_pwm_duty_cycle = 0;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 56


 1765              		.loc 1 176 3 view .LVU541
 177:Core/Src/main.c ****   uint32_t beep_freq = 2700;
 1766              		.loc 1 177 3 view .LVU542
 178:Core/Src/main.c ****   uint32_t beep_on = 0;
 1767              		.loc 1 178 3 view .LVU543
 179:Core/Src/main.c ****   uint32_t key_1_tick = 0;
 1768              		.loc 1 179 3 view .LVU544
 180:Core/Src/main.c ****   uint32_t key_2_tick = 0;
 1769              		.loc 1 180 3 view .LVU545
 181:Core/Src/main.c ****   uint32_t key_3_tick = 0;
 1770              		.loc 1 181 3 view .LVU546
 182:Core/Src/main.c ****   uint32_t key_4_tick = 0;
 1771              		.loc 1 182 3 view .LVU547
 183:Core/Src/main.c **** 
 1772              		.loc 1 183 3 view .LVU548
 185:Core/Src/main.c ****   int32_t speed = 0;
 1773              		.loc 1 185 3 view .LVU549
 186:Core/Src/main.c **** 
 1774              		.loc 1 186 3 view .LVU550
 188:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 1775              		.loc 1 188 3 view .LVU551
 1776 0032 0021     		movs	r1, #0
 1777 0034 9448     		ldr	r0, .L144
 1778 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1779              	.LVL130:
 189:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 1780              		.loc 1 189 3 view .LVU552
 1781 003a 944C     		ldr	r4, .L144+4
 1782 003c 0421     		movs	r1, #4
 1783 003e 2046     		mov	r0, r4
 1784 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1785              	.LVL131:
 190:Core/Src/main.c **** 
 1786              		.loc 1 190 3 view .LVU553
 1787 0044 0821     		movs	r1, #8
 1788 0046 2046     		mov	r0, r4
 1789 0048 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1790              	.LVL132:
 192:Core/Src/main.c ****   u8g2_InitDisplay(&u8g2);                                                                         
 1791              		.loc 1 192 3 view .LVU554
 1792 004c 904C     		ldr	r4, .L144+8
 1793 004e 914B     		ldr	r3, .L144+12
 1794 0050 914A     		ldr	r2, .L144+16
 1795 0052 9249     		ldr	r1, .L144+20
 1796 0054 2046     		mov	r0, r4
 1797 0056 FFF7FEFF 		bl	u8g2_Setup_ssd1306_128x64_noname_2
 1798              	.LVL133:
 193:Core/Src/main.c ****   u8g2_SetPowerSave(&u8g2, 0);                                                                     
 1799              		.loc 1 193 3 view .LVU555
 1800 005a 2046     		mov	r0, r4
 1801 005c FFF7FEFF 		bl	u8x8_InitDisplay
 1802              	.LVL134:
 194:Core/Src/main.c **** 
 1803              		.loc 1 194 3 view .LVU556
 1804 0060 0021     		movs	r1, #0
 1805 0062 2046     		mov	r0, r4
 1806 0064 FFF7FEFF 		bl	u8x8_SetPowerSave
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 57


 1807              	.LVL135:
 196:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_2);
 1808              		.loc 1 196 3 view .LVU557
 1809 0068 8D4C     		ldr	r4, .L144+24
 1810 006a 0021     		movs	r1, #0
 1811 006c 2046     		mov	r0, r4
 1812 006e FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 1813              	.LVL136:
 197:Core/Src/main.c **** 
 1814              		.loc 1 197 3 view .LVU558
 1815 0072 0421     		movs	r1, #4
 1816 0074 2046     		mov	r0, r4
 1817 0076 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 1818              	.LVL137:
 199:Core/Src/main.c **** 
 1819              		.loc 1 199 3 view .LVU559
 1820 007a 4FF48062 		mov	r2, #1024
 1821 007e 8949     		ldr	r1, .L144+28
 1822 0080 8948     		ldr	r0, .L144+32
 1823 0082 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1824              	.LVL138:
 185:Core/Src/main.c ****   int32_t speed = 0;
 1825              		.loc 1 185 11 is_stmt 0 view .LVU560
 1826 0086 0027     		movs	r7, #0
 183:Core/Src/main.c **** 
 1827              		.loc 1 183 12 view .LVU561
 1828 0088 0197     		str	r7, [sp, #4]
 182:Core/Src/main.c ****   uint32_t key_4_tick = 0;
 1829              		.loc 1 182 12 view .LVU562
 1830 008a 0097     		str	r7, [sp]
 181:Core/Src/main.c ****   uint32_t key_3_tick = 0;
 1831              		.loc 1 181 12 view .LVU563
 1832 008c BB46     		mov	fp, r7
 180:Core/Src/main.c ****   uint32_t key_2_tick = 0;
 1833              		.loc 1 180 12 view .LVU564
 1834 008e B846     		mov	r8, r7
 177:Core/Src/main.c ****   uint32_t beep_freq = 2700;
 1835              		.loc 1 177 12 view .LVU565
 1836 0090 08EE107A 		vmov	s16, r7	@ int
 175:Core/Src/main.c ****   uint32_t motor_pwm_freq = 84;
 1837              		.loc 1 175 12 view .LVU566
 1838 0094 4FF0010A 		mov	r10, #1
 174:Core/Src/main.c ****   uint32_t motor_forward = 1;
 1839              		.loc 1 174 12 view .LVU567
 1840 0098 B946     		mov	r9, r7
 1841 009a 87E0     		b	.L133
 1842              	.LVL139:
 1843              	.L141:
 1844              	.LBB13:
 208:Core/Src/main.c ****     }
 1845              		.loc 1 208 30 view .LVU568
 1846 009c 2F46     		mov	r7, r5
 1847              	.LVL140:
 208:Core/Src/main.c ****     }
 1848              		.loc 1 208 30 view .LVU569
 1849 009e 9FE0     		b	.L121
 1850              	.LVL141:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 58


 1851              	.L142:
 238:Core/Src/main.c ****       {
 1852              		.loc 1 238 7 is_stmt 1 view .LVU570
 238:Core/Src/main.c ****       {
 1853              		.loc 1 238 12 is_stmt 0 view .LVU571
 1854 00a0 FFF7FEFF 		bl	HAL_GetTick
 1855              	.LVL142:
 238:Core/Src/main.c ****       {
 1856              		.loc 1 238 26 view .LVU572
 1857 00a4 A0EB0808 		sub	r8, r0, r8
 1858              	.LVL143:
 238:Core/Src/main.c ****       {
 1859              		.loc 1 238 10 view .LVU573
 1860 00a8 B8F1640F 		cmp	r8, #100
 1861 00ac 03D8     		bhi	.L138
 1862              	.LVL144:
 1863              	.L124:
 249:Core/Src/main.c ****     }
 1864              		.loc 1 249 7 is_stmt 1 view .LVU574
 249:Core/Src/main.c ****     }
 1865              		.loc 1 249 20 is_stmt 0 view .LVU575
 1866 00ae FFF7FEFF 		bl	HAL_GetTick
 1867              	.LVL145:
 1868 00b2 8046     		mov	r8, r0
 1869              	.LVL146:
 249:Core/Src/main.c ****     }
 1870              		.loc 1 249 20 view .LVU576
 1871 00b4 C7E0     		b	.L123
 1872              	.LVL147:
 1873              	.L138:
 240:Core/Src/main.c ****         motor_on = motor_on == 1 ? 0 : 1;
 1874              		.loc 1 240 9 is_stmt 1 view .LVU577
 1875 00b6 4FF48071 		mov	r1, #256
 1876 00ba 7C48     		ldr	r0, .L144+36
 1877 00bc FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1878              	.LVL148:
 241:Core/Src/main.c ****         motor_forward = 1;
 1879              		.loc 1 241 9 view .LVU578
 241:Core/Src/main.c ****         motor_forward = 1;
 1880              		.loc 1 241 38 is_stmt 0 view .LVU579
 1881 00c0 89F00103 		eor	r3, r9, #1
 1882              	.LVL149:
 242:Core/Src/main.c ****         if (motor_on)
 1883              		.loc 1 242 9 is_stmt 1 view .LVU580
 243:Core/Src/main.c ****           motor_pwm_duty_cycle = 100;
 1884              		.loc 1 243 9 view .LVU581
 243:Core/Src/main.c ****           motor_pwm_duty_cycle = 100;
 1885              		.loc 1 243 12 is_stmt 0 view .LVU582
 1886 00c4 B9F1000F 		cmp	r9, #0
 1887 00c8 05D1     		bne	.L135
 241:Core/Src/main.c ****         motor_forward = 1;
 1888              		.loc 1 241 18 view .LVU583
 1889 00ca 9946     		mov	r9, r3
 244:Core/Src/main.c ****         else
 1890              		.loc 1 244 32 view .LVU584
 1891 00cc 9FED788A 		vldr.32	s16, .L144+40	@ int
 1892              	.LVL150:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 59


 242:Core/Src/main.c ****         if (motor_on)
 1893              		.loc 1 242 23 view .LVU585
 1894 00d0 4FF0010A 		mov	r10, #1
 1895 00d4 EBE7     		b	.L124
 1896              	.LVL151:
 1897              	.L135:
 242:Core/Src/main.c ****         if (motor_on)
 1898              		.loc 1 242 23 view .LVU586
 1899 00d6 CA46     		mov	r10, r9
 241:Core/Src/main.c ****         motor_forward = 1;
 1900              		.loc 1 241 18 view .LVU587
 1901 00d8 9946     		mov	r9, r3
 246:Core/Src/main.c ****       }
 1902              		.loc 1 246 32 view .LVU588
 1903 00da 9FED768A 		vldr.32	s16, .L144+44	@ int
 1904              	.LVL152:
 246:Core/Src/main.c ****       }
 1905              		.loc 1 246 32 view .LVU589
 1906 00de E6E7     		b	.L124
 1907              	.LVL153:
 1908              	.L143:
 254:Core/Src/main.c ****       {
 1909              		.loc 1 254 7 is_stmt 1 view .LVU590
 254:Core/Src/main.c ****       {
 1910              		.loc 1 254 11 is_stmt 0 view .LVU591
 1911 00e0 4FF40041 		mov	r1, #32768
 1912 00e4 7148     		ldr	r0, .L144+36
 1913 00e6 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1914              	.LVL154:
 254:Core/Src/main.c ****       {
 1915              		.loc 1 254 10 view .LVU592
 1916 00ea F8B1     		cbz	r0, .L139
 1917              	.L126:
 266:Core/Src/main.c ****       {
 1918              		.loc 1 266 7 is_stmt 1 view .LVU593
 266:Core/Src/main.c ****       {
 1919              		.loc 1 266 11 is_stmt 0 view .LVU594
 1920 00ec 4FF40061 		mov	r1, #2048
 1921 00f0 7148     		ldr	r0, .L144+48
 1922 00f2 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1923              	.LVL155:
 266:Core/Src/main.c ****       {
 1924              		.loc 1 266 10 view .LVU595
 1925 00f6 70B3     		cbz	r0, .L140
 1926              	.L128:
 278:Core/Src/main.c ****       {
 1927              		.loc 1 278 7 is_stmt 1 view .LVU596
 278:Core/Src/main.c ****       {
 1928              		.loc 1 278 11 is_stmt 0 view .LVU597
 1929 00f8 4FF48051 		mov	r1, #4096
 1930 00fc 6E48     		ldr	r0, .L144+48
 1931 00fe FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1932              	.LVL156:
 278:Core/Src/main.c ****       {
 1933              		.loc 1 278 10 view .LVU598
 1934 0102 0028     		cmp	r0, #0
 1935 0104 40F0A380 		bne	.L125
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 60


 280:Core/Src/main.c ****         {
 1936              		.loc 1 280 9 is_stmt 1 view .LVU599
 280:Core/Src/main.c ****         {
 1937              		.loc 1 280 14 is_stmt 0 view .LVU600
 1938 0108 FFF7FEFF 		bl	HAL_GetTick
 1939              	.LVL157:
 280:Core/Src/main.c ****         {
 1940              		.loc 1 280 28 view .LVU601
 1941 010c 019B     		ldr	r3, [sp, #4]
 1942 010e C31A     		subs	r3, r0, r3
 280:Core/Src/main.c ****         {
 1943              		.loc 1 280 12 view .LVU602
 1944 0110 642B     		cmp	r3, #100
 1945 0112 40F29C80 		bls	.L125
 282:Core/Src/main.c ****             motor_pwm_duty_cycle += 1;
 1946              		.loc 1 282 11 is_stmt 1 view .LVU603
 282:Core/Src/main.c ****             motor_pwm_duty_cycle += 1;
 1947              		.loc 1 282 14 is_stmt 0 view .LVU604
 1948 0116 18EE103A 		vmov	r3, s16	@ int
 1949 011a 632B     		cmp	r3, #99
 1950 011c 02D8     		bhi	.L130
 283:Core/Src/main.c ****           // Record the last detection tick
 1951              		.loc 1 283 13 is_stmt 1 view .LVU605
 283:Core/Src/main.c ****           // Record the last detection tick
 1952              		.loc 1 283 34 is_stmt 0 view .LVU606
 1953 011e 0133     		adds	r3, r3, #1
 1954 0120 08EE103A 		vmov	s16, r3	@ int
 1955              	.LVL158:
 1956              	.L130:
 285:Core/Src/main.c ****         }
 1957              		.loc 1 285 11 is_stmt 1 view .LVU607
 285:Core/Src/main.c ****         }
 1958              		.loc 1 285 24 is_stmt 0 view .LVU608
 1959 0124 FFF7FEFF 		bl	HAL_GetTick
 1960              	.LVL159:
 285:Core/Src/main.c ****         }
 1961              		.loc 1 285 24 view .LVU609
 1962 0128 0190     		str	r0, [sp, #4]
 1963              	.LVL160:
 285:Core/Src/main.c ****         }
 1964              		.loc 1 285 24 view .LVU610
 1965 012a 90E0     		b	.L125
 1966              	.LVL161:
 1967              	.L139:
 256:Core/Src/main.c ****         {
 1968              		.loc 1 256 9 is_stmt 1 view .LVU611
 256:Core/Src/main.c ****         {
 1969              		.loc 1 256 14 is_stmt 0 view .LVU612
 1970 012c FFF7FEFF 		bl	HAL_GetTick
 1971              	.LVL162:
 256:Core/Src/main.c ****         {
 1972              		.loc 1 256 28 view .LVU613
 1973 0130 A0EB0B0B 		sub	fp, r0, fp
 1974              	.LVL163:
 256:Core/Src/main.c ****         {
 1975              		.loc 1 256 12 view .LVU614
 1976 0134 BBF1640F 		cmp	fp, #100
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 61


 1977 0138 09D9     		bls	.L127
 258:Core/Src/main.c ****           if (motor_pwm_duty_cycle != 100)
 1978              		.loc 1 258 11 is_stmt 1 view .LVU615
 258:Core/Src/main.c ****           if (motor_pwm_duty_cycle != 100)
 1979              		.loc 1 258 52 is_stmt 0 view .LVU616
 1980 013a BAFA8AFA 		clz	r10, r10
 1981              	.LVL164:
 258:Core/Src/main.c ****           if (motor_pwm_duty_cycle != 100)
 1982              		.loc 1 258 52 view .LVU617
 1983 013e 4FEA5A1A 		lsr	r10, r10, #5
 1984              	.LVL165:
 259:Core/Src/main.c ****             motor_pwm_duty_cycle = 100;
 1985              		.loc 1 259 11 is_stmt 1 view .LVU618
 259:Core/Src/main.c ****             motor_pwm_duty_cycle = 100;
 1986              		.loc 1 259 14 is_stmt 0 view .LVU619
 1987 0142 18EE103A 		vmov	r3, s16	@ int
 1988 0146 642B     		cmp	r3, #100
 1989 0148 01D0     		beq	.L127
 1990              	.LVL166:
 260:Core/Src/main.c ****         }
 1991              		.loc 1 260 34 view .LVU620
 1992 014a 9FED598A 		vldr.32	s16, .L144+40	@ int
 1993              	.LVL167:
 1994              	.L127:
 263:Core/Src/main.c ****       }
 1995              		.loc 1 263 9 is_stmt 1 view .LVU621
 263:Core/Src/main.c ****       }
 1996              		.loc 1 263 22 is_stmt 0 view .LVU622
 1997 014e FFF7FEFF 		bl	HAL_GetTick
 1998              	.LVL168:
 1999 0152 8346     		mov	fp, r0
 2000              	.LVL169:
 263:Core/Src/main.c ****       }
 2001              		.loc 1 263 22 view .LVU623
 2002 0154 CAE7     		b	.L126
 2003              	.LVL170:
 2004              	.L140:
 268:Core/Src/main.c ****         {
 2005              		.loc 1 268 9 is_stmt 1 view .LVU624
 268:Core/Src/main.c ****         {
 2006              		.loc 1 268 14 is_stmt 0 view .LVU625
 2007 0156 FFF7FEFF 		bl	HAL_GetTick
 2008              	.LVL171:
 268:Core/Src/main.c ****         {
 2009              		.loc 1 268 28 view .LVU626
 2010 015a 009B     		ldr	r3, [sp]
 2011 015c C31A     		subs	r3, r0, r3
 268:Core/Src/main.c ****         {
 2012              		.loc 1 268 12 view .LVU627
 2013 015e 642B     		cmp	r3, #100
 2014 0160 CAD9     		bls	.L128
 271:Core/Src/main.c ****             motor_pwm_duty_cycle -= 1;
 2015              		.loc 1 271 11 is_stmt 1 view .LVU628
 271:Core/Src/main.c ****             motor_pwm_duty_cycle -= 1;
 2016              		.loc 1 271 14 is_stmt 0 view .LVU629
 2017 0162 18EE103A 		vmov	r3, s16	@ int
 2018 0166 13B1     		cbz	r3, .L129
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 62


 2019              	.LVL172:
 272:Core/Src/main.c ****           // Record the last detection tick
 2020              		.loc 1 272 13 is_stmt 1 view .LVU630
 272:Core/Src/main.c ****           // Record the last detection tick
 2021              		.loc 1 272 34 is_stmt 0 view .LVU631
 2022 0168 013B     		subs	r3, r3, #1
 2023              	.LVL173:
 272:Core/Src/main.c ****           // Record the last detection tick
 2024              		.loc 1 272 34 view .LVU632
 2025 016a 08EE103A 		vmov	s16, r3	@ int
 2026              	.LVL174:
 2027              	.L129:
 274:Core/Src/main.c ****         }
 2028              		.loc 1 274 11 is_stmt 1 view .LVU633
 274:Core/Src/main.c ****         }
 2029              		.loc 1 274 24 is_stmt 0 view .LVU634
 2030 016e FFF7FEFF 		bl	HAL_GetTick
 2031              	.LVL175:
 274:Core/Src/main.c ****         }
 2032              		.loc 1 274 24 view .LVU635
 2033 0172 0090     		str	r0, [sp]
 2034              	.LVL176:
 274:Core/Src/main.c ****         }
 2035              		.loc 1 274 24 view .LVU636
 2036 0174 C0E7     		b	.L128
 2037              	.LVL177:
 2038              	.L131:
 299:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, (uint32_t)compare1 * 0);
 2039              		.loc 1 299 7 is_stmt 1 view .LVU637
 2040 0176 F8EE486A 		vcvt.f32.u32	s13, s16
 2041 017a DFED507A 		vldr.32	s15, .L144+52
 2042 017e 86EEA77A 		vdiv.f32	s14, s13, s15
 2043 0182 07EE902A 		vmov	s15, r2	@ int
 2044 0186 F8EE677A 		vcvt.f32.u32	s15, s15
 2045 018a 67EE877A 		vmul.f32	s15, s15, s14
 2046 018e FCEEE77A 		vcvt.u32.f32	s15, s15
 2047 0192 C3ED0F7A 		vstr.32	s15, [r3, #60]	@ int
 300:Core/Src/main.c ****     }
 2048              		.loc 1 300 7 view .LVU638
 2049 0196 0022     		movs	r2, #0
 2050              	.LVL178:
 300:Core/Src/main.c ****     }
 2051              		.loc 1 300 7 is_stmt 0 view .LVU639
 2052 0198 9A63     		str	r2, [r3, #56]
 2053              	.L132:
 303:Core/Src/main.c ****     uint32_t compare2 = __HAL_TIM_GetAutoreload(&htim2);
 2054              		.loc 1 303 5 is_stmt 1 view .LVU640
 303:Core/Src/main.c ****     uint32_t compare2 = __HAL_TIM_GetAutoreload(&htim2);
 2055              		.loc 1 303 5 view .LVU641
 2056 019a 3B4A     		ldr	r2, .L144
 2057 019c 1368     		ldr	r3, [r2]
 2058 019e 47F68611 		movw	r1, #31110
 2059 01a2 D962     		str	r1, [r3, #44]
 303:Core/Src/main.c ****     uint32_t compare2 = __HAL_TIM_GetAutoreload(&htim2);
 2060              		.loc 1 303 5 view .LVU642
 2061 01a4 D160     		str	r1, [r2, #12]
 303:Core/Src/main.c ****     uint32_t compare2 = __HAL_TIM_GetAutoreload(&htim2);
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 63


 2062              		.loc 1 303 5 view .LVU643
 304:Core/Src/main.c ****     if (beep_on)
 2063              		.loc 1 304 5 view .LVU644
 304:Core/Src/main.c ****     if (beep_on)
 2064              		.loc 1 304 14 is_stmt 0 view .LVU645
 2065 01a6 DA6A     		ldr	r2, [r3, #44]
 305:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, (uint32_t)compare2 / 2);
 2066              		.loc 1 305 5 is_stmt 1 view .LVU646
 308:Core/Src/main.c ****     /* USER CODE END WHILE */
 2067              		.loc 1 308 7 view .LVU647
 2068 01a8 0022     		movs	r2, #0
 2069 01aa 5A63     		str	r2, [r3, #52]
 2070              	.LVL179:
 2071              	.L133:
 308:Core/Src/main.c ****     /* USER CODE END WHILE */
 2072              		.loc 1 308 7 is_stmt 0 view .LVU648
 2073              	.LBE13:
 201:Core/Src/main.c ****   {
 2074              		.loc 1 201 3 is_stmt 1 view .LVU649
 2075              	.LBB14:
 203:Core/Src/main.c ****     int32_t motor_circle_count = encoder_count / (11 * 100);
 2076              		.loc 1 203 5 view .LVU650
 203:Core/Src/main.c ****     int32_t motor_circle_count = encoder_count / (11 * 100);
 2077              		.loc 1 203 29 is_stmt 0 view .LVU651
 2078 01ac 3C4B     		ldr	r3, .L144+24
 2079 01ae 1B68     		ldr	r3, [r3]
 2080 01b0 5B6A     		ldr	r3, [r3, #36]
 2081              	.LVL180:
 204:Core/Src/main.c ****     speed = (motor_circle_count - pre_motor_circle_count) * 60;
 2082              		.loc 1 204 5 is_stmt 1 view .LVU652
 204:Core/Src/main.c ****     speed = (motor_circle_count - pre_motor_circle_count) * 60;
 2083              		.loc 1 204 13 is_stmt 0 view .LVU653
 2084 01b2 434D     		ldr	r5, .L144+56
 2085 01b4 85FB0325 		smull	r2, r5, r5, r3
 2086 01b8 DB17     		asrs	r3, r3, #31
 2087              	.LVL181:
 204:Core/Src/main.c ****     speed = (motor_circle_count - pre_motor_circle_count) * 60;
 2088              		.loc 1 204 13 view .LVU654
 2089 01ba C3EB6525 		rsb	r5, r3, r5, asr #9
 2090              	.LVL182:
 205:Core/Src/main.c ****     if (HAL_GetTick() % 1000 == 1)
 2091              		.loc 1 205 5 is_stmt 1 view .LVU655
 205:Core/Src/main.c ****     if (HAL_GetTick() % 1000 == 1)
 2092              		.loc 1 205 33 is_stmt 0 view .LVU656
 2093 01be EE1B     		subs	r6, r5, r7
 205:Core/Src/main.c ****     if (HAL_GetTick() % 1000 == 1)
 2094              		.loc 1 205 11 view .LVU657
 2095 01c0 C6EB0616 		rsb	r6, r6, r6, lsl #4
 2096 01c4 B600     		lsls	r6, r6, #2
 2097              	.LVL183:
 206:Core/Src/main.c ****     {
 2098              		.loc 1 206 5 is_stmt 1 view .LVU658
 206:Core/Src/main.c ****     {
 2099              		.loc 1 206 9 is_stmt 0 view .LVU659
 2100 01c6 FFF7FEFF 		bl	HAL_GetTick
 2101              	.LVL184:
 206:Core/Src/main.c ****     {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 64


 2102              		.loc 1 206 23 view .LVU660
 2103 01ca 3E4B     		ldr	r3, .L144+60
 2104 01cc A3FB0023 		umull	r2, r3, r3, r0
 2105 01d0 9B09     		lsrs	r3, r3, #6
 2106 01d2 4FF47A72 		mov	r2, #1000
 2107 01d6 02FB1303 		mls	r3, r2, r3, r0
 206:Core/Src/main.c ****     {
 2108              		.loc 1 206 8 view .LVU661
 2109 01da 012B     		cmp	r3, #1
 2110 01dc 3FF45EAF 		beq	.L141
 2111              	.LVL185:
 2112              	.L121:
 214:Core/Src/main.c ****     do
 2113              		.loc 1 214 5 is_stmt 1 view .LVU662
 2114 01e0 2B48     		ldr	r0, .L144+8
 2115 01e2 FFF7FEFF 		bl	u8g2_FirstPage
 2116              	.LVL186:
 2117              	.L122:
 215:Core/Src/main.c ****     {
 2118              		.loc 1 215 5 discriminator 1 view .LVU663
 221:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 24, num_to_str(motor_circle_count));
 2119              		.loc 1 221 7 discriminator 1 view .LVU664
 2120 01e6 2A4C     		ldr	r4, .L144+8
 2121 01e8 3749     		ldr	r1, .L144+64
 2122 01ea 2046     		mov	r0, r4
 2123 01ec FFF7FEFF 		bl	u8g2_SetFont
 2124              	.LVL187:
 222:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 48, num_to_str(pre_motor_circle_count));
 2125              		.loc 1 222 7 discriminator 1 view .LVU665
 222:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 48, num_to_str(pre_motor_circle_count));
 2126              		.loc 1 222 34 is_stmt 0 discriminator 1 view .LVU666
 2127 01f0 2846     		mov	r0, r5
 2128 01f2 FFF7FEFF 		bl	num_to_str
 2129              	.LVL188:
 2130 01f6 0346     		mov	r3, r0
 222:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 48, num_to_str(pre_motor_circle_count));
 2131              		.loc 1 222 7 discriminator 1 view .LVU667
 2132 01f8 1822     		movs	r2, #24
 2133 01fa 0021     		movs	r1, #0
 2134 01fc 2046     		mov	r0, r4
 2135 01fe FFF7FEFF 		bl	u8g2_DrawStr
 2136              	.LVL189:
 223:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 72, num_to_str(speed));
 2137              		.loc 1 223 7 is_stmt 1 discriminator 1 view .LVU668
 223:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 72, num_to_str(speed));
 2138              		.loc 1 223 34 is_stmt 0 discriminator 1 view .LVU669
 2139 0202 3846     		mov	r0, r7
 2140 0204 FFF7FEFF 		bl	num_to_str
 2141              	.LVL190:
 2142 0208 0346     		mov	r3, r0
 223:Core/Src/main.c ****       u8g2_DrawStr(&u8g2, 0, 72, num_to_str(speed));
 2143              		.loc 1 223 7 discriminator 1 view .LVU670
 2144 020a 3022     		movs	r2, #48
 2145 020c 0021     		movs	r1, #0
 2146 020e 2046     		mov	r0, r4
 2147 0210 FFF7FEFF 		bl	u8g2_DrawStr
 2148              	.LVL191:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 65


 224:Core/Src/main.c ****     } while (u8g2_NextPage(&u8g2));
 2149              		.loc 1 224 7 is_stmt 1 discriminator 1 view .LVU671
 224:Core/Src/main.c ****     } while (u8g2_NextPage(&u8g2));
 2150              		.loc 1 224 34 is_stmt 0 discriminator 1 view .LVU672
 2151 0214 3046     		mov	r0, r6
 2152 0216 FFF7FEFF 		bl	num_to_str
 2153              	.LVL192:
 2154 021a 0346     		mov	r3, r0
 224:Core/Src/main.c ****     } while (u8g2_NextPage(&u8g2));
 2155              		.loc 1 224 7 discriminator 1 view .LVU673
 2156 021c 4822     		movs	r2, #72
 2157 021e 0021     		movs	r1, #0
 2158 0220 2046     		mov	r0, r4
 2159 0222 FFF7FEFF 		bl	u8g2_DrawStr
 2160              	.LVL193:
 225:Core/Src/main.c ****     // if (HAL_GetTick() % 1000 < 500)
 2161              		.loc 1 225 13 is_stmt 1 discriminator 1 view .LVU674
 225:Core/Src/main.c ****     // if (HAL_GetTick() % 1000 < 500)
 2162              		.loc 1 225 14 is_stmt 0 discriminator 1 view .LVU675
 2163 0226 2046     		mov	r0, r4
 2164 0228 FFF7FEFF 		bl	u8g2_NextPage
 2165              	.LVL194:
 225:Core/Src/main.c ****     // if (HAL_GetTick() % 1000 < 500)
 2166              		.loc 1 225 5 discriminator 1 view .LVU676
 2167 022c 0028     		cmp	r0, #0
 2168 022e DAD1     		bne	.L122
 236:Core/Src/main.c ****     {
 2169              		.loc 1 236 5 is_stmt 1 view .LVU677
 236:Core/Src/main.c ****     {
 2170              		.loc 1 236 9 is_stmt 0 view .LVU678
 2171 0230 4FF48041 		mov	r1, #16384
 2172 0234 00F18040 		add	r0, r0, #1073741824
 2173 0238 00F50130 		add	r0, r0, #132096
 2174 023c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 2175              	.LVL195:
 236:Core/Src/main.c ****     {
 2176              		.loc 1 236 8 view .LVU679
 2177 0240 0028     		cmp	r0, #0
 2178 0242 3FF42DAF 		beq	.L142
 2179              	.L123:
 252:Core/Src/main.c ****     {
 2180              		.loc 1 252 5 is_stmt 1 view .LVU680
 252:Core/Src/main.c ****     {
 2181              		.loc 1 252 8 is_stmt 0 view .LVU681
 2182 0246 B9F1000F 		cmp	r9, #0
 2183 024a 7FF449AF 		bne	.L143
 2184              	.L125:
 290:Core/Src/main.c ****     uint32_t compare1 = __HAL_TIM_GetAutoreload(&htim1);
 2185              		.loc 1 290 5 is_stmt 1 view .LVU682
 290:Core/Src/main.c ****     uint32_t compare1 = __HAL_TIM_GetAutoreload(&htim1);
 2186              		.loc 1 290 5 view .LVU683
 2187 024e 0F4A     		ldr	r2, .L144+4
 2188 0250 1368     		ldr	r3, [r2]
 2189 0252 1E49     		ldr	r1, .L144+68
 2190 0254 D962     		str	r1, [r3, #44]
 290:Core/Src/main.c ****     uint32_t compare1 = __HAL_TIM_GetAutoreload(&htim1);
 2191              		.loc 1 290 5 view .LVU684
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 66


 2192 0256 D160     		str	r1, [r2, #12]
 290:Core/Src/main.c ****     uint32_t compare1 = __HAL_TIM_GetAutoreload(&htim1);
 2193              		.loc 1 290 5 view .LVU685
 291:Core/Src/main.c ****     if (motor_forward)
 2194              		.loc 1 291 5 view .LVU686
 291:Core/Src/main.c ****     if (motor_forward)
 2195              		.loc 1 291 14 is_stmt 0 view .LVU687
 2196 0258 DA6A     		ldr	r2, [r3, #44]
 2197              	.LVL196:
 292:Core/Src/main.c ****     {
 2198              		.loc 1 292 5 is_stmt 1 view .LVU688
 292:Core/Src/main.c ****     {
 2199              		.loc 1 292 8 is_stmt 0 view .LVU689
 2200 025a BAF1000F 		cmp	r10, #0
 2201 025e 8AD0     		beq	.L131
 294:Core/Src/main.c ****       __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, (uint32_t)compare1 * 0);
 2202              		.loc 1 294 7 is_stmt 1 view .LVU690
 2203 0260 F8EE486A 		vcvt.f32.u32	s13, s16
 2204 0264 DFED157A 		vldr.32	s15, .L144+52
 2205 0268 86EEA77A 		vdiv.f32	s14, s13, s15
 2206 026c 07EE902A 		vmov	s15, r2	@ int
 2207 0270 F8EE677A 		vcvt.f32.u32	s15, s15
 2208 0274 67EE877A 		vmul.f32	s15, s15, s14
 2209 0278 FCEEE77A 		vcvt.u32.f32	s15, s15
 2210 027c C3ED0E7A 		vstr.32	s15, [r3, #56]	@ int
 295:Core/Src/main.c ****     }
 2211              		.loc 1 295 7 view .LVU691
 2212 0280 0022     		movs	r2, #0
 2213              	.LVL197:
 295:Core/Src/main.c ****     }
 2214              		.loc 1 295 7 is_stmt 0 view .LVU692
 2215 0282 DA63     		str	r2, [r3, #60]
 2216 0284 89E7     		b	.L132
 2217              	.L145:
 2218 0286 00BF     		.align	2
 2219              	.L144:
 2220 0288 00000000 		.word	.LANCHOR2
 2221 028c 00000000 		.word	.LANCHOR1
 2222 0290 00000000 		.word	.LANCHOR6
 2223 0294 00000000 		.word	u8x8_stm32_gpio_and_delay
 2224 0298 00000000 		.word	u8x8_byte_4wire_hw_spi
 2225 029c 00000000 		.word	u8g2_cb_r0
 2226 02a0 00000000 		.word	.LANCHOR5
 2227 02a4 00000000 		.word	.LANCHOR7
 2228 02a8 00000000 		.word	.LANCHOR3
 2229 02ac 00040240 		.word	1073873920
 2230 02b0 64000000 		.word	100
 2231 02b4 00000000 		.word	0
 2232 02b8 00000240 		.word	1073872896
 2233 02bc 0000C842 		.word	1120403456
 2234 02c0 73072877 		.word	1999112051
 2235 02c4 D34D6210 		.word	274877907
 2236 02c8 00000000 		.word	u8g2_font_ncenB14_tr
 2237 02cc 3F420F00 		.word	999999
 2238              	.LBE14:
 2239              		.cfi_endproc
 2240              	.LFE217:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 67


 2242              		.global	adcarray
 2243              		.global	adcvalue
 2244              		.global	speed
 2245              		.global	u8g2
 2246              		.global	huart1
 2247              		.global	htim5
 2248              		.global	htim2
 2249              		.global	htim1
 2250              		.global	hspi1
 2251              		.global	hdma_adc1
 2252              		.global	hadc1
 2253              		.section	.bss.adcarray,"aw",%nobits
 2254              		.align	2
 2255              		.set	.LANCHOR7,. + 0
 2258              	adcarray:
 2259 0000 00000000 		.space	2048
 2259      00000000 
 2259      00000000 
 2259      00000000 
 2259      00000000 
 2260              		.section	.bss.adcvalue,"aw",%nobits
 2261              		.align	1
 2264              	adcvalue:
 2265 0000 0000     		.space	2
 2266              		.section	.bss.hadc1,"aw",%nobits
 2267              		.align	2
 2268              		.set	.LANCHOR3,. + 0
 2271              	hadc1:
 2272 0000 00000000 		.space	72
 2272      00000000 
 2272      00000000 
 2272      00000000 
 2272      00000000 
 2273              		.section	.bss.hdma_adc1,"aw",%nobits
 2274              		.align	2
 2277              	hdma_adc1:
 2278 0000 00000000 		.space	96
 2278      00000000 
 2278      00000000 
 2278      00000000 
 2278      00000000 
 2279              		.section	.bss.hspi1,"aw",%nobits
 2280              		.align	2
 2281              		.set	.LANCHOR0,. + 0
 2284              	hspi1:
 2285 0000 00000000 		.space	88
 2285      00000000 
 2285      00000000 
 2285      00000000 
 2285      00000000 
 2286              		.section	.bss.htim1,"aw",%nobits
 2287              		.align	2
 2288              		.set	.LANCHOR1,. + 0
 2291              	htim1:
 2292 0000 00000000 		.space	72
 2292      00000000 
 2292      00000000 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 68


 2292      00000000 
 2292      00000000 
 2293              		.section	.bss.htim2,"aw",%nobits
 2294              		.align	2
 2295              		.set	.LANCHOR2,. + 0
 2298              	htim2:
 2299 0000 00000000 		.space	72
 2299      00000000 
 2299      00000000 
 2299      00000000 
 2299      00000000 
 2300              		.section	.bss.htim5,"aw",%nobits
 2301              		.align	2
 2302              		.set	.LANCHOR5,. + 0
 2305              	htim5:
 2306 0000 00000000 		.space	72
 2306      00000000 
 2306      00000000 
 2306      00000000 
 2306      00000000 
 2307              		.section	.bss.huart1,"aw",%nobits
 2308              		.align	2
 2309              		.set	.LANCHOR4,. + 0
 2312              	huart1:
 2313 0000 00000000 		.space	68
 2313      00000000 
 2313      00000000 
 2313      00000000 
 2313      00000000 
 2314              		.section	.bss.speed,"aw",%nobits
 2315              		.align	2
 2318              	speed:
 2319 0000 00000000 		.space	4
 2320              		.section	.bss.u8g2,"aw",%nobits
 2321              		.align	2
 2322              		.set	.LANCHOR6,. + 0
 2325              	u8g2:
 2326 0000 00000000 		.space	148
 2326      00000000 
 2326      00000000 
 2326      00000000 
 2326      00000000 
 2327              		.text
 2328              	.Letext0:
 2329              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 2330              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 2331              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 2332              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2333              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2334              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2335              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2336              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2337              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2338              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2339              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2340              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2341              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 69


 2342              		.file 16 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\lib\\gcc\\arm-none-eabi
 2343              		.file 17 "Core/Src/u8g2/Inc/u8x8.h"
 2344              		.file 18 "Core/Src/u8g2/Inc/u8g2.h"
 2345              		.file 19 "<built-in>"
 2346              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2347              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2348              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2349              		.file 23 "Core/Inc/main.h"
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 70


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:174    .text.MX_GPIO_Init:000000a4 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:181    .text.MX_DMA_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:186    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:235    .text.MX_DMA_Init:00000030 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:240    .text.u8x8_stm32_gpio_and_delay:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:246    .text.u8x8_stm32_gpio_and_delay:00000000 u8x8_stm32_gpio_and_delay
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:344    .text.u8x8_stm32_gpio_and_delay:00000048 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:349    .text.u8x8_byte_4wire_hw_spi:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:355    .text.u8x8_byte_4wire_hw_spi:00000000 u8x8_byte_4wire_hw_spi
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:378    .text.u8x8_byte_4wire_hw_spi:00000010 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:470    .text.u8x8_byte_4wire_hw_spi:00000060 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:477    .text.num_to_str:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:483    .text.num_to_str:00000000 num_to_str
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:655    .text.num_to_str:00000080 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:660    .text.UART_printf:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:666    .text.UART_printf:00000000 UART_printf
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:742    .text.Error_Handler:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:748    .text.Error_Handler:00000000 Error_Handler
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:780    .text.MX_TIM1_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:785    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1010   .text.MX_TIM1_Init:000000e4 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1016   .text.MX_TIM2_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1021   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1173   .text.MX_TIM2_Init:0000009c $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1178   .text.MX_ADC1_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1183   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1289   .text.MX_ADC1_Init:0000005c $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1296   .text.MX_SPI1_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1301   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1372   .text.MX_SPI1_Init:0000003c $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1378   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1383   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1438   .text.MX_USART1_UART_Init:0000002c $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1444   .text.MX_TIM5_Init:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1449   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1554   .text.MX_TIM5_Init:00000058 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1560   .text.SystemClock_Config:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1566   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1695   .text.SystemClock_Config:00000084 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1701   .text.main:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:1707   .text.main:00000000 main
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2220   .text.main:00000288 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2258   .bss.adcarray:00000000 adcarray
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2264   .bss.adcvalue:00000000 adcvalue
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2318   .bss.speed:00000000 speed
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2325   .bss.u8g2:00000000 u8g2
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2312   .bss.huart1:00000000 huart1
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2305   .bss.htim5:00000000 htim5
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2298   .bss.htim2:00000000 htim2
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2291   .bss.htim1:00000000 htim1
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2284   .bss.hspi1:00000000 hspi1
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2277   .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2271   .bss.hadc1:00000000 hadc1
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s 			page 71


C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2254   .bss.adcarray:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2261   .bss.adcvalue:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2267   .bss.hadc1:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2274   .bss.hdma_adc1:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2280   .bss.hspi1:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2287   .bss.htim1:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2294   .bss.htim2:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2301   .bss.htim5:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2308   .bss.huart1:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2315   .bss.speed:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:2321   .bss.u8g2:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:391    .text.u8x8_byte_4wire_hw_spi:0000001d $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccqZ2GuU.s:391    .text.u8x8_byte_4wire_hw_spi:0000001e $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_Delay
HAL_SPI_Transmit
malloc
strlen
vsnprintf
HAL_UART_Transmit
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_UART_Init
HAL_TIM_Encoder_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
u8g2_Setup_ssd1306_128x64_noname_2
u8x8_InitDisplay
u8x8_SetPowerSave
HAL_TIM_Encoder_Start
HAL_ADC_Start_DMA
HAL_GetTick
HAL_GPIO_TogglePin
HAL_GPIO_ReadPin
u8g2_FirstPage
u8g2_SetFont
u8g2_DrawStr
u8g2_NextPage
u8g2_cb_r0
u8g2_font_ncenB14_tr
