// Seed: 1396722250
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_4, id_5;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output logic id_2,
    output supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri id_6,
    output tri0 id_7,
    output wire id_8,
    input wor id_9,
    input tri id_10,
    output tri1 id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14,
    output wor id_15
);
  assign id_3#(.id_10(1)) = id_4;
  assign id_2 = 1'b0;
  always @(negedge id_4);
  tri1 id_17, id_18;
  tri1 id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_22 = 1;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20
  );
  assign id_22 = 1;
  id_25 :
  assert property (@(1'b0, posedge 1) id_12) id_2 <= 1;
  wire id_26;
  assign id_19 = 1'h0;
endmodule
