// Seed: 1978125624
module module_0 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(1),
        .id_5(id_6),
        .id_7(""),
        .id_8(1),
        .id_9(1)
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33#(.id_34(1)),
    id_35,
    id_36
);
  input id_28;
  input id_27;
  input id_26;
  input id_25;
  input id_24;
  input id_23;
  input id_22;
  input id_21;
  output id_20;
  input id_19;
  output id_18;
  input id_17;
  input id_16;
  input id_15;
  output id_14;
  output id_13;
  input id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_20 = 1'd0;
  type_41 id_37 (
      id_6,
      1,
      1,
      id_17,
      1'b0,
      id_22,
      id_5,
      id_1
  );
  logic id_38, id_39;
  logic id_40;
  initial id_17 <= id_21;
  type_44(
      1'h0
  );
  assign (weak1, weak0) id_10[1] = id_32;
  assign id_12 = id_5;
endmodule
`timescale 1ps / 1ps
