// Seed: 234294454
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output logic id_6
);
  assign id_3 = id_5;
  assign id_1 = id_4;
  always @* begin
    if (!id_5 && id_5) id_2 <= #1 1;
  end
endmodule
