
AVRASM ver. 2.2.8  N:\MicroChipStudio\Examen_P3\Examen_P3\main.asm Thu Dec 07 23:48:22 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16Adef.inc'
N:\MicroChipStudio\Examen_P3\Examen_P3\main.asm(8): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16adef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16Adef.inc'
N:\MicroChipStudio\Examen_P3\Examen_P3\main.asm(8): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16adef.inc'
                                 
                                 ;*******************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 ; Practica 14 LCD
                                 ;
                                 ; Created: 21/10/23
                                 ; Author : Andre Nicasio Romo
                                 ;*******************
                                 
                                 .include "m16adef.inc"     
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                    
                                 ;*******************
                                 ;Registros (aqu pueden definirse)
                                 ;.def temporal=r19
                                 
                                 ;Palabras claves (aqu pueden definirse)
                                 ;.equ LCD_DAT=DDRC
                                 ;********************
                                 
                                 .org 0x0000
                                 ;Comienza el vector de interrupciones...
000000 940c 002a                 jmp RESET ; Reset Handler
000002 940c 01ef                 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 01f0                 jmp EXT_INT1 ; IRQ1 Handler
000006 940c 01f1                 jmp TIM2_COMP ; Timer2 Compare Handler
000008 940c 01f2                 jmp TIM2_OVF ; Timer2 Overflow Handler
00000a 940c 01f3                 jmp TIM1_CAPT ; Timer1 Capture Handler
00000c 940c 01f4                 jmp TIM1_COMPA ; Timer1 CompareA Handler
00000e 940c 01f5                 jmp TIM1_COMPB ; Timer1 CompareB Handler
000010 940c 01f6                 jmp TIM1_OVF ; Timer1 Overflow Handler
000012 940c 01f7                 jmp TIM0_OVF ; Timer0 Overflow Handler
000014 940c 01f8                 jmp SPI_STC ; SPI Transfer Complete Handler
000016 940c 01f9                 jmp USART_RXC ; USART RX Complete Handler
000018 940c 01fa                 jmp USART_UDRE ; UDR Empty Handler
00001a 940c 01fb                 jmp USART_TXC ; USART TX Complete Handler
00001c 940c 01fc                 jmp ADC_COMP ; ADC Conversion Complete Handler
00001e 940c 01fd                 jmp EE_RDY ; EEPROM Ready Handler
000020 940c 01fe                 jmp ANA_COMP ; Analog Comparator Handler
000022 940c 01ff                 jmp TWSI ; Two-wire Serial Interface Handler
000024 940c 0202                 jmp EXT_INT2 ; IRQ2 Handler
000026 940c 0228                 jmp TIM0_COMP ; Timer0 Compare Handler
000028 940c 0229                 jmp SPM_RDY ; Store Program Memory Ready Handler
                                 
                                 ;**************
                                 ;Inicializar el Stack Pointer
                                 ;**************
                                 Reset:
00002a e004                      ldi r16, high(RAMEND)
00002b bf0e                      out SPH, r16
00002c e50f                      ldi r16, low(RAMEND)
00002d bf0d                      out SPL, r16 
                                 
00002e 9478                      sei
                                 
                                 ;*********************************
                                 ;Aqu comienza el programa...
                                 ;No olvides configurar al inicio todo lo que utilizars
                                 ;*********************************
00002f ef00                      ldi r16, 0b1111_0000 // los pines c0-c3 son entrada y c4-c7 son salidas
000030 bb04                      out DDRC, R16
000031 e002                      ldi r16, 0b0000_0010 // todos los pines de entrada exceptuado el led (b1)
000032 bb07                      out DDRB, R16
                                 
000033 ef0d                      ldi r16, 0b1111_1101
000034 bb08                       out PortB, r16
                                 
000035 ee00                      ldi r16, 0b1110_0000 //setear las banderas de las interrupciones aun sin ocurrir
000036 bf0a                      out GIFR, r16        //normal mente se setean las 3 banderas juntas. bits 7(I1),6(I0),5(I2)
                                                      // Siempre configurar con: 0b1110_0000   
                                 
000037 e000                      ldi r16, 0b0000_0000  //Se usa para setear con que tipo de flanco se va a trabajar
000038 bf04                      out MCUCSR, r16        // el bit 6 es I2, bits 0,1 son (I0) y bits 3 y 4 son (I1)
                                                       // 00=0v
                                 					  // 01=Flancos tanto de subida como de bajada
                                 					  // 10= Flancos de Bajada
                                 					  // 11=Flancos de subida
                                 
000039 e200                      ldi r16, 0b0010_0000   //Regristro para habilitar las Interrupciones
00003a bf0b                      out GICR, r16          //Bit 7= (I1)
                                                        //Bit 6= (I0)
                                 					   //Bit 5= (I2)
                                 
00003b e011                      ldi r17, $01 //bandera 0b0000_0001
00003c e020                      ldi r18, 0 //Letras A o B
00003d e030                      ldi r19, 0 // numeros 1 o 2
00003e e060                      ldi r22, 0 // Digito1 Costo
00003f e070                      ldi r23, 0 // Digito2 Costo
000040 e080                      ldi r24, 0 // Decenas
000041 e090                      ldi r25, 0 // Unidades
000042 e3b0                      ldi r27, 48 // Dpara pasar a asqui
000043 e0d0                      ldi r29, 0 //registro para la cantidad
000044 e0fa                      ldi r31, 10 //registro para la cantidad
000045 d137                      rcall INI_LCD
000046 e800                      ldi VAR, 0b1000_0000
000047 d14c                      Rcall WR_INS ;Posicion 0x00
                                 
                                 
                                 
                                 Start: 
000048 e0f3                      ldi zh, High(Tabla*2)
000049 ebe6                      ldi zl, Low(Tabla*2)
00004a 95c8                      lpm
00004b 2d00                      mov VAR, r0
00004c d14a                      rcall WR_DAT
                                 
                                 Read:
00004d 30e0                      cpi zl,0
00004e f019                      breq Operate
                                 
00004f 3fef                      cpi zl, $FF
000050 f039                      breq Limit
                                 
000051 95e3                      inc zl
                                 
                                 Operate:
000052 95c8                      lpm
000053 2d00                      mov VAR, r0
000054 3408                      cpi VAR,'H'
000055 f029                      breq Lbajo
                                 
000056 d140                      rcall WR_DAT
                                 
000057 cff5                      rjmp Read
                                 
                                 Limit:
000058 e0e0                      ldi zl,0
000059 95f3                      inc zh
00005a cff7                      rjmp Operate
                                 
                                 Lbajo:
00005b ec00                      ldi VAR, 0b1100_0000
00005c d137                      Rcall WR_INS ;Posicion 0x40
00005d e00f                      ldi VAR, 0b0000_1111
00005e d135                      Rcall WR_INS ; Blink
00005f c001                      rjmp Inicio
000060 cffa                      rjmp Lbajo
                                 
                                 Inicio:
                                 
000061 fd10                      sbrc r17, 0
000062 d0bf                      rcall Btns_AB
                                 
000063 fd11                      sbrc r17, 1
000064 d0c5                      rcall Btns_12
                                 
000065 fd12                      sbrc r17, 2
000066 c001                      rjmp sProduct
                                 
000067 cff9                      rjmp Inicio
                                 
                                 sProduct:
000068 e001                      ldi Var, 0b0000_0001
000069 d12a                      rcall WR_INS // se limpio el lcd
00006a e00c                      ldi VAR, 0b0000_1100
00006b d128                      Rcall WR_INS ; Se quita el blink
                                 
00006c 3421                      cpi r18, 'A'
00006d f019                      breq As
                                 
00006e 3422                      cpi r18, 'B'
00006f f031                      breq Bs
                                 
000070 cff7                      rjmp sProduct
                                 
                                 As:
000071 3331                      cpi r19, '1'
000072 f041                      breq A1
                                 
000073 3332                      cpi r19, '2'
000074 f049                      breq A2
                                 
000075 cffb                      rjmp As
                                 
                                 Bs:
                                 
000076 3331                      cpi r19, '1'
000077 f049                      breq B1
                                 
000078 3332                      cpi r19, '2'
000079 f051                      breq B2
                                 
00007a cffb                      rjmp Bs
                                 
                                 A1:
00007b e360                      ldi r22, '0'
00007c e373                      ldi r23, '3'
                                 
00007d c009                      rjmp Insertar_Msg1
                                 
                                 A2:
00007e e360                      ldi r22, '0'
00007f e379                      ldi r23, '9'
000080 c006                      rjmp Insertar_Msg1
                                 
                                 B1:
000081 e362                      ldi r22, '2'
000082 e373                      ldi r23, '3'
000083 c003                      rjmp Insertar_Msg1
                                 
                                 B2:
000084 e363                      ldi r22, '3'
000085 e371                      ldi r23, '1'
000086 c000                      rjmp Insertar_Msg1
                                 
                                 Insertar_Msg1:
                                 Start1: 
000087 e0f3                      ldi zh, High(Ins*2)
000088 ede4                      ldi zl, Low(Ins*2)
000089 95c8                      lpm
00008a 2d00                      mov VAR, r0
00008b d10b                      rcall WR_DAT
                                 
                                 Read1:
00008c 30e0                      cpi zl,0
00008d f019                      breq Operate1
                                 
00008e 3fef                      cpi zl, $FF
00008f f039                      breq Limit1
                                 
000090 95e3                      inc zl
                                 
                                 Operate1:
000091 95c8                      lpm
000092 2d00                      mov VAR, r0
000093 3408                      cpi VAR,'H'
000094 f031                      breq Insertar_Msg2
                                 
000095 d101                      rcall WR_DAT
                                 
000096 cff5                      rjmp Read1
                                 
                                 Limit1:
000097 95e3                      inc zl
000098 95f3                      inc zh
000099 cff7                      rjmp Operate1
                                 
00009a cfec                      rjmp Insertar_Msg1
                                 
                                 Insertar_Msg2:
00009b 2f06                      mov Var,r22
00009c d0fa                      rcall WR_DAT
                                 
00009d 2f07                      mov Var,r23
00009e d0f8                      rcall WR_DAT
                                 
00009f e20e                      ldi Var, '.'
0000a0 d0f6                      rcall WR_DAT
                                 
0000a1 e300                      ldi Var, '0'
0000a2 d0f4                      rcall WR_DAT
0000a3 e300                      ldi Var, '0'
0000a4 d0f2                      rcall WR_DAT
                                 
0000a5 ec00                      ldi VAR, 0b1100_0000
0000a6 d0ed                      Rcall WR_INS ;Posicion 0x40
                                 
                                 Start2: 
0000a7 e0f3                      ldi zh, High(InsC*2)
0000a8 ece6                      ldi zl, Low(InsC*2)
0000a9 95c8                      lpm
0000aa 2d00                      mov VAR, r0
0000ab d0eb                      rcall WR_DAT
                                 
                                 Read2:
0000ac 30e0                      cpi zl,0
0000ad f019                      breq Operate2
                                 
0000ae 3fef                      cpi zl, $FF
0000af f039                      breq Limit2
                                 
0000b0 95e3                      inc zl
                                 
                                 Operate2:
0000b1 95c8                      lpm
0000b2 2d00                      mov VAR, r0
0000b3 3408                      cpi VAR,'H'
0000b4 f029                      breq loop
                                 
0000b5 d0e1                      rcall WR_DAT
                                 
0000b6 cff5                      rjmp Read2
                                 
                                 Limit2:
0000b7 95e3                      inc zl
0000b8 95f3                      inc zh
0000b9 cff7                      rjmp Operate2
                                 
                                 loop:
0000ba 0f11                      lsl r17
0000bb ec08                      ldi VAR, 0b1100_1000
0000bc d0d7                      Rcall WR_INS ;Posicion 0x48
0000bd c002                      rjmp Insertar
0000be cffb                      rjmp loop
                                 
                                 
0000bf cfdb                      rjmp Insertar_Msg2
                                 
                                 Insertar:
0000c0 1797                       cp r25, r23
0000c1 f410                       brsh check
0000c2 f020                       brlo check2
0000c3 cffc                      rjmp Insertar
                                 
                                 check:
0000c4 1786                      cp r24, r22
0000c5 f420                      brsh Entregando
0000c6 cff9                      rjmp Insertar
                                 
                                 check2:
0000c7 1768                      cp r22, r24
0000c8 f008                      brlo Entregando
0000c9 cff6                      rjmp Insertar
                                 
                                 
                                 
                                 
                                 Entregando:
0000ca e001                      ldi Var, 0b0000_0001
0000cb d0c8                      rcall WR_INS // se limpio el lcd
                                 
0000cc e800                      ldi Var, 0b1000_0000
0000cd d0c6                      rcall WR_INS // se limpio el lcd
0000ce e405                      ldi Var, 'E'
0000cf d0c7                      rcall WR_DAT
0000d0 0000                      nop
0000d1 e60e                      ldi Var, 'n'
0000d2 d0c4                      rcall WR_DAT
0000d3 0000                      nop
0000d4 e704                      ldi Var, 't'
0000d5 d0c1                      rcall WR_DAT
0000d6 0000                      nop
0000d7 e702                      ldi Var, 'r'
0000d8 d0be                      rcall WR_DAT
0000d9 0000                      nop
0000da e605                      ldi Var, 'e'
0000db d0bb                      rcall WR_DAT
0000dc 0000                      nop
0000dd e607                      ldi Var, 'g'
0000de d0b8                      rcall WR_DAT
0000df 0000                      nop
0000e0 e601                      ldi Var, 'a'
0000e1 d0b5                      rcall WR_DAT
0000e2 0000                      nop
0000e3 e60e                      ldi Var, 'n'
0000e4 d0b2                      rcall WR_DAT
0000e5 0000                      nop
0000e6 e604                      ldi Var, 'd'
0000e7 d0af                      rcall WR_DAT
0000e8 0000                      nop
0000e9 e60f                      ldi Var, 'o'
0000ea d0ac                      rcall WR_DAT
0000eb 0000                      nop
0000ec e20e                      ldi Var, '.'
0000ed d0a9                      rcall WR_DAT
0000ee 0000                      nop
0000ef e20e                      ldi Var, '.'
0000f0 d0a6                      rcall WR_DAT
0000f1 0000                      nop
0000f2 e20e                      ldi Var, '.'
0000f3 d0a3                      rcall WR_DAT
                                 
                                 Entregando2:
0000f4 9ac1                      sbi portb, 1
0000f5 ec00                      ldi VAR, 0b1100_0000
0000f6 d09d                      Rcall WR_INS ;Posicion 0x48
0000f7 e403                      ldi Var, 'C'
0000f8 d09e                      rcall WR_DAT
0000f9 e601                      ldi Var, 'a'
0000fa d09c                      rcall WR_DAT
0000fb e60d                      ldi Var, 'm'
0000fc d09a                      rcall WR_DAT
0000fd e602                      ldi Var, 'b'
0000fe d098                      rcall WR_DAT
0000ff e609                      ldi Var, 'i'
000100 d096                      rcall WR_DAT
000101 e60f                      ldi Var, 'o'
000102 d094                      rcall WR_DAT
000103 e000                      ldi Var, 0
000104 d092                      rcall WR_DAT
                                 
000105 d05f                      rcall Cambio
000106 2f08                      mov var, r24
000107 d08f                      rcall WR_DAT
000108 2f09                      mov var, r25
000109 d08d                      rcall WR_DAT
                                 
00010a e20e                      ldi Var, '.'
00010b d08b                      rcall WR_DAT
                                 
00010c e300                      ldi Var, '0'
00010d d089                      rcall WR_DAT
00010e e300                      ldi Var, '0'
00010f d087                      rcall WR_DAT
000110 d134                      rcall Delay_2s
000111 c001                      rjmp reseti
                                 
000112 cfe1                      rjmp entregando2
                                 
                                 reseti:
000113 98c1                      cbi Portb, 1
000114 e001                      ldi Var, 0b0000_0001
000115 d07e                      rcall WR_INS // se limpio el lcd
000116 98c1                      cbi portb, 1
000117 e011                      ldi r17, $01 //bandera 0b0000_0001
000118 e020                      ldi r18, 0 //Letras A o B
000119 e030                      ldi r19, 0 // numeros 1 o 2
00011a e060                      ldi r22, 0 // Digito1 Costo
00011b e070                      ldi r23, 0 // Digito2 Costo
00011c e080                      ldi r24, 0 // Decenas
00011d e090                      ldi r25, 0 // Unidades
00011e e3b0                      ldi r27, 48 // Dpara pasar a asqui
00011f e0d0                      ldi r29, 0 //registro para la cantidad
000120 e0fa                      ldi r31, $0A //registro para la cantidad
000121 cf26                      rjmp Start
                                 
                                 Btns_AB:
                                 
000122 e70f                      ldi r16, 0b0111_1111
000123 bb05                      out PORTC, r16 
000124 0000                      nop
                                 
000125 9b98                      sbis PINC, 0
000126 c00e                      rjmp A
000127 9b99                      sbis PINC, 1
000128 c015                      rjmp B
                                 
000129 9508                      ret
                                 
                                 Btns_12:
                                 
00012a ee0f                      ldi r16, 0b1110_1111
00012b bb05                      out PORTC, r16 
00012c 0000                      nop
                                 
00012d 9b9a                      sbis PINC, 2
00012e c018                      rjmp Uno
                                 
00012f 9aac                      sbi PortC, 4
000130 98ad                      cbi PortC, 5
000131 0000                      nop 
                                 
000132 9b9a                      sbis PINC, 2
000133 c01c                      rjmp Dos
                                 
000134 9508                      ret
                                 
                                 
                                 A:
000135 e401                      ldi VAR, 'A'
000136 2f20                      mov r18,Var
                                 
000137 d021                      RCALL Retardo
                                 while_A:
000138 9b98                      sbis PINC, 0
000139 cffe                      rjmp while_A
00013a d01e                      rcall Retardo
                                 
00013b d05b                      rcall WR_DAT
                                 
00013c 0f11                      lsl r17
00013d cf23                      rjmp Inicio
                                 
                                 B:
00013e e402                      ldi VAR, 'B'
00013f 2f20                      mov r18,Var
                                 
000140 d018                      RCALL Retardo
                                 while_B:
000141 9b98                      sbis PINC, 0
000142 cffe                      rjmp while_B
000143 d015                      rcall Retardo
                                 
000144 d052                      rcall WR_DAT
                                 
000145 0f11                      lsl r17
000146 cf1a                      rjmp Inicio
                                 
                                 Uno:
000147 e301                      ldi VAR, '1'
000148 2f30                      mov r19,Var
                                 
000149 d00f                      RCALL Retardo
                                 while_1:
00014a 9b9a                      sbis PINC, 2
00014b cffe                      rjmp while_1
00014c d00c                      rcall Retardo
                                 
00014d d049                      rcall WR_DAT
                                 
00014e 0f11                      lsl r17
00014f cf11                      rjmp Inicio
                                 //
                                 
                                 Dos:
000150 e302                      ldi VAR, '2'
000151 2f30                      mov r19,Var
000152 d006                      RCALL Retardo
                                 while_2:
000153 9b9a                      sbis PINC, 2
000154 cffe                      rjmp while_2
000155 d003                      rcall Retardo
                                 
000156 d040                      rcall WR_DAT
000157 0f11                      lsl r17
000158 cf08                      rjmp Inicio
                                 
                                 
                                 Retardo:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     50000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 49995 cycles:
000159 e645                                ldi  R20, $65
00015a ea54                      WGLOOP0000:  ldi  R21, $A4
00015b 955a                      WGLOOP1000:  dec  R21
00015c f7f1                                brne WGLOOP1000
00015d 954a                                dec  R20
00015e f7d9                                brne WGLOOP0000
                                 ; ----------------------------- 
                                 ; delaying 3 cycles:
00015f e041                                ldi  R20, $01
000160 954a                      WGLOOP2000:  dec  R20
000161 f7f1                                brne WGLOOP2000
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
000162 0000                                nop
000163 0000                                nop
                                 ; ============================= 
000164 9508                      	ret
                                 
                                 	Cambio:
000165 5360                      	subi r22, 48
000166 5370                      	subi r23, 48
000167 5380                      	subi r24, 48
000168 5390                      	subi r25, 48
000169 1797                      	 cp r25,r23
00016a f008                      	 brlo special
00016b c00c                      	 rjmp finale
                                 
                                 	 special:
00016c 9593                      	 inc r25
00016d 9593                      	 inc r25
00016e 9593                      	 inc r25
00016f 9593                      	 inc r25
000170 9593                      	 inc r25
000171 9593                      	 inc r25
000172 9593                      	 inc r25
000173 9593                      	 inc r25
000174 9593                      	 inc r25
000175 9593                      	 inc r25
000176 958a                      	 dec r24
000177 c000                      	 rjmp finale
                                 
                                 	 finale:
000178 1b86                      	 sub r24,r22
000179 1b97                      	 sub r25,r23
00017a 0f8b                      	 add r24, r27
00017b 0f9b                      	 add r25, r27
00017c 9508                      	 ret
                                 
                                 
                                 ;********************************
                                 ;ESTA LIBRERA SE UTILIZA PARA EL LCD
                                 ;Esta libreria funciona a una frecuencia de ???????
                                 ;FUNCIONES:
                                 ;   - INI_LCD sirve para inicializar el LCD
                                 ;   - WR_INS para escribir una instruccion en el LCD.  Antes debe de cargarse en VAR la instruccin a escribir
                                 ;   - WR_DAT para escribir un dato en el LCD.  Antes debe de cargarse en VAR el dato a escribir
                                 ;REGISTROS
                                 ;   - Se emplea el registro R16, R17 y R18
                                 ;PUERTOS
                                 ;   - Se emplea el puerto D (pines 5 6 y 7 para RS, RW y E respectivamente)
                                 ;   - Se emplea el puerto C para la conexin a D0..D7
                                 ;   - Estos puertos pueden modificarse en la definicin de variables
                                 ;****************************************
                                 ;Definicin de variables
                                 .def VAR3 = r17
                                 .def VAR2=r18
                                 .def VAR= r16
                                 .equ LCD_DAT=DDRA
                                 .equ PORT_DAT=PORTA
                                 .equ PIN_DAT=PINA
                                 .equ LCD_CTR=DDRD 
                                 .equ PORT_CTR=PORTD
                                 .equ RS= PD5
                                 .equ RW= PD6
                                 .equ E=  PD7
                                 .equ PIN_RS=5
                                 .equ PIN_RW=6
                                 .equ PIN_E=7
                                 
                                 ;****************************************
                                 INI_LCD:	
00017d d028                      	rcall DECLARA_PUERTOS
00017e d039                              rcall T0_15m			 
00017f e308                      	ldi VAR,0b00111000		;Function Set - Inicializa el LCD
000180 d01e                      	rcall WR_INS_INI		
000181 d04d                      	rcall T0_4m1
000182 e308                      	ldi VAR,0b00111000		;Function Set - Inicializa elLCD
000183 d01b                      	rcall WR_INS_INI		
000184 d045                      	rcall T0_100u			
000185 e308                      	ldi VAR,0b00111000		;Function Set - Inicializa elLCD
000186 d018                      	rcall WR_INS_INI		
000187 d042                      	rcall T0_100u			
000188 e308                      	ldi VAR,0b00111000		;Function Set - Define 2 lneas, 5x8 char font
000189 d015                      	rcall WR_INS_INI		
00018a d03f                      	rcall T0_100u
00018b e008                      	ldi VAR, 0b00001000		;Apaga el display
00018c d007                      	rcall WR_INS
00018d e001                      	ldi VAR, 0b00000001		;Limpia el display
00018e d005                              rcall WR_INS
00018f e006                      	ldi VAR, 0b00000110		;Entry Mode Set - Display clear, increment, without display shift
000190 d003                      	rcall WR_INS		
000191 e00c                      	ldi VAR, 0b00001100		;Enciende el display
000192 d001                              rcall WR_INS		
000193 9508                      ret
                                 ;****************************************
                                 WR_INS: 
000194 d00a                      	rcall WR_INS_INI
000195 d014                      	rcall CHK_FLG			;Espera hasta que la bandera del LCD responde que ya termin
000196 9508                      ret
                                 ;****************************************
                                 WR_DAT:			
000197 bb0b                      	out PORT_DAT,VAR 
000198 9a95                      	sbi PORT_CTR,PIN_RS		;Modo datos
000199 9896                      	cbi PORT_CTR,PIN_RW		;Modo escritura
00019a 9a97                      	sbi PORT_CTR,PIN_E		;Habilita E
00019b d026                      	rcall T0_10m
00019c 9897                      	cbi PORT_CTR,PIN_E		;Quita E, regresa a modo normal
00019d d00c                      	rcall CHK_FLG			;Espera hasta que la bandera del LCD indica que termin
00019e 9508                      ret
                                 ;****************************************
                                 WR_INS_INI: 
00019f bb0b                      	out PORT_DAT,VAR 
0001a0 9895                      	cbi PORT_CTR,PIN_RS		;Modo instrucciones
0001a1 9896                      	cbi PORT_CTR,PIN_RW		;Modo escritura
0001a2 9a97                         	sbi PORT_CTR,PIN_E		;Habilita E
0001a3 d01e                      	rcall T0_10m			
0001a4 9897                      	cbi PORT_CTR,PIN_E		;Quita E, regresa a modo normal
0001a5 9508                      ret
                                 ;****************************************
                                 DECLARA_PUERTOS:
0001a6 ef0f                      	ldi VAR, 0xFF
0001a7 bb0a                      	out LCD_DAT, VAR		; El puerto donde estn conectados D0..D7 se habilita como salida
0001a8 bb01                      	out LCD_CTR, VAR		; Todo el puerto en donde estn conectados RS,RW y E se habilita como salida
0001a9 9508                      ret	
                                 ;****************************************
                                 CHK_FLG: 
0001aa e000                      	ldi VAR, 0x00		
0001ab bb0a                      	out LCD_DAT, VAR		;Establece el puerto de datos como entrada para poder leer la bandera
0001ac 9895                      	cbi PORT_CTR, PIN_RS		;Modo instrucciones
0001ad 9a96                      	sbi PORT_CTR, PIN_RW		;Modo lectura
                                 	RBF:
0001ae 9a97                      		sbi PORT_CTR, PIN_E 	;Habilita E
0001af d012                      		rcall T0_10m
0001b0 9897                      		cbi PORT_CTR, PIN_E	;Quita E, regresa a modo normal
0001b1 9bcf                      	   	sbis PIN_DAT, 7		
                                 		;sbis o sbic cambian segn se trate de la vida real o de poteus
0001b2 cffb                      	   	rjmp RBF		;Repite el ciclo hasta que la bandera de ocupado(pin7)=1
                                 	CONTINUA:	
0001b3 9895                      	cbi PORT_CTR, PIN_RS		;Limpia RS
0001b4 9896                      	cbi PORT_CTR, PIN_RW		;Limpia RW
                                 		
0001b5 ef0f                       	ldi VAR, 0xFF   	
0001b6 bb0a                      	out LCD_DAT, VAR		;Regresa el puerto de datos a su configuracin como puerto de salida
0001b7 9508                      ret
                                 ;****************************************
                                 T0_15m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     15000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 14994 cycles:
0001b8 e145                                ldi  R20, $15
0001b9 ee5d                      WGLOOP0:  ldi  R21, $ED
0001ba 955a                      WGLOOP1:  dec  R21
0001bb f7f1                                brne WGLOOP1
0001bc 954a                                dec  R20
0001bd f7d9                                brne WGLOOP0
                                 ; ----------------------------- 
                                 ; delaying 6 cycles:
0001be e042                                ldi  R20, $02
0001bf 954a                      WGLOOP2:  dec  R20
0001c0 f7f1                                brne WGLOOP2
                                 ; ============================= 
                                 
0001c1 9508                      ret
                                 ;****************************************
                                 T0_10m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     10000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 9999 cycles:
0001c2 e241                                ldi  R20, $21
0001c3 e654                      WGLOOP01:  ldi  R21, $64
0001c4 955a                      WGLOOP11:  dec  R21
0001c5 f7f1                                brne WGLOOP11
0001c6 954a                                dec  R20
0001c7 f7d9                                brne WGLOOP01
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
0001c8 0000                                nop
                                 ; ============================= 
                                 
                                 
0001c9 9508                      ret
                                 ;****************************************
                                 T0_100u:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     100 cycles:
                                 ; ----------------------------- 
                                 ; delaying 99 cycles:
0001ca e241                                ldi  R20, $21
0001cb 954a                      WGLOOP02:  dec  R20
0001cc f7f1                                brne WGLOOP02
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
0001cd 0000                                nop
                                 ; ============================= 
                                 
0001ce 9508                      ret
                                 ;****************************************
                                 T0_4m1:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     4100 cycles:
                                 ; ----------------------------- 
                                 ; delaying 4095 cycles:
0001cf e047                                ldi  R20, $07
0001d0 ec52                      WGLOOP03:  ldi  R21, $C2
0001d1 955a                      WGLOOP13:  dec  R21
0001d2 f7f1                                brne WGLOOP13
0001d3 954a                                dec  R20
0001d4 f7d9                                brne WGLOOP03
                                 ; ----------------------------- 
                                 ; delaying 3 cycles:
0001d5 e041                                ldi  R20, $01
0001d6 954a                      WGLOOP23:  dec  R20
0001d7 f7f1                                brne WGLOOP23
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
0001d8 0000                                nop
0001d9 0000                                nop
                                 ; ============================= 
0001da 9508                      ret
                                 ;*********************************
                                 ;Aqu est el manejo de las interrupciones concretas
                                 Tabla:
0001db 6c45
0001dc 6769
0001dd 2065
0001de 7250
0001df 646f
0001e0 6375
0001e1 6f74
0001e2 4820                      .db "Elige Producto H"
                                 InsC:
0001e3 6954
0001e4 6e65
0001e5 7365
0001e6 2420
0001e7 3030
0001e8 302e
0001e9 4830                      .db "Tienes $00.00H"
                                 Ins:
0001ea 6e49
0001eb 6573
0001ec 7472
0001ed 2061
0001ee 4824                      .db "Inserta $H"
                                 ;*********************************
                                 EXT_INT0: ; IRQ0 Handler
0001ef 9518                      reti
                                 EXT_INT1: 
0001f0 9518                      reti ; IRQ1 Handler
                                 TIM2_COMP: 
0001f1 9518                      reti ; Timer2 Compare Handler
                                 TIM2_OVF: 
0001f2 9518                      reti ; Timer2 Overflow Handler
                                 TIM1_CAPT: 
0001f3 9518                      reti ; Timer1 Capture Handler
                                 TIM1_COMPA: 
0001f4 9518                      reti ; Timer1 CompareA Handler
                                 TIM1_COMPB: 
0001f5 9518                      reti ; Timer1 CompareB Handler
                                 TIM1_OVF: 
0001f6 9518                      reti ; Timer1 Overflow Handler
                                 TIM0_OVF: 
0001f7 9518                      reti ; Timer0 Overflow Handler
                                 SPI_STC: 
0001f8 9518                      reti ; SPI Transfer Complete Handler
                                 USART_RXC: 
0001f9 9518                      reti ; USART RX Complete Handler
                                 USART_UDRE: 
0001fa 9518                      reti ; UDR Empty Handler
                                 USART_TXC: 
0001fb 9518                      reti ; USART TX Complete Handler
                                 ADC_COMP: 
0001fc 9518                      reti ; ADC Conversion Complete Handler
                                 EE_RDY: 
0001fd 9518                      reti ; EEPROM Ready Handler
                                 ANA_COMP: 
0001fe 9518                      reti ; Analog Comparator Handler
                                 TWSI: 
0001ff 9518                      reti ; Two-wire Serial Interface Handler
                                 zero:
000200 e380                      ldi r24, '0'
000201 c018                      rjmp w
                                 EXT_INT2: 
000202 b7cf                      in r28, SREG //Se realiza un respaldo de las banderas, copiando el sreg 
000203 93cf                      push r28    //Se manda lo del registro a una pila del micro
                                 
                                 
000204 ff13                      sbrs r17, 3
000205 c01b                      rjmp gOut
000206 e080                      ldi r24, 0
000207 b3a6                      in r26, PinB
000208 95a6                      lsr r26
000209 95a6                      lsr r26
00020a 95a6                      lsr r26
00020b 95a6                      lsr r26
                                 
00020c 30a1                      cpi r26, 0b0000_0001
00020d f0e1                      breq Un_peso
                                 
00020e 30a2                      cpi r26, 0b0000_0010
00020f f0e1                      breq Dos_peso
                                 
000210 30a3                      cpi r26, 0b0000_0011
000211 f0e9                      breq Cinco_peso
                                 
000212 30a4                      cpi r26, 0b0000_0100
000213 f109                      breq Diez_peso
                                 
                                 sig:
000214 2f9d                      mov r25, r29
000215 309a                      cpi r25, $0A
000216 f548                      brsh Big
                                 
                                 sigg:
000217 3080                      cpi r24, 0
000218 f339                      breq zero
                                 
000219 0f8b                      add r24, r27
                                 
                                 
                                 
                                 w:
00021a 0f9b                      add r25, r27
00021b 2f08                      mov var, r24
00021c df7a                      rcall WR_DAT
                                 
                                 
00021d 2f09                      mov var, r25
00021e df78                      rcall WR_DAT
                                 
00021f ec08                      ldi VAR, 0b1100_1000
000220 df73                      Rcall WR_INS ;Posicion 0x48
                                 
                                 
                                 gOut:
000221 df37                      rcall Retardo
                                 while5:
000222 9bb2                      sbis PINB, 2
000223 cffe                      rjmp while5
000224 df34                      rcall Retardo
                                 
000225 91cf                       pop r28			//Se saca de la pila las banderas del SREG
000226 bfcf                       out SREG, r28		//Mandamos al SREG las banderas de respaldo
                                  		
000227 9518                      reti ; IRQ2 Handler
                                 
                                 TIM0_COMP: 
000228 9518                      reti
                                 SPM_RDY: 
000229 9518                      reti ; Store Program Memory Ready Handler
                                 
                                 Un_peso:
00022a 95d3                      inc r29
00022b cfe8                      rjmp sig
                                 
                                 Dos_peso:
00022c 95d3                      inc r29
00022d 95d3                      inc r29
00022e cfe5                      rjmp sig
                                 
                                 Cinco_peso:
00022f 95d3                      inc r29
000230 95d3                      inc r29
000231 95d3                      inc r29
000232 95d3                      inc r29
000233 95d3                      inc r29
000234 cfdf                      rjmp sig
                                 
                                 Diez_peso:
000235 95d3                      inc r29
000236 95d3                      inc r29
000237 95d3                      inc r29
000238 95d3                      inc r29
000239 95d3                      inc r29
00023a 95d3                      inc r29
00023b 95d3                      inc r29
00023c 95d3                      inc r29
00023d 95d3                      inc r29
00023e 95d3                      inc r29
00023f cfd4                      rjmp sig
                                 
                                 Big:
000240 509a                      subi r25, $0A
000241 9583                      inc r24
000242 309a                      cpi r25, $0A
000243 f7e0                      brsh Big
                                 
000244 cfd2                      rjmp sigg
                                 
                                 Delay_2s:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     2000000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 1999998 cycles:
000245 e142                                ldi  R20, $12
000246 eb5c                      WGLOOP011:  ldi  R21, $BC
000247 ecf4                      WGLOOP111:  ldi  R31, $C4
000248 95fa                      WGLOOP211:  dec  R31
000249 f7f1                                brne WGLOOP211
00024a 955a                                dec  R21
00024b f7d9                                brne WGLOOP111
00024c 954a                                dec  R20
00024d f7c1                                brne WGLOOP011
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
00024e 0000                                nop
00024f 0000                                nop
                                 ; ============================= 
000250 9508                      ret
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   6 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  98 r17:  11 r18:   6 r19:   8 r20:  18 
r21:  10 r22:  11 r23:  11 r24:  15 r25:  24 r26:   9 r27:   6 r28:   4 
r29:  21 r30:  15 r31:  10 
Registers used: 17 out of 35 (48.6%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  20 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :  15 brpl  :   0 brsh  :   4 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  12 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   0 
cpi   :  22 cpse  :   0 dec   :  16 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :  37 jmp   :  21 
ld    :   0 ldd   :   0 ldi   : 115 lds   :   0 lpm   :  18 lsl   :   5 
lsr   :   4 mov   :  17 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  23 or    :   0 ori   :   0 out   :  17 pop   :   1 
push  :   1 rcall :  89 ret   :  15 reti  :  20 rjmp  :  50 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   7 sbic  :   0 sbis  :  10 
sbiw  :   0 sbr   :   0 sbrc  :   3 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   2 subi  :   5 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004a2   1146     40   1186   16384   7.2%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
