<stg><name>hard_tanh<array,array<ap_fixed<8,1,4,0,0>,16u>,hard_tanh_config8></name>


<trans_list>

<trans id="677" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer8_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="400" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer6_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %store_ln476 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln476 = br void %HardSigmoidPackLoop

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
HardSigmoidPackLoop:0 %i_3 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
HardSigmoidPackLoop:1 %icmp_ln476 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
HardSigmoidPackLoop:2 %i_4 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
HardSigmoidPackLoop:3 %br_ln476 = br i1 %icmp_ln476, void %HardSigmoidPackLoop.split_ifconv, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:646 %store_ln476 = store i7 %i_4, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="400" op_0_bw="400" op_1_bw="400">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:3 %layer6_out_read = read i400 @_ssdm_op_Read.ap_fifo.volatile.i400P0A, i400 %layer6_out

]]></Node>
<StgValue><ssdm name="layer6_out_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="400">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:4 %trunc_ln486 = trunc i400 %layer6_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln486"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:44 %tmp_s = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 25, i32 49

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:84 %tmp_15 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 50, i32 74

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:124 %tmp_16 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 75, i32 99

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:164 %tmp_17 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 100, i32 124

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:204 %tmp_18 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 125, i32 149

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:244 %tmp_19 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 150, i32 174

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:284 %tmp_20 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 175, i32 199

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:324 %tmp_21 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 200, i32 224

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:364 %tmp_22 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 225, i32 249

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:404 %tmp_23 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 250, i32 274

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:444 %tmp_24 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 275, i32 299

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:484 %tmp_25 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 300, i32 324

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:524 %tmp_26 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 325, i32 349

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:564 %tmp_27 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 350, i32 374

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:604 %tmp_28 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 375, i32 399

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:5 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:6 %sext_ln486 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln486"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:7 %sigmoid = add i27 %sext_ln486, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:8 %icmp_ln487 = icmp_sgt  i27 %sigmoid, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid, i32 26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:10 %or_ln487 = or i1 %icmp_ln487, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln487"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:11 %select_ln487 = select i1 %icmp_ln487, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:12 %trunc_ln491 = trunc i27 %sigmoid

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:13 %select_ln487_12 = select i1 %or_ln487, i14 %select_ln487, i14 %trunc_ln491

]]></Node>
<StgValue><ssdm name="select_ln487_12"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:14 %shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_12, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:15 %add_ln491 = add i15 %shl_ln2, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:16 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 14

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:20 %trunc_ln491_16 = trunc i15 %add_ln491

]]></Node>
<StgValue><ssdm name="trunc_ln491_16"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:21 %icmp_ln491 = icmp_ne  i5 %trunc_ln491_16, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:22 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 13

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:45 %and_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:46 %sext_ln486_6 = sext i26 %and_ln

]]></Node>
<StgValue><ssdm name="sext_ln486_6"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:47 %sigmoid_6 = add i27 %sext_ln486_6, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:48 %icmp_ln487_6 = icmp_sgt  i27 %sigmoid_6, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:49 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_6, i32 26

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:50 %or_ln487_6 = or i1 %icmp_ln487_6, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="or_ln487_6"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:51 %select_ln487_13 = select i1 %icmp_ln487_6, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_13"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:52 %trunc_ln491_17 = trunc i27 %sigmoid_6

]]></Node>
<StgValue><ssdm name="trunc_ln491_17"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:53 %select_ln487_14 = select i1 %or_ln487_6, i14 %select_ln487_13, i14 %trunc_ln491_17

]]></Node>
<StgValue><ssdm name="select_ln487_14"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:54 %shl_ln491_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_s"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:55 %add_ln491_13 = add i15 %shl_ln491_s, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_13"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:56 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 14

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:60 %trunc_ln491_18 = trunc i15 %add_ln491_13

]]></Node>
<StgValue><ssdm name="trunc_ln491_18"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:61 %icmp_ln491_6 = icmp_ne  i5 %trunc_ln491_18, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:62 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 13

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:85 %and_ln486_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_15, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_s"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:86 %sext_ln486_7 = sext i26 %and_ln486_s

]]></Node>
<StgValue><ssdm name="sext_ln486_7"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:87 %sigmoid_7 = add i27 %sext_ln486_7, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:88 %icmp_ln487_7 = icmp_sgt  i27 %sigmoid_7, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_7"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:89 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_7, i32 26

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:90 %or_ln487_7 = or i1 %icmp_ln487_7, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="or_ln487_7"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:91 %select_ln487_15 = select i1 %icmp_ln487_7, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_15"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:92 %trunc_ln491_19 = trunc i27 %sigmoid_7

]]></Node>
<StgValue><ssdm name="trunc_ln491_19"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:93 %select_ln487_16 = select i1 %or_ln487_7, i14 %select_ln487_15, i14 %trunc_ln491_19

]]></Node>
<StgValue><ssdm name="select_ln487_16"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:94 %shl_ln491_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_16, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:95 %add_ln491_15 = add i15 %shl_ln491_5, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_15"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:96 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 14

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:100 %trunc_ln491_20 = trunc i15 %add_ln491_15

]]></Node>
<StgValue><ssdm name="trunc_ln491_20"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:101 %icmp_ln491_7 = icmp_ne  i5 %trunc_ln491_20, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:102 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 13

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:125 %and_ln486_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_16, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:126 %sext_ln486_8 = sext i26 %and_ln486_4

]]></Node>
<StgValue><ssdm name="sext_ln486_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:127 %sigmoid_8 = add i27 %sext_ln486_8, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_8"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:128 %icmp_ln487_8 = icmp_sgt  i27 %sigmoid_8, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:129 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_8, i32 26

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:130 %or_ln487_8 = or i1 %icmp_ln487_8, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="or_ln487_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:131 %select_ln487_17 = select i1 %icmp_ln487_8, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_17"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:132 %trunc_ln491_21 = trunc i27 %sigmoid_8

]]></Node>
<StgValue><ssdm name="trunc_ln491_21"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:133 %select_ln487_18 = select i1 %or_ln487_8, i14 %select_ln487_17, i14 %trunc_ln491_21

]]></Node>
<StgValue><ssdm name="select_ln487_18"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:134 %shl_ln491_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:135 %add_ln491_17 = add i15 %shl_ln491_6, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_17"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:136 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 14

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:140 %trunc_ln491_23 = trunc i15 %add_ln491_17

]]></Node>
<StgValue><ssdm name="trunc_ln491_23"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:141 %icmp_ln491_8 = icmp_ne  i5 %trunc_ln491_23, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_8"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:142 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 13

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:165 %and_ln486_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_17, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:166 %sext_ln486_9 = sext i26 %and_ln486_5

]]></Node>
<StgValue><ssdm name="sext_ln486_9"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:167 %sigmoid_9 = add i27 %sext_ln486_9, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_9"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:168 %icmp_ln487_9 = icmp_sgt  i27 %sigmoid_9, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_9"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:169 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_9, i32 26

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:170 %or_ln487_9 = or i1 %icmp_ln487_9, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="or_ln487_9"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:171 %select_ln487_19 = select i1 %icmp_ln487_9, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_19"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:172 %trunc_ln491_24 = trunc i27 %sigmoid_9

]]></Node>
<StgValue><ssdm name="trunc_ln491_24"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:173 %select_ln487_20 = select i1 %or_ln487_9, i14 %select_ln487_19, i14 %trunc_ln491_24

]]></Node>
<StgValue><ssdm name="select_ln487_20"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:174 %shl_ln491_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_20, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_7"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:175 %add_ln491_19 = add i15 %shl_ln491_7, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_19"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:176 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 14

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:180 %trunc_ln491_26 = trunc i15 %add_ln491_19

]]></Node>
<StgValue><ssdm name="trunc_ln491_26"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:181 %icmp_ln491_9 = icmp_ne  i5 %trunc_ln491_26, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:182 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 13

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:205 %and_ln486_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_18, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:206 %sext_ln486_10 = sext i26 %and_ln486_6

]]></Node>
<StgValue><ssdm name="sext_ln486_10"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:207 %sigmoid_10 = add i27 %sext_ln486_10, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_10"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:208 %icmp_ln487_10 = icmp_sgt  i27 %sigmoid_10, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_10"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:209 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_10, i32 26

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:210 %or_ln487_10 = or i1 %icmp_ln487_10, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="or_ln487_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:211 %select_ln487_21 = select i1 %icmp_ln487_10, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_21"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:212 %trunc_ln491_27 = trunc i27 %sigmoid_10

]]></Node>
<StgValue><ssdm name="trunc_ln491_27"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:213 %select_ln487_22 = select i1 %or_ln487_10, i14 %select_ln487_21, i14 %trunc_ln491_27

]]></Node>
<StgValue><ssdm name="select_ln487_22"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:214 %shl_ln491_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_22, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:215 %add_ln491_21 = add i15 %shl_ln491_8, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_21"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:216 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 14

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:220 %trunc_ln491_29 = trunc i15 %add_ln491_21

]]></Node>
<StgValue><ssdm name="trunc_ln491_29"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:221 %icmp_ln491_10 = icmp_ne  i5 %trunc_ln491_29, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_10"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:222 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 13

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:245 %and_ln486_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_19, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_7"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:246 %sext_ln486_11 = sext i26 %and_ln486_7

]]></Node>
<StgValue><ssdm name="sext_ln486_11"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:247 %sigmoid_11 = add i27 %sext_ln486_11, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_11"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:248 %icmp_ln487_11 = icmp_sgt  i27 %sigmoid_11, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_11"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:249 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_11, i32 26

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:250 %or_ln487_11 = or i1 %icmp_ln487_11, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="or_ln487_11"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:251 %select_ln487_23 = select i1 %icmp_ln487_11, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_23"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:252 %trunc_ln491_30 = trunc i27 %sigmoid_11

]]></Node>
<StgValue><ssdm name="trunc_ln491_30"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:253 %select_ln487_24 = select i1 %or_ln487_11, i14 %select_ln487_23, i14 %trunc_ln491_30

]]></Node>
<StgValue><ssdm name="select_ln487_24"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:254 %shl_ln491_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_24, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_9"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:255 %add_ln491_23 = add i15 %shl_ln491_9, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_23"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:256 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 14

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:260 %trunc_ln491_32 = trunc i15 %add_ln491_23

]]></Node>
<StgValue><ssdm name="trunc_ln491_32"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:261 %icmp_ln491_11 = icmp_ne  i5 %trunc_ln491_32, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_11"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:262 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 13

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:285 %and_ln486_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_20, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_8"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:286 %sext_ln486_12 = sext i26 %and_ln486_8

]]></Node>
<StgValue><ssdm name="sext_ln486_12"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:287 %sigmoid_12 = add i27 %sext_ln486_12, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_12"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:288 %icmp_ln487_12 = icmp_sgt  i27 %sigmoid_12, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_12"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:289 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_12, i32 26

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:290 %or_ln487_12 = or i1 %icmp_ln487_12, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="or_ln487_12"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:291 %select_ln487_25 = select i1 %icmp_ln487_12, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_25"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:292 %trunc_ln491_33 = trunc i27 %sigmoid_12

]]></Node>
<StgValue><ssdm name="trunc_ln491_33"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:293 %select_ln487_26 = select i1 %or_ln487_12, i14 %select_ln487_25, i14 %trunc_ln491_33

]]></Node>
<StgValue><ssdm name="select_ln487_26"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:294 %shl_ln491_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_26, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:295 %add_ln491_25 = add i15 %shl_ln491_1, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_25"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:296 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 14

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:300 %trunc_ln491_35 = trunc i15 %add_ln491_25

]]></Node>
<StgValue><ssdm name="trunc_ln491_35"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:301 %icmp_ln491_12 = icmp_ne  i5 %trunc_ln491_35, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_12"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:302 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 13

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:325 %and_ln486_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_21, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_9"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:326 %sext_ln486_13 = sext i26 %and_ln486_9

]]></Node>
<StgValue><ssdm name="sext_ln486_13"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:327 %sigmoid_13 = add i27 %sext_ln486_13, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_13"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:328 %icmp_ln487_13 = icmp_sgt  i27 %sigmoid_13, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_13"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:329 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_13, i32 26

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:330 %or_ln487_13 = or i1 %icmp_ln487_13, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="or_ln487_13"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:331 %select_ln487_27 = select i1 %icmp_ln487_13, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_27"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:332 %trunc_ln491_36 = trunc i27 %sigmoid_13

]]></Node>
<StgValue><ssdm name="trunc_ln491_36"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:333 %select_ln487_28 = select i1 %or_ln487_13, i14 %select_ln487_27, i14 %trunc_ln491_36

]]></Node>
<StgValue><ssdm name="select_ln487_28"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:334 %shl_ln491_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_28, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:335 %add_ln491_27 = add i15 %shl_ln491_2, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_27"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:336 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 14

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:340 %trunc_ln491_38 = trunc i15 %add_ln491_27

]]></Node>
<StgValue><ssdm name="trunc_ln491_38"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:341 %icmp_ln491_13 = icmp_ne  i5 %trunc_ln491_38, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_13"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:342 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 13

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:365 %and_ln486_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_22, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:366 %sext_ln486_14 = sext i26 %and_ln486_1

]]></Node>
<StgValue><ssdm name="sext_ln486_14"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:367 %sigmoid_14 = add i27 %sext_ln486_14, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_14"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:368 %icmp_ln487_14 = icmp_sgt  i27 %sigmoid_14, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_14"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:369 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_14, i32 26

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:370 %or_ln487_14 = or i1 %icmp_ln487_14, i1 %tmp_134

]]></Node>
<StgValue><ssdm name="or_ln487_14"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:371 %select_ln487_29 = select i1 %icmp_ln487_14, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_29"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:372 %trunc_ln491_46 = trunc i27 %sigmoid_14

]]></Node>
<StgValue><ssdm name="trunc_ln491_46"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:373 %select_ln487_30 = select i1 %or_ln487_14, i14 %select_ln487_29, i14 %trunc_ln491_46

]]></Node>
<StgValue><ssdm name="select_ln487_30"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:374 %shl_ln491_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_30, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_3"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:375 %add_ln491_29 = add i15 %shl_ln491_3, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_29"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:376 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 14

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:380 %trunc_ln491_47 = trunc i15 %add_ln491_29

]]></Node>
<StgValue><ssdm name="trunc_ln491_47"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:381 %icmp_ln491_14 = icmp_ne  i5 %trunc_ln491_47, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_14"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:382 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 13

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:405 %and_ln486_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_23, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:406 %sext_ln486_15 = sext i26 %and_ln486_2

]]></Node>
<StgValue><ssdm name="sext_ln486_15"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:407 %sigmoid_15 = add i27 %sext_ln486_15, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_15"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:408 %icmp_ln487_15 = icmp_sgt  i27 %sigmoid_15, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_15"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:409 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_15, i32 26

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:410 %or_ln487_15 = or i1 %icmp_ln487_15, i1 %tmp_140

]]></Node>
<StgValue><ssdm name="or_ln487_15"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:411 %select_ln487_31 = select i1 %icmp_ln487_15, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_31"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:412 %trunc_ln491_48 = trunc i27 %sigmoid_15

]]></Node>
<StgValue><ssdm name="trunc_ln491_48"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:413 %select_ln487_32 = select i1 %or_ln487_15, i14 %select_ln487_31, i14 %trunc_ln491_48

]]></Node>
<StgValue><ssdm name="select_ln487_32"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:414 %shl_ln491_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_32, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_4"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:415 %add_ln491_31 = add i15 %shl_ln491_4, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_31"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:416 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 14

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:420 %trunc_ln491_49 = trunc i15 %add_ln491_31

]]></Node>
<StgValue><ssdm name="trunc_ln491_49"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:421 %icmp_ln491_15 = icmp_ne  i5 %trunc_ln491_49, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_15"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:422 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 13

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:445 %and_ln486_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_24, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_3"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:446 %sext_ln486_16 = sext i26 %and_ln486_3

]]></Node>
<StgValue><ssdm name="sext_ln486_16"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:447 %sigmoid_16 = add i27 %sext_ln486_16, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_16"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:448 %icmp_ln487_16 = icmp_sgt  i27 %sigmoid_16, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_16"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:449 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_16, i32 26

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:450 %or_ln487_16 = or i1 %icmp_ln487_16, i1 %tmp_146

]]></Node>
<StgValue><ssdm name="or_ln487_16"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:451 %select_ln487_33 = select i1 %icmp_ln487_16, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_33"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:452 %trunc_ln491_50 = trunc i27 %sigmoid_16

]]></Node>
<StgValue><ssdm name="trunc_ln491_50"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:453 %select_ln487_34 = select i1 %or_ln487_16, i14 %select_ln487_33, i14 %trunc_ln491_50

]]></Node>
<StgValue><ssdm name="select_ln487_34"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:454 %shl_ln491_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_34, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_10"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:455 %add_ln491_33 = add i15 %shl_ln491_10, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_33"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:456 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 14

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:460 %trunc_ln491_51 = trunc i15 %add_ln491_33

]]></Node>
<StgValue><ssdm name="trunc_ln491_51"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:461 %icmp_ln491_16 = icmp_ne  i5 %trunc_ln491_51, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_16"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:462 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 13

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:485 %and_ln486_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_25, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_10"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:486 %sext_ln486_17 = sext i26 %and_ln486_10

]]></Node>
<StgValue><ssdm name="sext_ln486_17"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:487 %sigmoid_17 = add i27 %sext_ln486_17, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_17"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:488 %icmp_ln487_17 = icmp_sgt  i27 %sigmoid_17, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_17"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:489 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_17, i32 26

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:490 %or_ln487_17 = or i1 %icmp_ln487_17, i1 %tmp_152

]]></Node>
<StgValue><ssdm name="or_ln487_17"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:491 %select_ln487_35 = select i1 %icmp_ln487_17, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_35"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:492 %trunc_ln491_52 = trunc i27 %sigmoid_17

]]></Node>
<StgValue><ssdm name="trunc_ln491_52"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:493 %select_ln487_36 = select i1 %or_ln487_17, i14 %select_ln487_35, i14 %trunc_ln491_52

]]></Node>
<StgValue><ssdm name="select_ln487_36"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:494 %shl_ln491_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_36, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_11"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:495 %add_ln491_35 = add i15 %shl_ln491_11, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_35"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:496 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 14

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:500 %trunc_ln491_53 = trunc i15 %add_ln491_35

]]></Node>
<StgValue><ssdm name="trunc_ln491_53"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:501 %icmp_ln491_17 = icmp_ne  i5 %trunc_ln491_53, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_17"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:502 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 13

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:525 %and_ln486_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_26, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_11"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:526 %sext_ln486_18 = sext i26 %and_ln486_11

]]></Node>
<StgValue><ssdm name="sext_ln486_18"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:527 %sigmoid_18 = add i27 %sext_ln486_18, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_18"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:528 %icmp_ln487_18 = icmp_sgt  i27 %sigmoid_18, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_18"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:529 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_18, i32 26

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:530 %or_ln487_18 = or i1 %icmp_ln487_18, i1 %tmp_158

]]></Node>
<StgValue><ssdm name="or_ln487_18"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:531 %select_ln487_37 = select i1 %icmp_ln487_18, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_37"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:532 %trunc_ln491_54 = trunc i27 %sigmoid_18

]]></Node>
<StgValue><ssdm name="trunc_ln491_54"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:533 %select_ln487_38 = select i1 %or_ln487_18, i14 %select_ln487_37, i14 %trunc_ln491_54

]]></Node>
<StgValue><ssdm name="select_ln487_38"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:534 %shl_ln491_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_38, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_12"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:535 %add_ln491_37 = add i15 %shl_ln491_12, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_37"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:536 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 14

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:540 %trunc_ln491_55 = trunc i15 %add_ln491_37

]]></Node>
<StgValue><ssdm name="trunc_ln491_55"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:541 %icmp_ln491_18 = icmp_ne  i5 %trunc_ln491_55, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_18"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:542 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 13

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:565 %and_ln486_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_27, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_12"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:566 %sext_ln486_19 = sext i26 %and_ln486_12

]]></Node>
<StgValue><ssdm name="sext_ln486_19"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:567 %sigmoid_19 = add i27 %sext_ln486_19, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_19"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:568 %icmp_ln487_19 = icmp_sgt  i27 %sigmoid_19, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_19"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:569 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_19, i32 26

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:570 %or_ln487_19 = or i1 %icmp_ln487_19, i1 %tmp_164

]]></Node>
<StgValue><ssdm name="or_ln487_19"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:571 %select_ln487_39 = select i1 %icmp_ln487_19, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_39"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:572 %trunc_ln491_56 = trunc i27 %sigmoid_19

]]></Node>
<StgValue><ssdm name="trunc_ln491_56"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:573 %select_ln487_40 = select i1 %or_ln487_19, i14 %select_ln487_39, i14 %trunc_ln491_56

]]></Node>
<StgValue><ssdm name="select_ln487_40"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:574 %shl_ln491_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_13"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:575 %add_ln491_39 = add i15 %shl_ln491_13, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_39"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:576 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 14

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:580 %trunc_ln491_57 = trunc i15 %add_ln491_39

]]></Node>
<StgValue><ssdm name="trunc_ln491_57"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:581 %icmp_ln491_19 = icmp_ne  i5 %trunc_ln491_57, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_19"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:582 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 13

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:605 %and_ln486_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_28, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_13"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="27" op_0_bw="26">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:606 %sext_ln486_20 = sext i26 %and_ln486_13

]]></Node>
<StgValue><ssdm name="sext_ln486_20"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:607 %sigmoid_20 = add i27 %sext_ln486_20, i27 4096

]]></Node>
<StgValue><ssdm name="sigmoid_20"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:608 %icmp_ln487_20 = icmp_sgt  i27 %sigmoid_20, i27 8192

]]></Node>
<StgValue><ssdm name="icmp_ln487_20"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:609 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:610 %or_ln487_20 = or i1 %icmp_ln487_20, i1 %tmp_170

]]></Node>
<StgValue><ssdm name="or_ln487_20"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:611 %select_ln487_41 = select i1 %icmp_ln487_20, i14 8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln487_41"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="27">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:612 %trunc_ln491_58 = trunc i27 %sigmoid_20

]]></Node>
<StgValue><ssdm name="trunc_ln491_58"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:613 %select_ln487_42 = select i1 %or_ln487_20, i14 %select_ln487_41, i14 %trunc_ln491_58

]]></Node>
<StgValue><ssdm name="select_ln487_42"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:614 %shl_ln491_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_42, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_14"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:615 %add_ln491_41 = add i15 %shl_ln491_14, i15 24576

]]></Node>
<StgValue><ssdm name="add_ln491_41"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:616 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 14

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="15">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:620 %trunc_ln491_59 = trunc i15 %add_ln491_41

]]></Node>
<StgValue><ssdm name="trunc_ln491_59"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:621 %icmp_ln491_20 = icmp_ne  i5 %trunc_ln491_59, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_20"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:622 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 13

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0">
<![CDATA[
for.end17:0 %ret_ln496 = ret

]]></Node>
<StgValue><ssdm name="ret_ln496"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:0 %specpipeline_ln477 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln477"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:1 %speclooptripcount_ln476 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln476"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:2 %specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln476"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:17 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:18 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 6

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:19 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 5

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:23 %or_ln491 = or i1 %tmp_82, i1 %icmp_ln491

]]></Node>
<StgValue><ssdm name="or_ln491"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:24 %and_ln491 = and i1 %or_ln491, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln491"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:25 %zext_ln491 = zext i1 %and_ln491

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:26 %add_ln491_12 = add i8 %trunc_ln, i8 %zext_ln491

]]></Node>
<StgValue><ssdm name="add_ln491_12"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:27 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:28 %xor_ln491 = xor i1 %tmp_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:29 %xor_ln491_36 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_36"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:30 %or_ln491_30 = or i1 %tmp_85, i1 %xor_ln491_36

]]></Node>
<StgValue><ssdm name="or_ln491_30"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:31 %and_ln491_30 = and i1 %tmp_81, i1 %xor_ln491

]]></Node>
<StgValue><ssdm name="and_ln491_30"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:32 %and_ln491_31 = and i1 %and_ln491_30, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln491_31"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:33 %xor_ln491_37 = xor i1 %tmp_81, i1 %or_ln491_30

]]></Node>
<StgValue><ssdm name="xor_ln491_37"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:34 %xor_ln491_38 = xor i1 %xor_ln491_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_38"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:35 %or_ln491_31 = or i1 %tmp_85, i1 %xor_ln491_38

]]></Node>
<StgValue><ssdm name="or_ln491_31"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:36 %xor_ln491_39 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_39"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:37 %and_ln491_32 = and i1 %or_ln491_31, i1 %xor_ln491_39

]]></Node>
<StgValue><ssdm name="and_ln491_32"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:38 %and_ln491_33 = and i1 %tmp_85, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln491_33"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:39 %or_ln491_32 = or i1 %and_ln491_31, i1 %and_ln491_33

]]></Node>
<StgValue><ssdm name="or_ln491_32"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:40 %xor_ln491_40 = xor i1 %or_ln491_32, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="xor_ln491_40"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:41 %select_ln491 = select i1 %and_ln491_32, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:42 %or_ln491_33 = or i1 %and_ln491_32, i1 %xor_ln491_40

]]></Node>
<StgValue><ssdm name="or_ln491_33"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:43 %out_data = select i1 %or_ln491_33, i8 %select_ln491, i8 %add_ln491_12

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:57 %trunc_ln491_s = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_13, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_s"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:58 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 6

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:59 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 5

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:63 %or_ln491_34 = or i1 %tmp_88, i1 %icmp_ln491_6

]]></Node>
<StgValue><ssdm name="or_ln491_34"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:64 %and_ln491_34 = and i1 %or_ln491_34, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln491_34"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:65 %zext_ln491_6 = zext i1 %and_ln491_34

]]></Node>
<StgValue><ssdm name="zext_ln491_6"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:66 %add_ln491_14 = add i8 %trunc_ln491_s, i8 %zext_ln491_6

]]></Node>
<StgValue><ssdm name="add_ln491_14"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:67 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:68 %xor_ln491_41 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_41"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:69 %xor_ln491_42 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_42"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:70 %or_ln491_35 = or i1 %tmp_91, i1 %xor_ln491_42

]]></Node>
<StgValue><ssdm name="or_ln491_35"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:71 %and_ln491_35 = and i1 %tmp_87, i1 %xor_ln491_41

]]></Node>
<StgValue><ssdm name="and_ln491_35"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:72 %and_ln491_36 = and i1 %and_ln491_35, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln491_36"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:73 %xor_ln491_43 = xor i1 %tmp_87, i1 %or_ln491_35

]]></Node>
<StgValue><ssdm name="xor_ln491_43"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:74 %xor_ln491_44 = xor i1 %xor_ln491_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_44"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:75 %or_ln491_36 = or i1 %tmp_91, i1 %xor_ln491_44

]]></Node>
<StgValue><ssdm name="or_ln491_36"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:76 %xor_ln491_45 = xor i1 %tmp_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_45"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:77 %and_ln491_37 = and i1 %or_ln491_36, i1 %xor_ln491_45

]]></Node>
<StgValue><ssdm name="and_ln491_37"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:78 %and_ln491_38 = and i1 %tmp_91, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln491_38"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:79 %or_ln491_37 = or i1 %and_ln491_36, i1 %and_ln491_38

]]></Node>
<StgValue><ssdm name="or_ln491_37"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:80 %xor_ln491_46 = xor i1 %or_ln491_37, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="xor_ln491_46"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:81 %select_ln491_13 = select i1 %and_ln491_37, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_13"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:82 %or_ln491_38 = or i1 %and_ln491_37, i1 %xor_ln491_46

]]></Node>
<StgValue><ssdm name="or_ln491_38"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:83 %out_data_5 = select i1 %or_ln491_38, i8 %select_ln491_13, i8 %add_ln491_14

]]></Node>
<StgValue><ssdm name="out_data_5"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:97 %trunc_ln491_15 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_15, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_15"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:98 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 6

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:99 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 5

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:103 %or_ln491_39 = or i1 %tmp_94, i1 %icmp_ln491_7

]]></Node>
<StgValue><ssdm name="or_ln491_39"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:104 %and_ln491_39 = and i1 %or_ln491_39, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln491_39"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:105 %zext_ln491_7 = zext i1 %and_ln491_39

]]></Node>
<StgValue><ssdm name="zext_ln491_7"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:106 %add_ln491_16 = add i8 %trunc_ln491_15, i8 %zext_ln491_7

]]></Node>
<StgValue><ssdm name="add_ln491_16"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:107 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:108 %xor_ln491_47 = xor i1 %tmp_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_47"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:109 %xor_ln491_48 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_48"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:110 %or_ln491_40 = or i1 %tmp_97, i1 %xor_ln491_48

]]></Node>
<StgValue><ssdm name="or_ln491_40"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:111 %and_ln491_40 = and i1 %tmp_93, i1 %xor_ln491_47

]]></Node>
<StgValue><ssdm name="and_ln491_40"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:112 %and_ln491_41 = and i1 %and_ln491_40, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln491_41"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:113 %xor_ln491_49 = xor i1 %tmp_93, i1 %or_ln491_40

]]></Node>
<StgValue><ssdm name="xor_ln491_49"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:114 %xor_ln491_50 = xor i1 %xor_ln491_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_50"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:115 %or_ln491_41 = or i1 %tmp_97, i1 %xor_ln491_50

]]></Node>
<StgValue><ssdm name="or_ln491_41"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:116 %xor_ln491_51 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_51"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:117 %and_ln491_42 = and i1 %or_ln491_41, i1 %xor_ln491_51

]]></Node>
<StgValue><ssdm name="and_ln491_42"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:118 %and_ln491_43 = and i1 %tmp_97, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln491_43"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:119 %or_ln491_42 = or i1 %and_ln491_41, i1 %and_ln491_43

]]></Node>
<StgValue><ssdm name="or_ln491_42"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:120 %xor_ln491_52 = xor i1 %or_ln491_42, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="xor_ln491_52"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:121 %select_ln491_15 = select i1 %and_ln491_42, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_15"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:122 %or_ln491_43 = or i1 %and_ln491_42, i1 %xor_ln491_52

]]></Node>
<StgValue><ssdm name="or_ln491_43"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:123 %out_data_6 = select i1 %or_ln491_43, i8 %select_ln491_15, i8 %add_ln491_16

]]></Node>
<StgValue><ssdm name="out_data_6"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:137 %trunc_ln491_22 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_17, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_22"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:138 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 6

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:139 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 5

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:143 %or_ln491_44 = or i1 %tmp_100, i1 %icmp_ln491_8

]]></Node>
<StgValue><ssdm name="or_ln491_44"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:144 %and_ln491_44 = and i1 %or_ln491_44, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln491_44"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:145 %zext_ln491_8 = zext i1 %and_ln491_44

]]></Node>
<StgValue><ssdm name="zext_ln491_8"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:146 %add_ln491_18 = add i8 %trunc_ln491_22, i8 %zext_ln491_8

]]></Node>
<StgValue><ssdm name="add_ln491_18"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:147 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:148 %xor_ln491_53 = xor i1 %tmp_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_53"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:149 %xor_ln491_54 = xor i1 %tmp_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_54"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:150 %or_ln491_45 = or i1 %tmp_103, i1 %xor_ln491_54

]]></Node>
<StgValue><ssdm name="or_ln491_45"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:151 %and_ln491_45 = and i1 %tmp_99, i1 %xor_ln491_53

]]></Node>
<StgValue><ssdm name="and_ln491_45"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:152 %and_ln491_46 = and i1 %and_ln491_45, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln491_46"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:153 %xor_ln491_55 = xor i1 %tmp_99, i1 %or_ln491_45

]]></Node>
<StgValue><ssdm name="xor_ln491_55"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:154 %xor_ln491_56 = xor i1 %xor_ln491_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_56"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:155 %or_ln491_46 = or i1 %tmp_103, i1 %xor_ln491_56

]]></Node>
<StgValue><ssdm name="or_ln491_46"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:156 %xor_ln491_57 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_57"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:157 %and_ln491_47 = and i1 %or_ln491_46, i1 %xor_ln491_57

]]></Node>
<StgValue><ssdm name="and_ln491_47"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:158 %and_ln491_48 = and i1 %tmp_103, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln491_48"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:159 %or_ln491_47 = or i1 %and_ln491_46, i1 %and_ln491_48

]]></Node>
<StgValue><ssdm name="or_ln491_47"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:160 %xor_ln491_58 = xor i1 %or_ln491_47, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="xor_ln491_58"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:161 %select_ln491_17 = select i1 %and_ln491_47, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_17"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:162 %or_ln491_48 = or i1 %and_ln491_47, i1 %xor_ln491_58

]]></Node>
<StgValue><ssdm name="or_ln491_48"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:163 %out_data_7 = select i1 %or_ln491_48, i8 %select_ln491_17, i8 %add_ln491_18

]]></Node>
<StgValue><ssdm name="out_data_7"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:177 %trunc_ln491_25 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_19, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_25"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:178 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 6

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:179 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 5

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:183 %or_ln491_49 = or i1 %tmp_106, i1 %icmp_ln491_9

]]></Node>
<StgValue><ssdm name="or_ln491_49"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:184 %and_ln491_49 = and i1 %or_ln491_49, i1 %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln491_49"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:185 %zext_ln491_9 = zext i1 %and_ln491_49

]]></Node>
<StgValue><ssdm name="zext_ln491_9"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:186 %add_ln491_20 = add i8 %trunc_ln491_25, i8 %zext_ln491_9

]]></Node>
<StgValue><ssdm name="add_ln491_20"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:187 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:188 %xor_ln491_59 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_59"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:189 %xor_ln491_60 = xor i1 %tmp_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_60"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:190 %or_ln491_50 = or i1 %tmp_109, i1 %xor_ln491_60

]]></Node>
<StgValue><ssdm name="or_ln491_50"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:191 %and_ln491_50 = and i1 %tmp_105, i1 %xor_ln491_59

]]></Node>
<StgValue><ssdm name="and_ln491_50"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:192 %and_ln491_51 = and i1 %and_ln491_50, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln491_51"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:193 %xor_ln491_61 = xor i1 %tmp_105, i1 %or_ln491_50

]]></Node>
<StgValue><ssdm name="xor_ln491_61"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:194 %xor_ln491_62 = xor i1 %xor_ln491_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_62"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:195 %or_ln491_51 = or i1 %tmp_109, i1 %xor_ln491_62

]]></Node>
<StgValue><ssdm name="or_ln491_51"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:196 %xor_ln491_63 = xor i1 %tmp_105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_63"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:197 %and_ln491_52 = and i1 %or_ln491_51, i1 %xor_ln491_63

]]></Node>
<StgValue><ssdm name="and_ln491_52"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:198 %and_ln491_53 = and i1 %tmp_109, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln491_53"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:199 %or_ln491_52 = or i1 %and_ln491_51, i1 %and_ln491_53

]]></Node>
<StgValue><ssdm name="or_ln491_52"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:200 %xor_ln491_64 = xor i1 %or_ln491_52, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="xor_ln491_64"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:201 %select_ln491_19 = select i1 %and_ln491_52, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_19"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:202 %or_ln491_53 = or i1 %and_ln491_52, i1 %xor_ln491_64

]]></Node>
<StgValue><ssdm name="or_ln491_53"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:203 %out_data_8 = select i1 %or_ln491_53, i8 %select_ln491_19, i8 %add_ln491_20

]]></Node>
<StgValue><ssdm name="out_data_8"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:217 %trunc_ln491_28 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_21, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_28"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:218 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 6

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:219 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 5

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:223 %or_ln491_54 = or i1 %tmp_112, i1 %icmp_ln491_10

]]></Node>
<StgValue><ssdm name="or_ln491_54"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:224 %and_ln491_54 = and i1 %or_ln491_54, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="and_ln491_54"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:225 %zext_ln491_10 = zext i1 %and_ln491_54

]]></Node>
<StgValue><ssdm name="zext_ln491_10"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:226 %add_ln491_22 = add i8 %trunc_ln491_28, i8 %zext_ln491_10

]]></Node>
<StgValue><ssdm name="add_ln491_22"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:227 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:228 %xor_ln491_65 = xor i1 %tmp_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_65"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:229 %xor_ln491_66 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_66"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:230 %or_ln491_55 = or i1 %tmp_115, i1 %xor_ln491_66

]]></Node>
<StgValue><ssdm name="or_ln491_55"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:231 %and_ln491_55 = and i1 %tmp_111, i1 %xor_ln491_65

]]></Node>
<StgValue><ssdm name="and_ln491_55"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:232 %and_ln491_56 = and i1 %and_ln491_55, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="and_ln491_56"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:233 %xor_ln491_67 = xor i1 %tmp_111, i1 %or_ln491_55

]]></Node>
<StgValue><ssdm name="xor_ln491_67"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:234 %xor_ln491_68 = xor i1 %xor_ln491_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_68"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:235 %or_ln491_56 = or i1 %tmp_115, i1 %xor_ln491_68

]]></Node>
<StgValue><ssdm name="or_ln491_56"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:236 %xor_ln491_69 = xor i1 %tmp_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_69"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:237 %and_ln491_57 = and i1 %or_ln491_56, i1 %xor_ln491_69

]]></Node>
<StgValue><ssdm name="and_ln491_57"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:238 %and_ln491_58 = and i1 %tmp_115, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln491_58"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:239 %or_ln491_57 = or i1 %and_ln491_56, i1 %and_ln491_58

]]></Node>
<StgValue><ssdm name="or_ln491_57"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:240 %xor_ln491_70 = xor i1 %or_ln491_57, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="xor_ln491_70"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:241 %select_ln491_21 = select i1 %and_ln491_57, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_21"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:242 %or_ln491_58 = or i1 %and_ln491_57, i1 %xor_ln491_70

]]></Node>
<StgValue><ssdm name="or_ln491_58"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:243 %out_data_9 = select i1 %or_ln491_58, i8 %select_ln491_21, i8 %add_ln491_22

]]></Node>
<StgValue><ssdm name="out_data_9"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:257 %trunc_ln491_31 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_23, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_31"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:258 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 6

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:259 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 5

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:263 %or_ln491_59 = or i1 %tmp_118, i1 %icmp_ln491_11

]]></Node>
<StgValue><ssdm name="or_ln491_59"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:264 %and_ln491_59 = and i1 %or_ln491_59, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="and_ln491_59"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:265 %zext_ln491_11 = zext i1 %and_ln491_59

]]></Node>
<StgValue><ssdm name="zext_ln491_11"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:266 %add_ln491_24 = add i8 %trunc_ln491_31, i8 %zext_ln491_11

]]></Node>
<StgValue><ssdm name="add_ln491_24"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:267 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:268 %xor_ln491_71 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_71"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:269 %xor_ln491_72 = xor i1 %tmp_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_72"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:270 %or_ln491_60 = or i1 %tmp_121, i1 %xor_ln491_72

]]></Node>
<StgValue><ssdm name="or_ln491_60"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:271 %and_ln491_60 = and i1 %tmp_117, i1 %xor_ln491_71

]]></Node>
<StgValue><ssdm name="and_ln491_60"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:272 %and_ln491_61 = and i1 %and_ln491_60, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln491_61"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:273 %xor_ln491_73 = xor i1 %tmp_117, i1 %or_ln491_60

]]></Node>
<StgValue><ssdm name="xor_ln491_73"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:274 %xor_ln491_74 = xor i1 %xor_ln491_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_74"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:275 %or_ln491_61 = or i1 %tmp_121, i1 %xor_ln491_74

]]></Node>
<StgValue><ssdm name="or_ln491_61"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:276 %xor_ln491_75 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_75"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:277 %and_ln491_62 = and i1 %or_ln491_61, i1 %xor_ln491_75

]]></Node>
<StgValue><ssdm name="and_ln491_62"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:278 %and_ln491_63 = and i1 %tmp_121, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="and_ln491_63"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:279 %or_ln491_62 = or i1 %and_ln491_61, i1 %and_ln491_63

]]></Node>
<StgValue><ssdm name="or_ln491_62"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:280 %xor_ln491_76 = xor i1 %or_ln491_62, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="xor_ln491_76"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:281 %select_ln491_23 = select i1 %and_ln491_62, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_23"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:282 %or_ln491_63 = or i1 %and_ln491_62, i1 %xor_ln491_76

]]></Node>
<StgValue><ssdm name="or_ln491_63"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:283 %out_data_10 = select i1 %or_ln491_63, i8 %select_ln491_23, i8 %add_ln491_24

]]></Node>
<StgValue><ssdm name="out_data_10"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:297 %trunc_ln491_34 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_25, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_34"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:298 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 6

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:299 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 5

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:303 %or_ln491_64 = or i1 %tmp_124, i1 %icmp_ln491_12

]]></Node>
<StgValue><ssdm name="or_ln491_64"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:304 %and_ln491_64 = and i1 %or_ln491_64, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="and_ln491_64"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:305 %zext_ln491_12 = zext i1 %and_ln491_64

]]></Node>
<StgValue><ssdm name="zext_ln491_12"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:306 %add_ln491_26 = add i8 %trunc_ln491_34, i8 %zext_ln491_12

]]></Node>
<StgValue><ssdm name="add_ln491_26"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:307 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:308 %xor_ln491_77 = xor i1 %tmp_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_77"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:309 %xor_ln491_78 = xor i1 %tmp_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_78"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:310 %or_ln491_65 = or i1 %tmp_127, i1 %xor_ln491_78

]]></Node>
<StgValue><ssdm name="or_ln491_65"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:311 %and_ln491_65 = and i1 %tmp_123, i1 %xor_ln491_77

]]></Node>
<StgValue><ssdm name="and_ln491_65"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:312 %and_ln491_66 = and i1 %and_ln491_65, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln491_66"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:313 %xor_ln491_79 = xor i1 %tmp_123, i1 %or_ln491_65

]]></Node>
<StgValue><ssdm name="xor_ln491_79"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:314 %xor_ln491_80 = xor i1 %xor_ln491_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_80"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:315 %or_ln491_66 = or i1 %tmp_127, i1 %xor_ln491_80

]]></Node>
<StgValue><ssdm name="or_ln491_66"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:316 %xor_ln491_81 = xor i1 %tmp_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_81"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:317 %and_ln491_67 = and i1 %or_ln491_66, i1 %xor_ln491_81

]]></Node>
<StgValue><ssdm name="and_ln491_67"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:318 %and_ln491_68 = and i1 %tmp_127, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln491_68"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:319 %or_ln491_67 = or i1 %and_ln491_66, i1 %and_ln491_68

]]></Node>
<StgValue><ssdm name="or_ln491_67"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:320 %xor_ln491_82 = xor i1 %or_ln491_67, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="xor_ln491_82"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:321 %select_ln491_25 = select i1 %and_ln491_67, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_25"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:322 %or_ln491_68 = or i1 %and_ln491_67, i1 %xor_ln491_82

]]></Node>
<StgValue><ssdm name="or_ln491_68"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:323 %out_data_11 = select i1 %or_ln491_68, i8 %select_ln491_25, i8 %add_ln491_26

]]></Node>
<StgValue><ssdm name="out_data_11"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:337 %trunc_ln491_37 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_27, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_37"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:338 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 6

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:339 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 5

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:343 %or_ln491_69 = or i1 %tmp_130, i1 %icmp_ln491_13

]]></Node>
<StgValue><ssdm name="or_ln491_69"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:344 %and_ln491_69 = and i1 %or_ln491_69, i1 %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln491_69"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:345 %zext_ln491_13 = zext i1 %and_ln491_69

]]></Node>
<StgValue><ssdm name="zext_ln491_13"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:346 %add_ln491_28 = add i8 %trunc_ln491_37, i8 %zext_ln491_13

]]></Node>
<StgValue><ssdm name="add_ln491_28"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:347 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_28, i32 7

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:348 %xor_ln491_83 = xor i1 %tmp_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_83"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:349 %xor_ln491_84 = xor i1 %tmp_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_84"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:350 %or_ln491_70 = or i1 %tmp_133, i1 %xor_ln491_84

]]></Node>
<StgValue><ssdm name="or_ln491_70"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:351 %and_ln491_70 = and i1 %tmp_129, i1 %xor_ln491_83

]]></Node>
<StgValue><ssdm name="and_ln491_70"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:352 %and_ln491_71 = and i1 %and_ln491_70, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln491_71"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:353 %xor_ln491_85 = xor i1 %tmp_129, i1 %or_ln491_70

]]></Node>
<StgValue><ssdm name="xor_ln491_85"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:354 %xor_ln491_86 = xor i1 %xor_ln491_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_86"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:355 %or_ln491_71 = or i1 %tmp_133, i1 %xor_ln491_86

]]></Node>
<StgValue><ssdm name="or_ln491_71"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:356 %xor_ln491_87 = xor i1 %tmp_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_87"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:357 %and_ln491_72 = and i1 %or_ln491_71, i1 %xor_ln491_87

]]></Node>
<StgValue><ssdm name="and_ln491_72"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:358 %and_ln491_73 = and i1 %tmp_133, i1 %tmp_129

]]></Node>
<StgValue><ssdm name="and_ln491_73"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:359 %or_ln491_72 = or i1 %and_ln491_71, i1 %and_ln491_73

]]></Node>
<StgValue><ssdm name="or_ln491_72"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:360 %xor_ln491_88 = xor i1 %or_ln491_72, i1 %tmp_129

]]></Node>
<StgValue><ssdm name="xor_ln491_88"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:361 %select_ln491_27 = select i1 %and_ln491_72, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_27"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:362 %or_ln491_73 = or i1 %and_ln491_72, i1 %xor_ln491_88

]]></Node>
<StgValue><ssdm name="or_ln491_73"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:363 %select_ln491_28 = select i1 %or_ln491_73, i8 %select_ln491_27, i8 %add_ln491_28

]]></Node>
<StgValue><ssdm name="select_ln491_28"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:377 %trunc_ln491_39 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_29, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_39"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:378 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 6

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:379 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 5

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:383 %or_ln491_74 = or i1 %tmp_136, i1 %icmp_ln491_14

]]></Node>
<StgValue><ssdm name="or_ln491_74"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:384 %and_ln491_74 = and i1 %or_ln491_74, i1 %tmp_137

]]></Node>
<StgValue><ssdm name="and_ln491_74"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:385 %zext_ln491_14 = zext i1 %and_ln491_74

]]></Node>
<StgValue><ssdm name="zext_ln491_14"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:386 %add_ln491_30 = add i8 %trunc_ln491_39, i8 %zext_ln491_14

]]></Node>
<StgValue><ssdm name="add_ln491_30"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:387 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_30, i32 7

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:388 %xor_ln491_89 = xor i1 %tmp_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_89"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:389 %xor_ln491_90 = xor i1 %tmp_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_90"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:390 %or_ln491_75 = or i1 %tmp_139, i1 %xor_ln491_90

]]></Node>
<StgValue><ssdm name="or_ln491_75"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:391 %and_ln491_75 = and i1 %tmp_135, i1 %xor_ln491_89

]]></Node>
<StgValue><ssdm name="and_ln491_75"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:392 %and_ln491_76 = and i1 %and_ln491_75, i1 %tmp_138

]]></Node>
<StgValue><ssdm name="and_ln491_76"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:393 %xor_ln491_91 = xor i1 %tmp_135, i1 %or_ln491_75

]]></Node>
<StgValue><ssdm name="xor_ln491_91"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:394 %xor_ln491_92 = xor i1 %xor_ln491_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_92"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:395 %or_ln491_76 = or i1 %tmp_139, i1 %xor_ln491_92

]]></Node>
<StgValue><ssdm name="or_ln491_76"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:396 %xor_ln491_93 = xor i1 %tmp_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_93"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:397 %and_ln491_77 = and i1 %or_ln491_76, i1 %xor_ln491_93

]]></Node>
<StgValue><ssdm name="and_ln491_77"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:398 %and_ln491_78 = and i1 %tmp_139, i1 %tmp_135

]]></Node>
<StgValue><ssdm name="and_ln491_78"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:399 %or_ln491_77 = or i1 %and_ln491_76, i1 %and_ln491_78

]]></Node>
<StgValue><ssdm name="or_ln491_77"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:400 %xor_ln491_94 = xor i1 %or_ln491_77, i1 %tmp_135

]]></Node>
<StgValue><ssdm name="xor_ln491_94"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:401 %select_ln491_29 = select i1 %and_ln491_77, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_29"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:402 %or_ln491_78 = or i1 %and_ln491_77, i1 %xor_ln491_94

]]></Node>
<StgValue><ssdm name="or_ln491_78"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:403 %select_ln491_30 = select i1 %or_ln491_78, i8 %select_ln491_29, i8 %add_ln491_30

]]></Node>
<StgValue><ssdm name="select_ln491_30"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:417 %trunc_ln491_40 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_31, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_40"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:418 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 6

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:419 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 5

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:423 %or_ln491_79 = or i1 %tmp_142, i1 %icmp_ln491_15

]]></Node>
<StgValue><ssdm name="or_ln491_79"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:424 %and_ln491_79 = and i1 %or_ln491_79, i1 %tmp_143

]]></Node>
<StgValue><ssdm name="and_ln491_79"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:425 %zext_ln491_15 = zext i1 %and_ln491_79

]]></Node>
<StgValue><ssdm name="zext_ln491_15"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:426 %add_ln491_32 = add i8 %trunc_ln491_40, i8 %zext_ln491_15

]]></Node>
<StgValue><ssdm name="add_ln491_32"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:427 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:428 %xor_ln491_95 = xor i1 %tmp_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_95"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:429 %xor_ln491_96 = xor i1 %tmp_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_96"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:430 %or_ln491_80 = or i1 %tmp_145, i1 %xor_ln491_96

]]></Node>
<StgValue><ssdm name="or_ln491_80"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:431 %and_ln491_80 = and i1 %tmp_141, i1 %xor_ln491_95

]]></Node>
<StgValue><ssdm name="and_ln491_80"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:432 %and_ln491_81 = and i1 %and_ln491_80, i1 %tmp_144

]]></Node>
<StgValue><ssdm name="and_ln491_81"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:433 %xor_ln491_97 = xor i1 %tmp_141, i1 %or_ln491_80

]]></Node>
<StgValue><ssdm name="xor_ln491_97"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:434 %xor_ln491_98 = xor i1 %xor_ln491_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_98"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:435 %or_ln491_81 = or i1 %tmp_145, i1 %xor_ln491_98

]]></Node>
<StgValue><ssdm name="or_ln491_81"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:436 %xor_ln491_99 = xor i1 %tmp_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_99"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:437 %and_ln491_82 = and i1 %or_ln491_81, i1 %xor_ln491_99

]]></Node>
<StgValue><ssdm name="and_ln491_82"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:438 %and_ln491_83 = and i1 %tmp_145, i1 %tmp_141

]]></Node>
<StgValue><ssdm name="and_ln491_83"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:439 %or_ln491_82 = or i1 %and_ln491_81, i1 %and_ln491_83

]]></Node>
<StgValue><ssdm name="or_ln491_82"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:440 %xor_ln491_100 = xor i1 %or_ln491_82, i1 %tmp_141

]]></Node>
<StgValue><ssdm name="xor_ln491_100"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:441 %select_ln491_31 = select i1 %and_ln491_82, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_31"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:442 %or_ln491_83 = or i1 %and_ln491_82, i1 %xor_ln491_100

]]></Node>
<StgValue><ssdm name="or_ln491_83"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:443 %select_ln491_32 = select i1 %or_ln491_83, i8 %select_ln491_31, i8 %add_ln491_32

]]></Node>
<StgValue><ssdm name="select_ln491_32"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:457 %trunc_ln491_41 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_33, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_41"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:458 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 6

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:459 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 5

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:463 %or_ln491_84 = or i1 %tmp_148, i1 %icmp_ln491_16

]]></Node>
<StgValue><ssdm name="or_ln491_84"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:464 %and_ln491_84 = and i1 %or_ln491_84, i1 %tmp_149

]]></Node>
<StgValue><ssdm name="and_ln491_84"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:465 %zext_ln491_16 = zext i1 %and_ln491_84

]]></Node>
<StgValue><ssdm name="zext_ln491_16"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:466 %add_ln491_34 = add i8 %trunc_ln491_41, i8 %zext_ln491_16

]]></Node>
<StgValue><ssdm name="add_ln491_34"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:467 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_34, i32 7

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:468 %xor_ln491_101 = xor i1 %tmp_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_101"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:469 %xor_ln491_102 = xor i1 %tmp_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_102"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:470 %or_ln491_85 = or i1 %tmp_151, i1 %xor_ln491_102

]]></Node>
<StgValue><ssdm name="or_ln491_85"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:471 %and_ln491_85 = and i1 %tmp_147, i1 %xor_ln491_101

]]></Node>
<StgValue><ssdm name="and_ln491_85"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:472 %and_ln491_86 = and i1 %and_ln491_85, i1 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln491_86"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:473 %xor_ln491_103 = xor i1 %tmp_147, i1 %or_ln491_85

]]></Node>
<StgValue><ssdm name="xor_ln491_103"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:474 %xor_ln491_104 = xor i1 %xor_ln491_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_104"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:475 %or_ln491_86 = or i1 %tmp_151, i1 %xor_ln491_104

]]></Node>
<StgValue><ssdm name="or_ln491_86"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:476 %xor_ln491_105 = xor i1 %tmp_147, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_105"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:477 %and_ln491_87 = and i1 %or_ln491_86, i1 %xor_ln491_105

]]></Node>
<StgValue><ssdm name="and_ln491_87"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:478 %and_ln491_88 = and i1 %tmp_151, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln491_88"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:479 %or_ln491_87 = or i1 %and_ln491_86, i1 %and_ln491_88

]]></Node>
<StgValue><ssdm name="or_ln491_87"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:480 %xor_ln491_106 = xor i1 %or_ln491_87, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="xor_ln491_106"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:481 %select_ln491_33 = select i1 %and_ln491_87, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_33"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:482 %or_ln491_88 = or i1 %and_ln491_87, i1 %xor_ln491_106

]]></Node>
<StgValue><ssdm name="or_ln491_88"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:483 %select_ln491_34 = select i1 %or_ln491_88, i8 %select_ln491_33, i8 %add_ln491_34

]]></Node>
<StgValue><ssdm name="select_ln491_34"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:497 %trunc_ln491_42 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_35, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_42"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:498 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 6

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:499 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 5

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:503 %or_ln491_89 = or i1 %tmp_154, i1 %icmp_ln491_17

]]></Node>
<StgValue><ssdm name="or_ln491_89"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:504 %and_ln491_89 = and i1 %or_ln491_89, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="and_ln491_89"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:505 %zext_ln491_17 = zext i1 %and_ln491_89

]]></Node>
<StgValue><ssdm name="zext_ln491_17"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:506 %add_ln491_36 = add i8 %trunc_ln491_42, i8 %zext_ln491_17

]]></Node>
<StgValue><ssdm name="add_ln491_36"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:507 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:508 %xor_ln491_107 = xor i1 %tmp_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_107"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:509 %xor_ln491_108 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_108"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:510 %or_ln491_90 = or i1 %tmp_157, i1 %xor_ln491_108

]]></Node>
<StgValue><ssdm name="or_ln491_90"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:511 %and_ln491_90 = and i1 %tmp_153, i1 %xor_ln491_107

]]></Node>
<StgValue><ssdm name="and_ln491_90"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:512 %and_ln491_91 = and i1 %and_ln491_90, i1 %tmp_156

]]></Node>
<StgValue><ssdm name="and_ln491_91"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:513 %xor_ln491_109 = xor i1 %tmp_153, i1 %or_ln491_90

]]></Node>
<StgValue><ssdm name="xor_ln491_109"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:514 %xor_ln491_110 = xor i1 %xor_ln491_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_110"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:515 %or_ln491_91 = or i1 %tmp_157, i1 %xor_ln491_110

]]></Node>
<StgValue><ssdm name="or_ln491_91"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:516 %xor_ln491_111 = xor i1 %tmp_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_111"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:517 %and_ln491_92 = and i1 %or_ln491_91, i1 %xor_ln491_111

]]></Node>
<StgValue><ssdm name="and_ln491_92"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:518 %and_ln491_93 = and i1 %tmp_157, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="and_ln491_93"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:519 %or_ln491_92 = or i1 %and_ln491_91, i1 %and_ln491_93

]]></Node>
<StgValue><ssdm name="or_ln491_92"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:520 %xor_ln491_112 = xor i1 %or_ln491_92, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="xor_ln491_112"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:521 %select_ln491_35 = select i1 %and_ln491_92, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_35"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:522 %or_ln491_93 = or i1 %and_ln491_92, i1 %xor_ln491_112

]]></Node>
<StgValue><ssdm name="or_ln491_93"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:523 %select_ln491_36 = select i1 %or_ln491_93, i8 %select_ln491_35, i8 %add_ln491_36

]]></Node>
<StgValue><ssdm name="select_ln491_36"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:537 %trunc_ln491_43 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_37, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_43"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:538 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 6

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:539 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 5

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:543 %or_ln491_94 = or i1 %tmp_160, i1 %icmp_ln491_18

]]></Node>
<StgValue><ssdm name="or_ln491_94"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:544 %and_ln491_94 = and i1 %or_ln491_94, i1 %tmp_161

]]></Node>
<StgValue><ssdm name="and_ln491_94"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:545 %zext_ln491_18 = zext i1 %and_ln491_94

]]></Node>
<StgValue><ssdm name="zext_ln491_18"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:546 %add_ln491_38 = add i8 %trunc_ln491_43, i8 %zext_ln491_18

]]></Node>
<StgValue><ssdm name="add_ln491_38"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:547 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_38, i32 7

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:548 %xor_ln491_113 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_113"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:549 %xor_ln491_114 = xor i1 %tmp_162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_114"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:550 %or_ln491_95 = or i1 %tmp_163, i1 %xor_ln491_114

]]></Node>
<StgValue><ssdm name="or_ln491_95"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:551 %and_ln491_95 = and i1 %tmp_159, i1 %xor_ln491_113

]]></Node>
<StgValue><ssdm name="and_ln491_95"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:552 %and_ln491_96 = and i1 %and_ln491_95, i1 %tmp_162

]]></Node>
<StgValue><ssdm name="and_ln491_96"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:553 %xor_ln491_115 = xor i1 %tmp_159, i1 %or_ln491_95

]]></Node>
<StgValue><ssdm name="xor_ln491_115"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:554 %xor_ln491_116 = xor i1 %xor_ln491_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_116"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:555 %or_ln491_96 = or i1 %tmp_163, i1 %xor_ln491_116

]]></Node>
<StgValue><ssdm name="or_ln491_96"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:556 %xor_ln491_117 = xor i1 %tmp_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_117"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:557 %and_ln491_97 = and i1 %or_ln491_96, i1 %xor_ln491_117

]]></Node>
<StgValue><ssdm name="and_ln491_97"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:558 %and_ln491_98 = and i1 %tmp_163, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="and_ln491_98"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:559 %or_ln491_97 = or i1 %and_ln491_96, i1 %and_ln491_98

]]></Node>
<StgValue><ssdm name="or_ln491_97"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:560 %xor_ln491_118 = xor i1 %or_ln491_97, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="xor_ln491_118"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:561 %select_ln491_37 = select i1 %and_ln491_97, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_37"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:562 %or_ln491_98 = or i1 %and_ln491_97, i1 %xor_ln491_118

]]></Node>
<StgValue><ssdm name="or_ln491_98"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:563 %select_ln491_38 = select i1 %or_ln491_98, i8 %select_ln491_37, i8 %add_ln491_38

]]></Node>
<StgValue><ssdm name="select_ln491_38"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:577 %trunc_ln491_44 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_39, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_44"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:578 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 6

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:579 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 5

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:583 %or_ln491_99 = or i1 %tmp_166, i1 %icmp_ln491_19

]]></Node>
<StgValue><ssdm name="or_ln491_99"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:584 %and_ln491_99 = and i1 %or_ln491_99, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="and_ln491_99"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:585 %zext_ln491_19 = zext i1 %and_ln491_99

]]></Node>
<StgValue><ssdm name="zext_ln491_19"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:586 %add_ln491_40 = add i8 %trunc_ln491_44, i8 %zext_ln491_19

]]></Node>
<StgValue><ssdm name="add_ln491_40"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:587 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_40, i32 7

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:588 %xor_ln491_119 = xor i1 %tmp_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_119"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:589 %xor_ln491_120 = xor i1 %tmp_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_120"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:590 %or_ln491_100 = or i1 %tmp_169, i1 %xor_ln491_120

]]></Node>
<StgValue><ssdm name="or_ln491_100"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:591 %and_ln491_100 = and i1 %tmp_165, i1 %xor_ln491_119

]]></Node>
<StgValue><ssdm name="and_ln491_100"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:592 %and_ln491_101 = and i1 %and_ln491_100, i1 %tmp_168

]]></Node>
<StgValue><ssdm name="and_ln491_101"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:593 %xor_ln491_121 = xor i1 %tmp_165, i1 %or_ln491_100

]]></Node>
<StgValue><ssdm name="xor_ln491_121"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:594 %xor_ln491_122 = xor i1 %xor_ln491_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_122"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:595 %or_ln491_101 = or i1 %tmp_169, i1 %xor_ln491_122

]]></Node>
<StgValue><ssdm name="or_ln491_101"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:596 %xor_ln491_123 = xor i1 %tmp_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_123"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:597 %and_ln491_102 = and i1 %or_ln491_101, i1 %xor_ln491_123

]]></Node>
<StgValue><ssdm name="and_ln491_102"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:598 %and_ln491_103 = and i1 %tmp_169, i1 %tmp_165

]]></Node>
<StgValue><ssdm name="and_ln491_103"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:599 %or_ln491_102 = or i1 %and_ln491_101, i1 %and_ln491_103

]]></Node>
<StgValue><ssdm name="or_ln491_102"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:600 %xor_ln491_124 = xor i1 %or_ln491_102, i1 %tmp_165

]]></Node>
<StgValue><ssdm name="xor_ln491_124"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:601 %select_ln491_39 = select i1 %and_ln491_102, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_39"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:602 %or_ln491_103 = or i1 %and_ln491_102, i1 %xor_ln491_124

]]></Node>
<StgValue><ssdm name="or_ln491_103"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:603 %select_ln491_40 = select i1 %or_ln491_103, i8 %select_ln491_39, i8 %add_ln491_40

]]></Node>
<StgValue><ssdm name="select_ln491_40"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:617 %trunc_ln491_45 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_41, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln491_45"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:618 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 6

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:619 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 5

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:623 %or_ln491_104 = or i1 %tmp_172, i1 %icmp_ln491_20

]]></Node>
<StgValue><ssdm name="or_ln491_104"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:624 %and_ln491_104 = and i1 %or_ln491_104, i1 %tmp_173

]]></Node>
<StgValue><ssdm name="and_ln491_104"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:625 %zext_ln491_20 = zext i1 %and_ln491_104

]]></Node>
<StgValue><ssdm name="zext_ln491_20"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:626 %add_ln491_42 = add i8 %trunc_ln491_45, i8 %zext_ln491_20

]]></Node>
<StgValue><ssdm name="add_ln491_42"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:627 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_42, i32 7

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:628 %xor_ln491_125 = xor i1 %tmp_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_125"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:629 %xor_ln491_126 = xor i1 %tmp_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_126"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:630 %or_ln491_105 = or i1 %tmp_175, i1 %xor_ln491_126

]]></Node>
<StgValue><ssdm name="or_ln491_105"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:631 %and_ln491_105 = and i1 %tmp_171, i1 %xor_ln491_125

]]></Node>
<StgValue><ssdm name="and_ln491_105"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:632 %and_ln491_106 = and i1 %and_ln491_105, i1 %tmp_174

]]></Node>
<StgValue><ssdm name="and_ln491_106"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:633 %xor_ln491_127 = xor i1 %tmp_171, i1 %or_ln491_105

]]></Node>
<StgValue><ssdm name="xor_ln491_127"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:634 %xor_ln491_128 = xor i1 %xor_ln491_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_128"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:635 %or_ln491_106 = or i1 %tmp_175, i1 %xor_ln491_128

]]></Node>
<StgValue><ssdm name="or_ln491_106"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:636 %xor_ln491_129 = xor i1 %tmp_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_129"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:637 %and_ln491_107 = and i1 %or_ln491_106, i1 %xor_ln491_129

]]></Node>
<StgValue><ssdm name="and_ln491_107"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:638 %and_ln491_108 = and i1 %tmp_175, i1 %tmp_171

]]></Node>
<StgValue><ssdm name="and_ln491_108"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:639 %or_ln491_107 = or i1 %and_ln491_106, i1 %and_ln491_108

]]></Node>
<StgValue><ssdm name="or_ln491_107"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:640 %xor_ln491_130 = xor i1 %or_ln491_107, i1 %tmp_171

]]></Node>
<StgValue><ssdm name="xor_ln491_130"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:641 %select_ln491_41 = select i1 %and_ln491_107, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_41"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:642 %or_ln491_108 = or i1 %and_ln491_107, i1 %xor_ln491_130

]]></Node>
<StgValue><ssdm name="or_ln491_108"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:643 %select_ln491_42 = select i1 %or_ln491_108, i8 %select_ln491_41, i8 %add_ln491_42

]]></Node>
<StgValue><ssdm name="select_ln491_42"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:644 %or_ln494_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln491_42, i8 %select_ln491_40, i8 %select_ln491_38, i8 %select_ln491_36, i8 %select_ln491_34, i8 %select_ln491_32, i8 %select_ln491_30, i8 %select_ln491_28, i8 %out_data_11, i8 %out_data_10, i8 %out_data_9, i8 %out_data_8, i8 %out_data_7, i8 %out_data_6, i8 %out_data_5, i8 %out_data

]]></Node>
<StgValue><ssdm name="or_ln494_s"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:645 %write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer8_out, i128 %or_ln494_s

]]></Node>
<StgValue><ssdm name="write_ln494"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:647 %br_ln476 = br void %HardSigmoidPackLoop

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
