# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \dynports 1
attribute \src "dut.sv:2.1-24.10"
attribute \cells_not_processed 1
module \function_loop
  parameter \WIDTH 8
  wire width 8 $0\func_loop$func$dut.sv:22$1.$result[7:0]$6
  wire width 8 $0\func_loop$func$dut.sv:22$2.$result[7:0]$5
  wire width 8 $0\func_loop$func$dut.sv:22$2.$x[7:0]$4
  wire width 8 $func_func_loop_result_0
  attribute \src "dut.sv:6.30-6.33"
  wire width 8 output 2 \out
  attribute \src "dut.sv:5.30-5.31"
  wire width 8 input 1 \x
  attribute \src "dut.sv:22.18-22.30"
  process $proc$dut.sv:22$3
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_loop$func$dut.sv:22$2.$x[7:0]$4 \x
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 8'00000000
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [0] \x [7]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [1] \x [6]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [2] \x [5]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [3] \x [4]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [4] \x [3]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [5] \x [2]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [6] \x [1]
    assign $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 [7] \x [0]
    assign $0\func_loop$func$dut.sv:22$1.$result[7:0]$6 $0\func_loop$func$dut.sv:22$2.$result[7:0]$5
    assign $func_func_loop_result_0 $0\func_loop$func$dut.sv:22$1.$result[7:0]$6
    sync always
      update $0\func_loop$func$dut.sv:22$2.$result[7:0]$5 $0\func_loop$func$dut.sv:22$1.$result[7:0]$6
      update $0\func_loop$func$dut.sv:22$1.$result[7:0]$6 8'x
      update $0\func_loop$func$dut.sv:22$2.$x[7:0]$4 8'x
  end
  connect $func_func_loop_result_0 $0\func_loop$func$dut.sv:22$2.$result[7:0]$5
  connect \out $func_func_loop_result_0
end
