#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 29 12:33:51 2023
# Process ID: 11624
# Current directory: C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20336 C:\Users\aa409t\Desktop\FPGA intern\N-bit-Full-Adder\FullAdder\project_1.xpr
# Log file: C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/vivado.log
# Journal file: C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.xpr}
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1/project_1.cache/ip'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation -simset [get_filesets sim_16bits ]
Command: launch_simulation -simset sim_16bits
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_16bits'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_16bits_tb' in fileset 'sim_16bits'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_16bits'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
"xvhdl --incr --relax -prj FullAdder_16bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sim_16bits/new/FullAdder_16bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
"xelab -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_16bits_tb_behav xil_defaultlib.FullAdder_16bits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_16bits_tb_behav xil_defaultlib.FullAdder_16bits_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.FullAdder_16bits_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top FullAdder_nbits_tb [get_filesets sim_16bits]
set_property top_lib xil_defaultlib [get_filesets sim_16bits]
launch_simulation -simset [get_filesets sim_16bits ]
Command: launch_simulation -simset sim_16bits
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_16bits'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_nbits_tb' in fileset 'sim_16bits'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_16bits'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
"xvhdl --incr --relax -prj FullAdder_nbits_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
"xelab -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_nbits_tb_behav xil_defaultlib.FullAdder_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_nbits_tb_behav xil_defaultlib.FullAdder_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [fulladder_nbits_default]
Compiling architecture bench of entity xil_defaultlib.fulladder_nbits_tb
Built simulation snapshot FullAdder_nbits_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aa409t/Desktop/FPGA -notrace
couldn't read file "C:/Users/aa409t/Desktop/FPGA": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 29 12:36:12 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_nbits_tb_behav -key {Behavioral:sim_16bits:Functional:FullAdder_nbits_tb} -tclbatch {FullAdder_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FullAdder_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.414 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 12:36:59 2023...
