INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepmotor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steppermotor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/project_1/project_1.srcs/sources_1/new/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/project_1/project_1.srcs/sources_1/new/topModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module mappingTable
INFO: [VRFC 10-311] analyzing module topModule
WARNING: [VRFC 10-1315] redeclaration of ansi port a is not allowed [D:/Users/TEMP.PCLABS.000/Desktop/Project_files/project_1/project_1.srcs/sources_1/new/topModule.sv:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP.PCLABS.000/Desktop/Project_files/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
