10:45:36
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:55:18 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@E: CG666 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":40:2:40:9|Parse error at unexpected input token 'mcu_data'
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":228:2:228:2|Expecting ,
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":261:0:261:8|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
@W: CG921 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":33:12:33:20|sr_finish is already declared in this scope.
@E: CG285 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":79:11:79:11|Expecting statement
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":114:0:114:8|Expecting endmodule
5 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:55:18 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:55:18 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:55:57 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":228:2:228:2|Expecting ,
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":261:0:261:8|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
@W: CG921 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":33:12:33:20|sr_finish is already declared in this scope.
@E: CG285 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":79:11:79:11|Expecting statement
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":114:0:114:8|Expecting endmodule
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:55:58 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:55:58 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:56:12 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
@W: CG921 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":33:12:33:20|sr_finish is already declared in this scope.
@E: CG285 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":79:11:79:11|Expecting statement
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":114:0:114:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:56:13 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:56:13 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:56:26 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
@E: CG285 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":78:11:78:11|Expecting statement
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":113:0:113:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:56:27 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:56:27 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:56:48 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@E: CG906 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":40:14:40:24|Reference to unknown variable CLK.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:56:48 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:56:48 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:57:51 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@E: CG906 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":109:39:109:49|Reference to unknown variable STATIC_READ.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:57:51 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:57:51 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 19:58:06 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 19:58:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 19:58:06 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 19:58:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 19:58:08 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 19:58:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     142  
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     70   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 142 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:58:08 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 19:58:08 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		 154 /       141
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 141 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               141        counter_sr[0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 138MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 19:58:10 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.249

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       148.1 MHz     1000.000      6.751         993.249     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    993.249  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                     Arrival            
Instance             Reference                          Type         Pin     Net                  Time        Slack  
                     Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[1]     0.796       993.321
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[4]        0.796       993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[5]        0.796       993.425
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[0]        0.796       993.446
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[6]        0.796       993.456
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[1]        0.796       993.518
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[2]        0.796       993.549
counter_sr[7]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[7]        0.796       993.549
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[3]        0.796       993.642
=====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required            
Instance             Reference                          Type        Pin     Net                Time         Slack  
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0             999.845      993.249
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3       999.845      993.249
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[1]     999.845      993.249
shift_reg[2]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[2]     999.845      993.249
shift_reg[3]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[3]     999.845      993.249
shift_reg[4]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[4]     999.845      993.249
shift_reg[5]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[5]     999.845      993.249
shift_reg[6]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[6]     999.845      993.249
shift_reg[7]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[7]     999.845      993.249
shift_reg[8]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[8]     999.845      993.249
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.249

    Number of logic level(s):                2
    Starting point:                          current_state[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]               Net         -        -       1.599     -           6         
current_state_RNINTPQ_0[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNINTPQ_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_14_i                         Net         -        -       1.371     -           128       
shift_reg_RNO[1]               SB_LUT4     I0       In      -         4.427       -         
shift_reg_RNO[1]               SB_LUT4     O        Out     0.661     5.089       -         
shift_reg_4[1]                 Net         -        -       1.507     -           1         
shift_reg[1]                   SB_DFFR     D        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        7 uses
SB_DFFER        8 uses
SB_DFFR         133 uses
SB_GB           1 use
SB_LUT4         147 uses

I/O ports: 134
I/O primitives: 134
SB_GB_IO       1 use
SB_IO          133 uses

I/O Register bits:                  0
Register bits not including I/Os:   141 (1%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 19:58:10 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
medusaTesting_Implmnt: newer file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	141
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	133
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 134
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 134
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:00:11 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:11 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:12 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:00:12 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     142  
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     70   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 142 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:00:13 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:00:13 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		 154 /       141
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 141 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               141        counter_sr[0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 138MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:00:14 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.249

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       148.1 MHz     1000.000      6.751         993.249     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    993.249  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                     Arrival            
Instance             Reference                          Type         Pin     Net                  Time        Slack  
                     Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[1]     0.796       993.321
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[4]        0.796       993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[5]        0.796       993.425
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[0]        0.796       993.446
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[6]        0.796       993.456
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[1]        0.796       993.518
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[2]        0.796       993.549
counter_sr[7]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[7]        0.796       993.549
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[3]        0.796       993.642
=====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required            
Instance             Reference                          Type        Pin     Net                Time         Slack  
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0             999.845      993.249
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3       999.845      993.249
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[1]     999.845      993.249
shift_reg[2]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[2]     999.845      993.249
shift_reg[3]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[3]     999.845      993.249
shift_reg[4]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[4]     999.845      993.249
shift_reg[5]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[5]     999.845      993.249
shift_reg[6]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[6]     999.845      993.249
shift_reg[7]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[7]     999.845      993.249
shift_reg[8]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[8]     999.845      993.249
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.249

    Number of logic level(s):                2
    Starting point:                          current_state[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]               Net         -        -       1.599     -           6         
current_state_RNINTPQ_0[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNINTPQ_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_14_i                         Net         -        -       1.371     -           128       
shift_reg_RNO[1]               SB_LUT4     I0       In      -         4.427       -         
shift_reg_RNO[1]               SB_LUT4     O        Out     0.661     5.089       -         
shift_reg_4[1]                 Net         -        -       1.507     -           1         
shift_reg[1]                   SB_DFFR     D        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        7 uses
SB_DFFER        8 uses
SB_DFFR         133 uses
SB_GB           1 use
SB_LUT4         147 uses

I/O ports: 134
I/O primitives: 134
SB_GB_IO       1 use
SB_IO          133 uses

I/O Register bits:                  0
Register bits not including I/Os:   141 (1%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:00:14 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: Unknown command /*ignoring the line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: Unknown command */ignoring the line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	141
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	133
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 134
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 134
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:00:54 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:54 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:54 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:54 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:00:55 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:00:56 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     142  
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     70   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 142 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:00:56 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:00:56 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		 154 /       141
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 141 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               141        counter_sr[0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 138MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:00:57 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.249

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       148.1 MHz     1000.000      6.751         993.249     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    993.249  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                     Arrival            
Instance             Reference                          Type         Pin     Net                  Time        Slack  
                     Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[1]     0.796       993.321
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[4]        0.796       993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[5]        0.796       993.425
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[0]        0.796       993.446
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[6]        0.796       993.456
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[1]        0.796       993.518
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[2]        0.796       993.549
counter_sr[7]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[7]        0.796       993.549
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[3]        0.796       993.642
=====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required            
Instance             Reference                          Type        Pin     Net                Time         Slack  
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0             999.845      993.249
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3       999.845      993.249
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[1]     999.845      993.249
shift_reg[2]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[2]     999.845      993.249
shift_reg[3]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[3]     999.845      993.249
shift_reg[4]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[4]     999.845      993.249
shift_reg[5]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[5]     999.845      993.249
shift_reg[6]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[6]     999.845      993.249
shift_reg[7]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[7]     999.845      993.249
shift_reg[8]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[8]     999.845      993.249
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.249

    Number of logic level(s):                2
    Starting point:                          current_state[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]               Net         -        -       1.599     -           6         
current_state_RNINTPQ_0[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNINTPQ_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_14_i                         Net         -        -       1.371     -           128       
shift_reg_RNO[1]               SB_LUT4     I0       In      -         4.427       -         
shift_reg_RNO[1]               SB_LUT4     O        Out     0.661     5.089       -         
shift_reg_4[1]                 Net         -        -       1.507     -           1         
shift_reg[1]                   SB_DFFR     D        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        7 uses
SB_DFFER        8 uses
SB_DFFR         133 uses
SB_GB           1 use
SB_LUT4         147 uses

I/O ports: 134
I/O primitives: 134
SB_GB_IO       1 use
SB_IO          133 uses

I/O Register bits:                  0
Register bits not including I/Os:   141 (1%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:00:57 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: Unknown command /*ignoring the line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: Unknown command */ignoring the line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	141
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	133
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 134
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 134
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:05:37 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 5 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:05:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:05:37 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:05:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:05:38 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:05:38 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     42   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     31   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 42 sequential elements including counter_sr[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:05:39 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:05:39 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[4:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  51 /        41
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 41 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               41         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:05:40 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.392

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       116.2 MHz     1000.000      8.608         991.392     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.392  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.423
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.465
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.496
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       991.516
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       991.589
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       993.352
shift_reg[30]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[30]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[1]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required            
Instance             Reference                          Type        Pin     Net                Time         Slack  
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0       999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1       999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2       999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3       999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4       999.845      991.392
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0             999.845      991.609
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3       999.845      993.249
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[1]     999.845      993.249
shift_reg[2]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[2]     999.845      993.249
shift_reg[3]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[3]     999.845      993.249
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.392

    Number of logic level(s):                3
    Starting point:                          counter_sr[0] / Q
    Ending point:                            counter_sr[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[0]              Net         -        -       1.599     -           4         
counter_sr_RNISCVM[4]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNISCVM[4]      SB_LUT4     O        Out     0.661     3.056       -         
counter_srlde_0            Net         -        -       1.371     -           1         
counter_sr_RNITD8K2[1]     SB_LUT4     I1       In      -         4.427       -         
counter_sr_RNITD8K2[1]     SB_LUT4     O        Out     0.589     5.017       -         
counter_sre_0              Net         -        -       1.371     -           5         
counter_sr_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
counter_sr_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_sr_0               Net         -        -       1.507     -           1         
counter_sr[0]              SB_DFFR     D        In      -         8.453       -         
========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        4 uses
SB_DFFR         41 uses
SB_GB           1 use
SB_LUT4         47 uses

I/O ports: 37
I/O primitives: 37
SB_GB_IO       1 use
SB_IO          36 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 47 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 47 = 47 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:05:40 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: Unknown command /*ignoring the line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: Unknown command */ignoring the line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	36
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	41
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	3
    LogicCells                  :	54/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	37/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.0 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	36
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	54/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	37/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 197.33 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 701
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 701
used logic cells: 54
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 94 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:14:01 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bit 7 of counter_sr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:14:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:14:01 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:14:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:14:02 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:14:02 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     77   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     55   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 77 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:14:02 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:14:03 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[6:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  87 /        76
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               76         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:14:04 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.413

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       116.5 MHz     1000.000      8.587         991.413     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.413  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.413
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.485
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.516
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[6]        0.796       991.609
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       993.249
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       993.321
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       993.352
shift_reg[63]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[63]        0.796       995.354
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.413
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      993.352
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      993.352
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      993.352
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      993.352
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      993.352
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_6          999.845      993.352
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.413

    Number of logic level(s):                3
    Starting point:                          counter_sr[0] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[0]              Net         -        -       1.599     -           3         
current_state_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
m31_e_4                    Net         -        -       1.371     -           1         
current_state_RNO_0[0]     SB_LUT4     I3       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.465     4.893       -         
N_101                      Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.263       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     6.925       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.432       -         
========================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        6 uses
SB_DFFR         76 uses
SB_GB           1 use
SB_LUT4         81 uses

I/O ports: 70
I/O primitives: 70
SB_GB_IO       1 use
SB_IO          69 uses

I/O Register bits:                  0
Register bits not including I/Os:   76 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 81 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 81 = 81 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:14:04 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: Unknown command /*ignoring the line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: Unknown command */ignoring the line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	76
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	6
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 70
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 70
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:15:12 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bit 7 of counter_sr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:12 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:14 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:15:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     77   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     55   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 77 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:15:14 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:15:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[6:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  87 /        76
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               76         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:15:15 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.413

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       116.5 MHz     1000.000      8.587         991.413     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.413  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.413
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.485
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.516
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[6]        0.796       991.609
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       993.249
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       993.321
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       993.352
shift_reg[63]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[63]        0.796       995.354
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.413
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      993.352
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      993.352
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      993.352
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      993.352
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      993.352
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_6          999.845      993.352
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.413

    Number of logic level(s):                3
    Starting point:                          counter_sr[0] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[0]              Net         -        -       1.599     -           3         
current_state_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
m31_e_4                    Net         -        -       1.371     -           1         
current_state_RNO_0[0]     SB_LUT4     I3       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.465     4.893       -         
N_101                      Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.263       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     6.925       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.432       -         
========================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        6 uses
SB_DFFR         76 uses
SB_GB           1 use
SB_LUT4         81 uses

I/O ports: 70
I/O primitives: 70
SB_GB_IO       1 use
SB_IO          69 uses

I/O Register bits:                  0
Register bits not including I/Os:   76 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 81 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 81 = 81 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:15:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	76
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	6
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 70
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 70
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:15:50 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bit 7 of counter_sr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:15:52 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:15:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     77   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     55   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 77 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:15:52 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:15:52 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[6:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  87 /        76
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               76         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:15:53 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.413

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       116.5 MHz     1000.000      8.587         991.413     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.413  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.413
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.485
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.516
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[6]        0.796       991.609
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       993.249
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       993.321
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       993.352
shift_reg[63]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[63]        0.796       995.354
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.413
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      993.352
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      993.352
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      993.352
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      993.352
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      993.352
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_6          999.845      993.352
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.413

    Number of logic level(s):                3
    Starting point:                          counter_sr[0] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[0]              Net         -        -       1.599     -           3         
current_state_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
m31_e_4                    Net         -        -       1.371     -           1         
current_state_RNO_0[0]     SB_LUT4     I3       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.465     4.893       -         
N_101                      Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.263       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     6.925       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.432       -         
========================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        6 uses
SB_DFFR         76 uses
SB_GB           1 use
SB_LUT4         81 uses

I/O ports: 70
I/O primitives: 70
SB_GB_IO       1 use
SB_IO          69 uses

I/O Register bits:                  0
Register bits not including I/Os:   76 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 81 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 81 = 81 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:15:53 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	76
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	6
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 70
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 70
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:16:26 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:16:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:16:26 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:16:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:16:27 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:16:27 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     44   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 44 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:16:28 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:16:28 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  53 /        43
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               43         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:16:29 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.516

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       117.9 MHz     1000.000      8.484         991.516     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.516  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.516
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.589
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.620
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.713
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       993.446
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       993.518
shift_reg[31]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[31]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required            
Instance             Reference                          Type        Pin     Net                Time         Slack  
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0             999.845      991.516
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3       999.845      993.249
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[1]     999.845      993.249
shift_reg[2]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[2]     999.845      993.249
shift_reg[3]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[3]     999.845      993.249
shift_reg[4]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[4]     999.845      993.249
shift_reg[5]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[5]     999.845      993.249
shift_reg[6]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[6]     999.845      993.249
shift_reg[7]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[7]     999.845      993.249
shift_reg[8]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[8]     999.845      993.249
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.516

    Number of logic level(s):                3
    Starting point:                          counter_sr[0] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[0]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[0]              Net         -        -       1.599     -           3         
current_state_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
un22_next_state_3          Net         -        -       1.371     -           1         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
un22_next_state            Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I3       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.465     6.822       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.329       -         
========================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         43 uses
SB_GB           1 use
SB_LUT4         48 uses

I/O ports: 38
I/O primitives: 38
SB_GB_IO       1 use
SB_IO          37 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 48 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 48 = 48 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:16:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	48
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	37
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	55
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	56/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	38/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.4 (sec)

Final Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	37
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	56/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	38/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 207.88 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 766
used logic cells: 56
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 766
used logic cells: 56
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 96 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:18:24 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:18:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:18:24 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:18:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:18:25 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:18:25 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     52   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 52 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:18:26 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:18:26 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  61 /        51
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               51         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:18:27 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.516

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       117.9 MHz     1000.000      8.484         991.516     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.516  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.516
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       991.516
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.589
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       991.589
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.620
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.713
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       993.352
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       993.425
shift_reg[39]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[39]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required            
Instance             Reference                          Type        Pin     Net              Time         Slack  
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0     999.845      991.516
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1     999.845      991.516
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2     999.845      991.516
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3     999.845      991.516
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4     999.845      991.516
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5     999.845      991.516
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0           999.845      991.516
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3     999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_207_i          999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32     999.845      995.282
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.516

    Number of logic level(s):                3
    Starting point:                          counter_sr[0] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
counter_sr[0]                  SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[0]                  Net         -        -       1.599     -           3         
current_state_RNO_1[0]         SB_LUT4     I0       In      -         2.395       -         
current_state_RNO_1[0]         SB_LUT4     O        Out     0.661     3.056       -         
next_state_1_i_0_a2_0_2[0]     Net         -        -       1.371     -           1         
current_state_RNO_0[0]         SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]         SB_LUT4     O        Out     0.558     4.986       -         
next_state_1_i_0_a2_0_3[0]     Net         -        -       1.371     -           1         
current_state_RNO[0]           SB_LUT4     I3       In      -         6.356       -         
current_state_RNO[0]           SB_LUT4     O        Out     0.465     6.822       -         
N_35_0                         Net         -        -       1.507     -           1         
current_state[0]               SB_DFFR     D        In      -         8.329       -         
============================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         51 uses
SB_GB           1 use
SB_LUT4         56 uses

I/O ports: 46
I/O primitives: 46
SB_GB_IO       1 use
SB_IO          45 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 56 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:18:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin elec_config0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config2 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config3 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config4 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config6 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config7 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config9 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config10 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config11 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config12 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config13 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config14 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config15 doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config16 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config17 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config18 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config19 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config20 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config21 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config22 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config23 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config24 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config25 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config26 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config27 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config28 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config29 doesn't exist in the design netlist.ignoring the set_io command on line 71 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin elec_config30 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	45
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	51
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	63/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	46/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	45
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	63/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	46/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 200.95 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1079
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1079
used logic cells: 63
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 112 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:22:40 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:22:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:22:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:22:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:22:41 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:22:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     72   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 72 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:22:42 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:22:42 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  81 /        71
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               71         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:22:43 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.392

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       116.2 MHz     1000.000      8.608         991.392     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.392  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.465
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.496
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       993.352
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       993.518
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       993.549
shift_reg[59]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[59]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required            
Instance             Reference                          Type        Pin     Net              Time         Slack  
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0     999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1     999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2     999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3     999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4     999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5     999.845      991.392
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0           999.845      991.413
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3     999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_408_i          999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32     999.845      995.282
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.392

    Number of logic level(s):                3
    Starting point:                          counter_sr[3] / Q
    Ending point:                            counter_sr[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[3]              Net         -        -       1.599     -           3         
counter_sr_RNIG9F21[5]     SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNIG9F21[5]     SB_LUT4     O        Out     0.661     3.056       -         
N_472_1                    Net         -        -       1.371     -           2         
counter_sr_RNILTO82[2]     SB_LUT4     I1       In      -         4.427       -         
counter_sr_RNILTO82[2]     SB_LUT4     O        Out     0.589     5.017       -         
counter_sre_0              Net         -        -       1.371     -           6         
counter_sr_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
counter_sr_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_sr_0               Net         -        -       1.507     -           1         
counter_sr[0]              SB_DFFR     D        In      -         8.453       -         
========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         71 uses
SB_GB           1 use
SB_LUT4         76 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   71 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 76 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 76 = 76 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:22:43 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	71
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 66
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 66
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
20:23:36
