

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19'
================================================================
* Date:           Thu Dec 29 16:02:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    18841|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     8210|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     8210|    18886|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln99_fu_125_p2    |         +|   0|  0|    16|           9|           1|
    |and_ln99_fu_175_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln99_fu_119_p2   |      icmp|   0|  0|    11|           9|          10|
    |ifzero_fu_198_p2      |      icmp|   0|  0|    11|           9|          10|
    |lshr_ln99_fu_150_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |dpu_pMem_d0           |        or|   0|  0|  4096|        8192|        8192|
    |shl_ln99_2_fu_185_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln99_fu_163_p2    |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln99_fu_169_p2    |       xor|   0|  0|  4096|        8192|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 18841|       41020|       40985|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |dpu_pMem_we0             |   9|          2|  1024|       2048|
    |empty_fu_64              |   9|          2|  8192|      16384|
    |i_12_fu_60               |   9|          2|     9|         18|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  45|         10|  9227|      18454|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------------+------+----+------+-----------+
    |                 Name                |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                            |     1|   0|     1|          0|
    |ap_done_reg                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1              |     1|   0|     1|          0|
    |empty_fu_64                          |  8192|   0|  8192|          0|
    |i_12_fu_60                           |     9|   0|     9|          0|
    |idxprom2_i49_cast_cast_cast_reg_233  |     6|   0|    64|         58|
    +-------------------------------------+------+----+------+-----------+
    |Total                                |  8210|   0|  8268|         58|
    +-------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+------+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk             |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_99_19|  return value|
|ap_rst             |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_99_19|  return value|
|ap_start           |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_99_19|  return value|
|ap_done            |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_99_19|  return value|
|ap_idle            |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_99_19|  return value|
|ap_ready           |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_99_19|  return value|
|this_pMem_load_6   |   in|  8192|     ap_none|                      this_pMem_load_6|        scalar|
|dpu_pMem_address0  |  out|     8|   ap_memory|                              dpu_pMem|         array|
|dpu_pMem_ce0       |  out|     1|   ap_memory|                              dpu_pMem|         array|
|dpu_pMem_we0       |  out|  1024|   ap_memory|                              dpu_pMem|         array|
|dpu_pMem_d0        |  out|  8192|   ap_memory|                              dpu_pMem|         array|
|idxprom2_i49_cast  |   in|     5|     ap_none|                     idxprom2_i49_cast|        scalar|
|tmp_5              |   in|  8192|     ap_none|                                 tmp_5|        scalar|
+-------------------+-----+------+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1"   --->   Operation 4 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem"   --->   Operation 6 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_5_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %tmp_5"   --->   Operation 7 'read' 'tmp_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom2_i49_cast"   --->   Operation 8 'read' 'idxprom2_i49_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_pMem_load_6_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_6"   --->   Operation 9 'read' 'this_pMem_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_cast = sext i5 %idxprom2_i49_cast_read"   --->   Operation 10 'sext' 'idxprom2_i49_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_cast_cast = zext i6 %idxprom2_i49_cast_cast"   --->   Operation 11 'zext' 'idxprom2_i49_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_6_read, i8192 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %i_12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i56"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i9 %i_12" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%dpu_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i49_cast_cast_cast"   --->   Operation 17 'getelementptr' 'dpu_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.73ns)   --->   "%icmp_ln99 = icmp_eq  i9 %i, i9 256" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 19 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.90ns)   --->   "%add_ln99 = add i9 %i, i9 1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 21 'add' 'add_ln99' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc.i56.split, void %_ZN3DPU9write_MemEPih.exit58.exitStub" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 22 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_load = load i8192 %empty" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 23 'load' 'p_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 24 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i9 %i" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 25 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln99_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln99, i5 0" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 26 'bitconcatenate' 'shl_ln99_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%zext_ln99 = zext i13 %shl_ln99_1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 27 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%lshr_ln99 = lshr i8192 %tmp_5_read, i8192 %zext_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 28 'lshr' 'lshr_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%trunc_ln99_1 = trunc i8192 %lshr_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 29 'trunc' 'trunc_ln99_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i13 %shl_ln99_1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 30 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%shl_ln99 = shl i8192 4294967295, i8192 %zext_ln99_1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 31 'shl' 'shl_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%xor_ln99 = xor i8192 %shl_ln99, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 32 'xor' 'xor_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%and_ln99 = and i8192 %p_load, i8192 %xor_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 33 'and' 'and_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%zext_ln99_2 = zext i32 %trunc_ln99_1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 34 'zext' 'zext_ln99_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%shl_ln99_2 = shl i8192 %zext_ln99_2, i8192 %zext_ln99_1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 35 'shl' 'shl_ln99_2' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln99 = or i8192 %and_ln99, i8192 %shl_ln99_2" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 36 'or' 'or_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%ifzero = icmp_eq  i9 %add_ln99, i9 256" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 37 'icmp' 'ifzero' <Predicate = (!icmp_ln99)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %ifzero, void %ifFalse, void %ifTrue" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 38 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln99 = store void @_ssdm_op_Write.bram.i8192, i8 %dpu_pMem_addr, i8192 %or_ln99, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 39 'store' 'store_ln99' <Predicate = (!icmp_ln99 & ifzero)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln99 & ifzero)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln99 = store i8192 %or_ln99, i8192 %empty" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 41 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.46>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln99 = store i9 %add_ln99, i9 %i_12" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 42 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i56"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_pMem_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpu_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ idxprom2_i49_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_12                        (alloca                ) [ 011]
empty                       (alloca                ) [ 011]
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 000]
tmp_5_read                  (read                  ) [ 011]
idxprom2_i49_cast_read      (read                  ) [ 000]
this_pMem_load_6_read       (read                  ) [ 000]
idxprom2_i49_cast_cast      (sext                  ) [ 000]
idxprom2_i49_cast_cast_cast (zext                  ) [ 011]
specmemcore_ln0             (specmemcore           ) [ 000]
store_ln0                   (store                 ) [ 000]
store_ln0                   (store                 ) [ 000]
br_ln0                      (br                    ) [ 000]
i                           (load                  ) [ 000]
dpu_pMem_addr               (getelementptr         ) [ 000]
specpipeline_ln0            (specpipeline          ) [ 000]
icmp_ln99                   (icmp                  ) [ 011]
speclooptripcount_ln0       (speclooptripcount     ) [ 000]
add_ln99                    (add                   ) [ 000]
br_ln99                     (br                    ) [ 000]
p_load                      (load                  ) [ 000]
specloopname_ln99           (specloopname          ) [ 000]
trunc_ln99                  (trunc                 ) [ 000]
shl_ln99_1                  (bitconcatenate        ) [ 000]
zext_ln99                   (zext                  ) [ 000]
lshr_ln99                   (lshr                  ) [ 000]
trunc_ln99_1                (trunc                 ) [ 000]
zext_ln99_1                 (zext                  ) [ 000]
shl_ln99                    (shl                   ) [ 000]
xor_ln99                    (xor                   ) [ 000]
and_ln99                    (and                   ) [ 000]
zext_ln99_2                 (zext                  ) [ 000]
shl_ln99_2                  (shl                   ) [ 000]
or_ln99                     (or                    ) [ 000]
ifzero                      (icmp                  ) [ 011]
br_ln99                     (br                    ) [ 000]
store_ln99                  (store                 ) [ 000]
br_ln0                      (br                    ) [ 000]
store_ln99                  (store                 ) [ 000]
store_ln99                  (store                 ) [ 000]
br_ln0                      (br                    ) [ 000]
ret_ln0                     (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_pMem_load_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dpu_pMem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pMem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="idxprom2_i49_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom2_i49_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_12_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="empty_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_5_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8192" slack="0"/>
<pin id="70" dir="0" index="1" bw="8192" slack="0"/>
<pin id="71" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="idxprom2_i49_cast_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom2_i49_cast_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="this_pMem_load_6_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8192" slack="0"/>
<pin id="82" dir="0" index="1" bw="8192" slack="0"/>
<pin id="83" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_6_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dpu_pMem_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8192" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="1"/>
<pin id="90" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dpu_pMem_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln99_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="8192" slack="0"/>
<pin id="96" dir="0" index="2" bw="1024" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="idxprom2_i49_cast_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="idxprom2_i49_cast_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="idxprom2_i49_cast_cast_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i49_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="1"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln99_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln99_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8192" slack="1"/>
<pin id="133" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln99_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln99_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln99_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln99_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lshr_ln99_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8192" slack="1"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln99/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln99_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8192" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln99_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="shl_ln99_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="33" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln99/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xor_ln99_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8192" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="0"/>
<pin id="172" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln99/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="and_ln99_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8192" slack="0"/>
<pin id="177" dir="0" index="1" bw="8192" slack="0"/>
<pin id="178" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln99_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shl_ln99_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln99_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln99_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8192" slack="0"/>
<pin id="193" dir="0" index="1" bw="8192" slack="0"/>
<pin id="194" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln99/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ifzero_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln99_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8192" slack="0"/>
<pin id="206" dir="0" index="1" bw="8192" slack="1"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln99_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_12_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="221" class="1005" name="empty_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8192" slack="0"/>
<pin id="223" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_5_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8192" slack="1"/>
<pin id="230" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="idxprom2_i49_cast_cast_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idxprom2_i49_cast_cast_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="101"><net_src comp="74" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="80" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="116" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="150" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="138" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="131" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="155" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="159" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="202"><net_src comp="125" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="191" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="125" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="60" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="224"><net_src comp="64" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="231"><net_src comp="68" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="236"><net_src comp="102" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dpu_pMem | {2 }
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_99_19 : this_pMem_load_6 | {1 }
	Port: dpu_keygen_Pipeline_VITIS_LOOP_99_19 : idxprom2_i49_cast | {1 }
	Port: dpu_keygen_Pipeline_VITIS_LOOP_99_19 : tmp_5 | {1 }
  - Chain level:
	State 1
		idxprom2_i49_cast_cast_cast : 1
		store_ln0 : 1
	State 2
		icmp_ln99 : 1
		add_ln99 : 1
		br_ln99 : 2
		trunc_ln99 : 1
		shl_ln99_1 : 2
		zext_ln99 : 3
		lshr_ln99 : 4
		trunc_ln99_1 : 5
		zext_ln99_1 : 3
		shl_ln99 : 4
		xor_ln99 : 5
		and_ln99 : 5
		zext_ln99_2 : 6
		shl_ln99_2 : 7
		or_ln99 : 8
		ifzero : 2
		br_ln99 : 3
		store_ln99 : 8
		store_ln99 : 8
		store_ln99 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    xor   |           xor_ln99_fu_169          |    0    |   4096  |
|----------|------------------------------------|---------|---------|
|    and   |           and_ln99_fu_175          |    0    |   4096  |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln99_fu_191           |    0    |   4096  |
|----------|------------------------------------|---------|---------|
|   lshr   |          lshr_ln99_fu_150          |    0    |   2171  |
|----------|------------------------------------|---------|---------|
|    shl   |           shl_ln99_fu_163          |    0    |   104   |
|          |          shl_ln99_2_fu_185         |    0    |   100   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln99_fu_119          |    0    |    11   |
|          |            ifzero_fu_198           |    0    |    11   |
|----------|------------------------------------|---------|---------|
|    add   |           add_ln99_fu_125          |    0    |    16   |
|----------|------------------------------------|---------|---------|
|          |        tmp_5_read_read_fu_68       |    0    |    0    |
|   read   |  idxprom2_i49_cast_read_read_fu_74 |    0    |    0    |
|          |  this_pMem_load_6_read_read_fu_80  |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |    idxprom2_i49_cast_cast_fu_98    |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          | idxprom2_i49_cast_cast_cast_fu_102 |    0    |    0    |
|   zext   |          zext_ln99_fu_146          |    0    |    0    |
|          |         zext_ln99_1_fu_159         |    0    |    0    |
|          |         zext_ln99_2_fu_181         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |          trunc_ln99_fu_134         |    0    |    0    |
|          |         trunc_ln99_1_fu_155        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|          shl_ln99_1_fu_138         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |  14701  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           empty_reg_221           |  8192  |
|            i_12_reg_214           |    9   |
|idxprom2_i49_cast_cast_cast_reg_233|   64   |
|         tmp_5_read_reg_228        |  8192  |
+-----------------------------------+--------+
|               Total               |  16457 |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  14701 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  16457 |    -   |
+-----------+--------+--------+
|   Total   |  16457 |  14701 |
+-----------+--------+--------+
