# Advent of FPGA 2025

## Usage

1. Add files to `designs/`:
   - `.sv` or `.v` for Verilog
   - `.ml` for Hardcaml

2. Push to GitHub - CI tests automatically

## Structure
```
designs/     ← Your design files
tests/       ← Optional test files
```
