   BENCHMARK INFORMATION
benchmark definition:    xml/theta.xml
name:                    theta.2
run sets:                SV-COMP24_unreach-call.BitVectors, SV-COMP24_no-data-race, SV-COMP24_no-overflow, SV-COMP24_valid-memsafety
date:                    Mon, 2024-10-21 18:11:25 UTC
tool:                    Theta 6.6.2
tool executable:         Theta/theta-start.sh
options:                 --disable-xcfa-serialization --disable-c-serialization --disable-arg-generation --backend PORTFOLIO --loglevel INFO
resource limits:
- time:                  20 s
hardware requirements:
------------------------------------------------------------

   SYSTEM INFORMATION
host:                    fv-az1108-610
os:                      Linux-6.5.0-1025-azure-x86_64-with-glibc2.35
cpu:                     AMD EPYC 7763 64-Core Processor
- cores:                 4
- max frequency:         2704.83 MHz
ram:                     16757.342208000002 MB
------------------------------------------------------------



SV-COMP24_unreach-call.BitVectors
Run set 1 of 4 with options '--disable-xcfa-serialization --disable-c-serialization --disable-arg-generation --backend PORTFOLIO --loglevel INFO' and propertyfile 'None'

inputfile                                                   status                       cpu time   wall time        host
-------------------------------------------------------------------------------------------------------------------------
bitvector/byte_add-1.yml                                    TIMEOUT                         20.63        8.36        None
bitvector/byte_add_1-1.yml                                  TIMEOUT                         23.06        8.10        None
bitvector/byte_add_2-2.yml                                  TIMEOUT                         22.91        8.06        None
bitvector/gcd_1.yml                                         TIMEOUT                         22.64        8.26        None
bitvector/gcd_2.yml                                         TIMEOUT                         22.53        8.02        None
bitvector/gcd_3.yml                                         TIMEOUT                         22.69        7.97        None
bitvector/gcd_4.yml                                         TIMEOUT                         22.37        8.06        None
bitvector/interleave_bits.yml                               TIMEOUT                         22.22        8.35        None
bitvector/jain_1-1.yml                                      true                             6.17        3.00        None
bitvector/jain_2-1.yml                                      TIMEOUT                         20.68       16.80        None
bitvector/jain_4-2.yml                                      TIMEOUT                         20.78       16.49        None
bitvector/jain_5-2.yml                                      TIMEOUT                         20.72       16.70        None
bitvector/jain_6-1.yml                                      TIMEOUT                         20.68       16.80        None
bitvector/jain_7-2.yml                                      TIMEOUT                         20.83       16.32        None
bitvector/modulus-2.yml                                     TIMEOUT                         22.56        8.42        None
bitvector/num_conversion_1.yml                              true                             5.94        3.00        None
bitvector/num_conversion_2.yml                              TIMEOUT                         22.82        8.31        None
bitvector/parity.yml                                        TIMEOUT                         22.18        8.40        None
bitvector/s3_clnt_2.BV.c.cil-1a.yml                         TIMEOUT                         21.84        8.20        None
bitvector/s3_clnt_2.BV.c.cil-2a.yml                         TIMEOUT                         21.31        8.22        None
bitvector/s3_clnt_3.BV.c.cil-1a.yml                         TIMEOUT                         21.54        8.22        None
bitvector/s3_clnt_3.BV.c.cil-2a.yml                         TIMEOUT                         22.07        8.15        None
bitvector/s3_srvr_1a.BV.c.cil.yml                           TIMEOUT                         21.75        8.15        None
bitvector/s3_srvr_2a.BV.c.cil.yml                           TIMEOUT                         21.35        8.21        None
bitvector/s3_srvr_2a_alt.BV.c.cil.yml                       TIMEOUT                         21.72        8.20        None
bitvector/s3_srvr_3a.BV.c.cil.yml                           TIMEOUT                         21.61        8.23        None
bitvector/s3_srvr_3a_alt.BV.c.cil.yml                       TIMEOUT                         21.99        8.27        None
bitvector/soft_float_1-2a.c.cil.yml                         TIMEOUT                         20.74        7.94        None
bitvector/soft_float_1-3a.c.cil.yml                         TIMEOUT                         21.57        7.89        None
bitvector/soft_float_2a.c.cil.yml                           TIMEOUT                         20.48       13.77        None
bitvector/soft_float_3a.c.cil.yml                           
bitvector/soft_float_4-2a.c.cil.yml                         
bitvector/soft_float_4-3a.c.cil.yml                         
bitvector/soft_float_5a.c.cil.yml                           
bitvector/sum02-1.yml                                       
bitvector/sum02-2.yml                                       
bitvector-regression/implicitfloatconversion.yml            
bitvector-regression/implicitunsignedconversion-1.yml       
bitvector-regression/implicitunsignedconversion-2.yml       
bitvector-regression/integerpromotion-2.yml                 
bitvector-regression/integerpromotion-3.yml                 
bitvector-regression/recHanoi03-1.yml                       
bitvector-regression/signextension-1.yml                    
bitvector-regression/signextension-2.yml                    
bitvector-regression/signextension2-1.yml                   
bitvector-regression/signextension2-2.yml                   
bitvector-loops/diamond_2-1.yml                             
bitvector-loops/overflow_1-2.yml                            
bitvector-loops/verisec_sendmail_tTflag_arr_one_loop.yml    
-------------------------------------------------------------------------------------------------------------------------
Run set 1                                                   done                            15.57      299.96           -

Statistics:             30 Files
  correct:               2
    correct true:        2
    correct false:       0
  incorrect:             0
    incorrect true:      0
    incorrect false:     0
  unknown:              28
  Score:                 4 (max: 56)
