TimeQuest Timing Analyzer report for mips_multi
Thu Dec  6 03:05:09 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 74.07 MHz  ; 74.07 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -12.501 ; -1584.271     ;
; clk_rom ; -1.914  ; -94.332       ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.536 ; 0.000         ;
; clk_rom ; 0.643 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -329.380            ;
; clk     ; -1.627 ; -730.480            ;
+---------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                       ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -12.501 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.516     ;
; -12.501 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.516     ;
; -12.501 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.516     ;
; -12.500 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.017     ; 13.519     ;
; -12.482 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.497     ;
; -12.482 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.497     ;
; -12.482 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.497     ;
; -12.481 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.017     ; 13.500     ;
; -12.479 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.494     ;
; -12.479 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.494     ;
; -12.479 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.494     ;
; -12.478 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.017     ; 13.497     ;
; -12.473 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.516     ;
; -12.473 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.516     ;
; -12.473 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.516     ;
; -12.473 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 13.516     ;
; -12.471 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.007     ; 13.500     ;
; -12.469 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.010      ; 13.515     ;
; -12.455 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.496     ;
; -12.455 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.496     ;
; -12.454 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.497     ;
; -12.454 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.497     ;
; -12.454 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.497     ;
; -12.454 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 13.497     ;
; -12.452 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.007     ; 13.481     ;
; -12.451 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.494     ;
; -12.451 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.494     ;
; -12.451 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.494     ;
; -12.451 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 13.494     ;
; -12.450 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.010      ; 13.496     ;
; -12.449 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.007     ; 13.478     ;
; -12.447 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.010      ; 13.493     ;
; -12.436 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.477     ;
; -12.436 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.477     ;
; -12.433 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.474     ;
; -12.433 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.474     ;
; -12.399 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.433     ;
; -12.399 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.433     ;
; -12.380 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.414     ;
; -12.380 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.414     ;
; -12.377 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.411     ;
; -12.377 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.411     ;
; -12.371 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.386     ;
; -12.371 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.386     ;
; -12.371 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.386     ;
; -12.370 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.017     ; 13.389     ;
; -12.343 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.386     ;
; -12.343 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.386     ;
; -12.343 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.386     ;
; -12.343 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 13.386     ;
; -12.341 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.007     ; 13.370     ;
; -12.339 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.354     ;
; -12.339 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.354     ;
; -12.339 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.021     ; 13.354     ;
; -12.339 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.010      ; 13.385     ;
; -12.338 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.017     ; 13.357     ;
; -12.325 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.366     ;
; -12.325 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.366     ;
; -12.311 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.354     ;
; -12.311 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.354     ;
; -12.311 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 13.354     ;
; -12.311 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 13.354     ;
; -12.309 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.007     ; 13.338     ;
; -12.307 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.010      ; 13.353     ;
; -12.295 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.026     ; 13.305     ;
; -12.295 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.026     ; 13.305     ;
; -12.295 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.026     ; 13.305     ;
; -12.294 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.022     ; 13.308     ;
; -12.293 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.334     ;
; -12.293 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.334     ;
; -12.269 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.303     ;
; -12.269 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.303     ;
; -12.267 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.002      ; 13.305     ;
; -12.267 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.002      ; 13.305     ;
; -12.267 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 13.305     ;
; -12.267 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.002      ; 13.305     ;
; -12.265 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.012     ; 13.289     ;
; -12.263 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.005      ; 13.304     ;
; -12.260 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.016     ; 13.280     ;
; -12.260 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.016     ; 13.280     ;
; -12.260 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.016     ; 13.280     ;
; -12.259 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.012     ; 13.283     ;
; -12.256 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.271     ;
; -12.249 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.285     ;
; -12.249 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.285     ;
; -12.243 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.013     ; 13.266     ;
; -12.237 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.271     ;
; -12.237 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 13.271     ;
; -12.237 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.252     ;
; -12.234 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.021     ; 13.249     ;
; -12.232 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.012      ; 13.280     ;
; -12.232 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.012      ; 13.280     ;
; -12.232 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.012      ; 13.280     ;
; -12.232 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.012      ; 13.280     ;
; -12.230 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.002     ; 13.264     ;
; -12.228 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.015      ; 13.279     ;
; -12.227 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.001     ; 13.262     ;
; -12.227 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.001     ; 13.262     ;
; -12.227 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.001     ; 13.262     ;
; -12.227 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.001     ; 13.262     ;
+---------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.495 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.509      ;
; -1.474 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.492      ;
; -1.462 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.476      ;
; -1.389 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 2.401      ;
; -1.374 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.048      ; 2.387      ;
; -1.371 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 2.387      ;
; -1.365 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.379      ;
; -1.356 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.052      ; 2.373      ;
; -1.304 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.322      ;
; -1.296 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.310      ;
; -1.292 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.306      ;
; -1.284 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.298      ;
; -1.277 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.048      ; 2.290      ;
; -1.267 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.285      ;
; -1.266 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.280      ;
; -1.266 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.284      ;
; -1.254 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.045      ; 2.264      ;
; -1.244 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 2.282      ;
; -1.216 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.234      ;
; -1.212 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.230      ;
; -1.188 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.206      ;
; -1.179 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.193      ;
; -1.179 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.042      ; 2.186      ;
; -1.175 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 2.213      ;
; -1.171 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.185      ;
; -1.153 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.171      ;
; -1.150 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.168      ;
; -1.147 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 2.185      ;
; -1.144 ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.046      ; 2.155      ;
; -1.132 ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.042      ; 2.139      ;
; -1.082 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.100      ;
; -1.036 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.054      ;
; -1.034 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.048      ;
; -1.023 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.037      ;
; -1.023 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.037      ;
; -1.003 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.017      ;
; -0.988 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.002      ;
; -0.981 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 1.995      ;
; -0.970 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.052      ; 1.987      ;
; -0.968 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.986      ;
; -0.964 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 1.976      ;
; -0.961 ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.077      ; 2.003      ;
; -0.961 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 1.975      ;
; -0.956 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 1.970      ;
; -0.941 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.969      ;
; -0.935 ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.951      ;
; -0.933 ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.955      ;
; -0.929 ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.953      ;
; -0.925 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.943      ;
; -0.913 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 1.927      ;
; -0.905 ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.927      ;
; -0.872 ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.046      ; 1.883      ;
; -0.864 ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.077      ; 1.906      ;
; -0.864 ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.077      ; 1.906      ;
; -0.775 ; regbuf:rgB|sr_out[28]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.044      ; 1.784      ;
; -0.748 ; regbuf:rgB|sr_out[27]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.044      ; 1.757      ;
; -0.743 ; regbuf:rgB|sr_out[17]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.777      ;
; -0.740 ; regbuf:rgB|sr_out[29]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.044      ; 1.749      ;
; -0.736 ; regbuf:rgB|sr_out[30]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.044      ; 1.745      ;
; -0.720 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.738      ;
; -0.716 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.734      ;
; -0.712 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.730      ;
; -0.688 ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 1.700      ;
; -0.678 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.696      ;
; -0.677 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.695      ;
; -0.674 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.692      ;
; -0.672 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.700      ;
; -0.660 ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.684      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.536 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.c_mem_add_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.802      ;
; 0.538 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; regbuf:regULA|sr_out[8]                   ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.654 ; breg:bcoreg|breg32_rtl_1_bypass[22]       ; regbuf:rgB|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.724 ; reg:ir|sr_out[18]                         ; breg:bcoreg|breg32_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.990      ;
; 0.729 ; breg:bcoreg|breg32_rtl_1_bypass[22]       ; regbuf:rgA|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.996      ;
; 0.733 ; regbuf:regULA|sr_out[20]                  ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.999      ;
; 0.734 ; reg:ir|sr_out[19]                         ; breg:bcoreg|breg32_rtl_0_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.000      ;
; 0.789 ; regbuf:rdm|sr_out[9]                      ; breg:bcoreg|breg32_rtl_1_bypass[20]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.055      ;
; 0.810 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.819 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.085      ;
; 0.840 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgA|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.843 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.109      ;
; 0.847 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgA|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.001     ; 1.112      ;
; 0.848 ; mips_control:ctr_mips|pstate.readmem_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.002      ; 1.116      ;
; 0.851 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.001     ; 1.116      ;
; 0.857 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.123      ;
; 0.918 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.184      ;
; 0.932 ; regbuf:rdm|sr_out[9]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.059      ; 1.225      ;
; 0.934 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.200      ;
; 0.934 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.200      ;
; 0.957 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.223      ;
; 0.957 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.223      ;
; 0.957 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.223      ;
; 0.957 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.223      ;
; 0.986 ; breg:bcoreg|breg32_rtl_1_bypass[34]       ; regbuf:rgA|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 0.987 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 1.009 ; regbuf:regULA|sr_out[22]                  ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.275      ;
; 1.014 ; regbuf:regULA|sr_out[21]                  ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.280      ;
; 1.020 ; breg:bcoreg|breg32_rtl_1_bypass[34]       ; regbuf:rgB|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.041 ; mips_control:ctr_mips|pstate.arith_imm_st ; breg:bcoreg|breg32_rtl_0_bypass[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 1.308      ;
; 1.043 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.309      ;
; 1.045 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.311      ;
; 1.045 ; reg:ir|sr_out[16]                         ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.010      ; 1.321      ;
; 1.055 ; reg:ir|sr_out[27]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 1.322      ;
; 1.115 ; reg:ir|sr_out[24]                         ; reg:pc|sr_out[26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.384      ;
; 1.122 ; reg:ir|sr_out[15]                         ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; -0.001     ; 1.387      ;
; 1.123 ; breg:bcoreg|breg32_rtl_1_bypass[37]       ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.002      ; 1.391      ;
; 1.141 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.008     ; 1.399      ;
; 1.150 ; reg:ir|sr_out[10]                         ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 1.424      ;
; 1.179 ; reg:ir|sr_out[12]                         ; reg:pc|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 1.453      ;
; 1.187 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgB|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; -0.011     ; 1.442      ;
; 1.203 ; breg:bcoreg|breg32_rtl_1_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 1.474      ;
; 1.209 ; regbuf:regULA|sr_out[31]                  ; breg:bcoreg|breg32_rtl_1_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.475      ;
; 1.222 ; regbuf:regULA|sr_out[0]                   ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.488      ;
; 1.228 ; reg:ir|sr_out[28]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.494      ;
; 1.230 ; reg:ir|sr_out[28]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.233 ; regbuf:rdm|sr_out[9]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.539      ;
; 1.237 ; regbuf:rgA|sr_out[26]                     ; regbuf:regULA|sr_out[26]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.503      ;
; 1.239 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 1.513      ;
; 1.256 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.310 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 1.578      ;
; 1.311 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgA|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.008     ; 1.569      ;
; 1.328 ; regbuf:regULA|sr_out[28]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; clk          ; clk         ; 0.000        ; 0.060      ; 1.622      ;
; 1.331 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgB|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.598      ;
; 1.333 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgA|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.599      ;
; 1.335 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.601      ;
; 1.340 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; -0.011     ; 1.595      ;
; 1.345 ; regbuf:regULA|sr_out[5]                   ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.611      ;
; 1.352 ; regbuf:regULA|sr_out[28]                  ; breg:bcoreg|breg32_rtl_1_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.618      ;
; 1.376 ; reg:pc|sr_out[6]                          ; regbuf:regULA|sr_out[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.642      ;
; 1.383 ; regbuf:regULA|sr_out[21]                  ; breg:bcoreg|breg32_rtl_1_bypass[32]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.649      ;
; 1.389 ; reg:ir|sr_out[25]                         ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 1.663      ;
; 1.392 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.658      ;
; 1.394 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.660      ;
; 1.396 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.663      ;
; 1.404 ; breg:bcoreg|breg32_rtl_1_bypass[21]       ; regbuf:rgB|sr_out[10]                                                                              ; clk          ; clk         ; 0.000        ; -0.013     ; 1.657      ;
; 1.406 ; breg:bcoreg|breg32_rtl_1_bypass[29]       ; regbuf:rgB|sr_out[18]                                                                              ; clk          ; clk         ; 0.000        ; 0.027      ; 1.699      ;
; 1.407 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgA|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; -0.001     ; 1.672      ;
; 1.413 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgA|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; -0.006     ; 1.673      ;
; 1.459 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.066      ; 1.759      ;
; 1.471 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; clk          ; clk         ; 0.000        ; 0.073      ; 1.778      ;
; 1.488 ; regbuf:rdm|sr_out[5]                      ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.754      ;
; 1.489 ; reg:ir|sr_out[8]                          ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.758      ;
; 1.502 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.009      ; 1.777      ;
; 1.503 ; reg:ir|sr_out[20]                         ; regbuf:rgB|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; -0.014     ; 1.755      ;
; 1.505 ; regbuf:rgA|sr_out[6]                      ; regbuf:regULA|sr_out[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.771      ;
; 1.508 ; reg:ir|sr_out[20]                         ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; -0.009     ; 1.765      ;
; 1.522 ; regbuf:rdm|sr_out[18]                     ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.788      ;
; 1.524 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.793      ;
; 1.536 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; -0.010     ; 1.792      ;
; 1.536 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgA|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.024     ; 1.778      ;
; 1.540 ; regbuf:regULA|sr_out[4]                   ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.807      ;
; 1.546 ; breg:bcoreg|breg32_rtl_1_bypass[36]       ; regbuf:rgB|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.007      ; 1.819      ;
; 1.549 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.004      ; 1.819      ;
; 1.559 ; reg:ir|sr_out[19]                         ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.852      ;
; 1.575 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; -0.008     ; 1.833      ;
; 1.582 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.847      ;
; 1.588 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.857      ;
; 1.592 ; breg:bcoreg|breg32_rtl_1_bypass[18]       ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; -0.002     ; 1.856      ;
; 1.596 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgA|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; -0.014     ; 1.848      ;
; 1.598 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgA|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; -0.020     ; 1.844      ;
; 1.599 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.865      ;
; 1.607 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.894      ;
; 1.608 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.897      ;
; 1.620 ; regbuf:regULA|sr_out[19]                  ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.016      ; 1.902      ;
; 1.621 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.009      ; 1.896      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.643 ; regbuf:rgB|sr_out[16]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.933      ;
; 0.644 ; regbuf:rgB|sr_out[8]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.934      ;
; 0.649 ; regbuf:rgB|sr_out[6]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.939      ;
; 0.655 ; regbuf:rgB|sr_out[3]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.945      ;
; 0.897 ; regbuf:rgB|sr_out[14]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.183      ;
; 0.902 ; regbuf:rgB|sr_out[9]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.194      ;
; 0.902 ; regbuf:rgB|sr_out[5]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.188      ;
; 0.914 ; regbuf:rgB|sr_out[18]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.200      ;
; 0.915 ; regbuf:rgB|sr_out[13]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.200      ;
; 0.918 ; regbuf:rgB|sr_out[12]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.204      ;
; 0.918 ; regbuf:rgB|sr_out[10]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.210      ;
; 0.925 ; regbuf:rgB|sr_out[7]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.211      ;
; 0.937 ; regbuf:rgB|sr_out[15]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.222      ;
; 0.945 ; regbuf:rgB|sr_out[2]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 1.247      ;
; 0.945 ; regbuf:rgB|sr_out[0]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 1.247      ;
; 0.954 ; regbuf:rgB|sr_out[25]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.253      ;
; 0.965 ; regbuf:rgB|sr_out[23]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.264      ;
; 1.140 ; regbuf:rgB|sr_out[20]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.080      ; 1.454      ;
; 1.162 ; regbuf:rgB|sr_out[24]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.447      ;
; 1.170 ; regbuf:rgB|sr_out[22]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 1.452      ;
; 1.201 ; regbuf:rgB|sr_out[11]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.082      ; 1.517      ;
; 1.214 ; regbuf:rgB|sr_out[4]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 1.494      ;
; 1.221 ; regbuf:rgB|sr_out[1]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.518      ;
; 1.230 ; regbuf:rgB|sr_out[19]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 1.539      ;
; 1.242 ; regbuf:rgB|sr_out[26]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 1.522      ;
; 1.243 ; regbuf:rgB|sr_out[31]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 1.523      ;
; 1.248 ; regbuf:rgB|sr_out[21]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 1.557      ;
; 1.390 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.675      ;
; 1.391 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.684      ;
; 1.403 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.700      ;
; 1.405 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.692      ;
; 1.408 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.695      ;
; 1.409 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.696      ;
; 1.419 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 1.700      ;
; 1.443 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.730      ;
; 1.447 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.734      ;
; 1.451 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.738      ;
; 1.467 ; regbuf:rgB|sr_out[30]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.044      ; 1.745      ;
; 1.471 ; regbuf:rgB|sr_out[29]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.044      ; 1.749      ;
; 1.474 ; regbuf:rgB|sr_out[17]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.777      ;
; 1.479 ; regbuf:rgB|sr_out[27]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.044      ; 1.757      ;
; 1.506 ; regbuf:rgB|sr_out[28]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.044      ; 1.784      ;
; 1.595 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.077      ; 1.906      ;
; 1.595 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.077      ; 1.906      ;
; 1.603 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 1.883      ;
; 1.636 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.927      ;
; 1.644 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.927      ;
; 1.656 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.943      ;
; 1.660 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.953      ;
; 1.664 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.955      ;
; 1.666 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.951      ;
; 1.672 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.969      ;
; 1.687 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.970      ;
; 1.692 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.975      ;
; 1.692 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.077      ; 2.003      ;
; 1.695 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 1.976      ;
; 1.699 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.986      ;
; 1.701 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.987      ;
; 1.712 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.995      ;
; 1.719 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.002      ;
; 1.734 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.017      ;
; 1.754 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.037      ;
; 1.754 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.037      ;
; 1.765 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.048      ;
; 1.767 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.054      ;
; 1.813 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.100      ;
; 1.863 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.042      ; 2.139      ;
; 1.875 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 2.155      ;
; 1.878 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 2.185      ;
; 1.881 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.168      ;
; 1.884 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.171      ;
; 1.902 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.185      ;
; 1.906 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 2.213      ;
; 1.910 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.193      ;
; 1.910 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.042      ; 2.186      ;
; 1.919 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.206      ;
; 1.943 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.230      ;
; 1.947 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.234      ;
; 1.975 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 2.282      ;
; 1.985 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 2.264      ;
; 1.997 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.280      ;
; 1.997 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.284      ;
; 1.998 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.285      ;
; 2.008 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 2.290      ;
; 2.015 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.298      ;
; 2.023 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.306      ;
; 2.027 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.310      ;
; 2.035 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.322      ;
; 2.087 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 2.373      ;
; 2.096 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.379      ;
; 2.102 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.387      ;
; 2.105 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 2.387      ;
; 2.120 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 2.401      ;
; 2.193 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.476      ;
; 2.205 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.492      ;
; 2.226 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.509      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.025     ; 2.854      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.545 ; 2.545 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.041 ; -0.041 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 19.635 ; 19.635 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 16.812 ; 16.812 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.261 ; 17.261 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 17.668 ; 17.668 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 17.543 ; 17.543 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 18.696 ; 18.696 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 16.747 ; 16.747 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.423 ; 19.423 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 16.989 ; 16.989 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.929 ; 18.929 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 17.911 ; 17.911 ; Rise       ; clk             ;
;  data[10] ; clk        ; 18.927 ; 18.927 ; Rise       ; clk             ;
;  data[11] ; clk        ; 17.509 ; 17.509 ; Rise       ; clk             ;
;  data[12] ; clk        ; 17.462 ; 17.462 ; Rise       ; clk             ;
;  data[13] ; clk        ; 17.623 ; 17.623 ; Rise       ; clk             ;
;  data[14] ; clk        ; 17.725 ; 17.725 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.666 ; 17.666 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.041 ; 18.041 ; Rise       ; clk             ;
;  data[17] ; clk        ; 17.279 ; 17.279 ; Rise       ; clk             ;
;  data[18] ; clk        ; 19.518 ; 19.518 ; Rise       ; clk             ;
;  data[19] ; clk        ; 18.654 ; 18.654 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.260 ; 18.260 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.350 ; 18.350 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.259 ; 18.259 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.427 ; 17.427 ; Rise       ; clk             ;
;  data[24] ; clk        ; 19.469 ; 19.469 ; Rise       ; clk             ;
;  data[25] ; clk        ; 18.040 ; 18.040 ; Rise       ; clk             ;
;  data[26] ; clk        ; 19.635 ; 19.635 ; Rise       ; clk             ;
;  data[27] ; clk        ; 17.538 ; 17.538 ; Rise       ; clk             ;
;  data[28] ; clk        ; 17.951 ; 17.951 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.960 ; 18.960 ; Rise       ; clk             ;
;  data[30] ; clk        ; 18.427 ; 18.427 ; Rise       ; clk             ;
;  data[31] ; clk        ; 18.010 ; 18.010 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.669 ; 13.669 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 13.669 ; 13.669 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 10.986 ; 10.986 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.413 ; 12.413 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.240 ; 12.240 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 12.342 ; 12.342 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.691 ; 11.691 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.293 ; 12.293 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.914 ; 11.914 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.394 ; 11.394 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.295 ; 11.295 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.637 ; 11.637 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.948 ; 12.948 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.958 ; 12.958 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 12.704 ; 12.704 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 12.906 ; 12.906 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.849 ; 11.849 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.490 ; 11.490 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.299 ; 11.299 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.144 ; 11.144 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.277 ; 11.277 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.445 ; 11.445 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.789 ; 11.789 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 12.219 ; 12.219 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.233 ; 11.233 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.286 ; 12.286 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.976 ; 11.976 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 12.593 ; 12.593 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.367 ; 11.367 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.703 ; 11.703 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 12.122 ; 12.122 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.823 ; 11.823 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.585 ; 12.585 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 8.060  ; 8.060  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.608  ; 8.608  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 10.517 ; 10.517 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 10.485 ; 10.485 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.733  ; 8.733  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 8.916  ; 8.916  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.374  ; 9.374  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 8.791  ; 8.791  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.061  ; 9.061  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 9.775  ; 9.775  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.632  ; 8.632  ; Rise       ; clk             ;
;  data[10] ; clk        ; 8.657  ; 8.657  ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.819  ; 8.819  ; Rise       ; clk             ;
;  data[12] ; clk        ; 8.817  ; 8.817  ; Rise       ; clk             ;
;  data[13] ; clk        ; 8.347  ; 8.347  ; Rise       ; clk             ;
;  data[14] ; clk        ; 8.996  ; 8.996  ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.495  ; 9.495  ; Rise       ; clk             ;
;  data[16] ; clk        ; 8.060  ; 8.060  ; Rise       ; clk             ;
;  data[17] ; clk        ; 8.701  ; 8.701  ; Rise       ; clk             ;
;  data[18] ; clk        ; 9.799  ; 9.799  ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.366  ; 9.366  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.194  ; 8.194  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.350  ; 9.350  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.763  ; 8.763  ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.816  ; 8.816  ; Rise       ; clk             ;
;  data[24] ; clk        ; 8.097  ; 8.097  ; Rise       ; clk             ;
;  data[25] ; clk        ; 8.481  ; 8.481  ; Rise       ; clk             ;
;  data[26] ; clk        ; 8.494  ; 8.494  ; Rise       ; clk             ;
;  data[27] ; clk        ; 8.509  ; 8.509  ; Rise       ; clk             ;
;  data[28] ; clk        ; 8.812  ; 8.812  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.707  ; 9.707  ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.273  ; 9.273  ; Rise       ; clk             ;
;  data[31] ; clk        ; 10.578 ; 10.578 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 10.986 ; 10.986 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 13.669 ; 13.669 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 10.986 ; 10.986 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.413 ; 12.413 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.240 ; 12.240 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 12.342 ; 12.342 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.691 ; 11.691 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.293 ; 12.293 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.914 ; 11.914 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.394 ; 11.394 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.295 ; 11.295 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.637 ; 11.637 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.948 ; 12.948 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.958 ; 12.958 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 12.704 ; 12.704 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 12.906 ; 12.906 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.849 ; 11.849 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.490 ; 11.490 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.299 ; 11.299 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.144 ; 11.144 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.277 ; 11.277 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.445 ; 11.445 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.789 ; 11.789 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 12.219 ; 12.219 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.233 ; 11.233 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.286 ; 12.286 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.976 ; 11.976 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 12.593 ; 12.593 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.367 ; 11.367 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.703 ; 11.703 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 12.122 ; 12.122 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.823 ; 11.823 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.585 ; 12.585 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; debug[0]   ; data[1]     ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; debug[0]   ; data[2]     ; 13.056 ; 13.056 ; 13.056 ; 13.056 ;
; debug[0]   ; data[3]     ; 11.967 ; 11.967 ; 11.967 ; 11.967 ;
; debug[0]   ; data[4]     ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; debug[0]   ; data[5]     ; 13.680 ; 13.680 ; 13.680 ; 13.680 ;
; debug[0]   ; data[6]     ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; debug[0]   ; data[7]     ; 12.353 ; 12.353 ; 12.353 ; 12.353 ;
; debug[0]   ; data[8]     ; 13.368 ; 13.368 ; 13.368 ; 13.368 ;
; debug[0]   ; data[9]     ; 13.113 ; 13.113 ; 13.113 ; 13.113 ;
; debug[0]   ; data[10]    ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; debug[0]   ; data[11]    ; 13.152 ; 13.152 ; 13.152 ; 13.152 ;
; debug[0]   ; data[12]    ; 12.652 ; 12.652 ; 12.652 ; 12.652 ;
; debug[0]   ; data[13]    ; 12.405 ; 12.405 ; 12.405 ; 12.405 ;
; debug[0]   ; data[14]    ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; debug[0]   ; data[15]    ; 12.668 ; 12.668 ; 12.668 ; 12.668 ;
; debug[0]   ; data[16]    ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; debug[0]   ; data[17]    ; 12.085 ; 12.085 ; 12.085 ; 12.085 ;
; debug[0]   ; data[18]    ; 13.131 ; 13.131 ; 13.131 ; 13.131 ;
; debug[0]   ; data[19]    ; 12.285 ; 12.285 ; 12.285 ; 12.285 ;
; debug[0]   ; data[20]    ; 12.437 ; 12.437 ; 12.437 ; 12.437 ;
; debug[0]   ; data[21]    ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; debug[0]   ; data[22]    ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; debug[0]   ; data[23]    ; 11.825 ; 11.825 ; 11.825 ; 11.825 ;
; debug[0]   ; data[24]    ; 11.507 ; 11.507 ; 11.507 ; 11.507 ;
; debug[0]   ; data[25]    ; 12.397 ; 12.397 ; 12.397 ; 12.397 ;
; debug[0]   ; data[26]    ; 13.062 ; 13.062 ; 13.062 ; 13.062 ;
; debug[0]   ; data[27]    ; 11.868 ; 11.868 ; 11.868 ; 11.868 ;
; debug[0]   ; data[28]    ; 12.327 ; 12.327 ; 12.327 ; 12.327 ;
; debug[0]   ; data[29]    ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; debug[0]   ; data[30]    ; 12.795 ; 12.795 ; 12.795 ; 12.795 ;
; debug[0]   ; data[31]    ; 13.160 ; 13.160 ; 13.160 ; 13.160 ;
; debug[1]   ; data[0]     ; 11.724 ; 11.724 ; 11.724 ; 11.724 ;
; debug[1]   ; data[1]     ; 13.079 ; 13.079 ; 13.079 ; 13.079 ;
; debug[1]   ; data[2]     ; 12.779 ; 12.779 ; 12.779 ; 12.779 ;
; debug[1]   ; data[3]     ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; debug[1]   ; data[4]     ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; debug[1]   ; data[5]     ; 12.799 ; 12.799 ; 12.799 ; 12.799 ;
; debug[1]   ; data[6]     ; 14.743 ; 14.743 ; 14.743 ; 14.743 ;
; debug[1]   ; data[7]     ; 11.562 ; 11.562 ; 11.562 ; 11.562 ;
; debug[1]   ; data[8]     ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; debug[1]   ; data[9]     ; 12.325 ; 12.325 ; 12.325 ; 12.325 ;
; debug[1]   ; data[10]    ; 13.614 ; 13.614 ; 13.614 ; 13.614 ;
; debug[1]   ; data[11]    ; 12.364 ; 12.364 ; 12.364 ; 12.364 ;
; debug[1]   ; data[12]    ; 12.363 ; 12.363 ; 12.363 ; 12.363 ;
; debug[1]   ; data[13]    ; 11.973 ; 11.973 ; 11.973 ; 11.973 ;
; debug[1]   ; data[14]    ; 12.655 ; 12.655 ; 12.655 ; 12.655 ;
; debug[1]   ; data[15]    ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; debug[1]   ; data[16]    ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; debug[1]   ; data[17]    ; 11.889 ; 11.889 ; 11.889 ; 11.889 ;
; debug[1]   ; data[18]    ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; debug[1]   ; data[19]    ; 12.009 ; 12.009 ; 12.009 ; 12.009 ;
; debug[1]   ; data[20]    ; 12.145 ; 12.145 ; 12.145 ; 12.145 ;
; debug[1]   ; data[21]    ; 12.116 ; 12.116 ; 12.116 ; 12.116 ;
; debug[1]   ; data[22]    ; 12.355 ; 12.355 ; 12.355 ; 12.355 ;
; debug[1]   ; data[23]    ; 12.105 ; 12.105 ; 12.105 ; 12.105 ;
; debug[1]   ; data[24]    ; 11.999 ; 11.999 ; 11.999 ; 11.999 ;
; debug[1]   ; data[25]    ; 12.371 ; 12.371 ; 12.371 ; 12.371 ;
; debug[1]   ; data[26]    ; 13.254 ; 13.254 ; 13.254 ; 13.254 ;
; debug[1]   ; data[27]    ; 11.394 ; 11.394 ; 11.394 ; 11.394 ;
; debug[1]   ; data[28]    ; 13.010 ; 13.010 ; 13.010 ; 13.010 ;
; debug[1]   ; data[29]    ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; debug[1]   ; data[30]    ; 11.884 ; 11.884 ; 11.884 ; 11.884 ;
; debug[1]   ; data[31]    ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; debug[0]   ; data[1]     ; 11.375 ; 11.375 ; 11.375 ; 11.375 ;
; debug[0]   ; data[2]     ; 13.056 ; 13.056 ; 13.056 ; 13.056 ;
; debug[0]   ; data[3]     ; 11.574 ; 11.574 ; 11.574 ; 11.574 ;
; debug[0]   ; data[4]     ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; debug[0]   ; data[5]     ; 11.343 ; 11.343 ; 11.343 ; 11.343 ;
; debug[0]   ; data[6]     ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; debug[0]   ; data[7]     ; 11.985 ; 11.985 ; 11.985 ; 11.985 ;
; debug[0]   ; data[8]     ; 13.368 ; 13.368 ; 13.368 ; 13.368 ;
; debug[0]   ; data[9]     ; 12.232 ; 12.232 ; 12.232 ; 12.232 ;
; debug[0]   ; data[10]    ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; debug[0]   ; data[11]    ; 12.191 ; 12.191 ; 12.191 ; 12.191 ;
; debug[0]   ; data[12]    ; 12.652 ; 12.652 ; 12.652 ; 12.652 ;
; debug[0]   ; data[13]    ; 12.311 ; 12.311 ; 12.311 ; 12.311 ;
; debug[0]   ; data[14]    ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; debug[0]   ; data[15]    ; 12.187 ; 12.187 ; 12.187 ; 12.187 ;
; debug[0]   ; data[16]    ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; debug[0]   ; data[17]    ; 11.712 ; 11.712 ; 11.712 ; 11.712 ;
; debug[0]   ; data[18]    ; 13.131 ; 13.131 ; 13.131 ; 13.131 ;
; debug[0]   ; data[19]    ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; debug[0]   ; data[20]    ; 12.437 ; 12.437 ; 12.437 ; 12.437 ;
; debug[0]   ; data[21]    ; 11.452 ; 11.452 ; 11.452 ; 11.452 ;
; debug[0]   ; data[22]    ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; debug[0]   ; data[23]    ; 11.125 ; 11.125 ; 11.125 ; 11.125 ;
; debug[0]   ; data[24]    ; 11.507 ; 11.507 ; 11.507 ; 11.507 ;
; debug[0]   ; data[25]    ; 11.723 ; 11.723 ; 11.723 ; 11.723 ;
; debug[0]   ; data[26]    ; 13.062 ; 13.062 ; 13.062 ; 13.062 ;
; debug[0]   ; data[27]    ; 11.363 ; 11.363 ; 11.363 ; 11.363 ;
; debug[0]   ; data[28]    ; 12.327 ; 12.327 ; 12.327 ; 12.327 ;
; debug[0]   ; data[29]    ; 11.787 ; 11.787 ; 11.787 ; 11.787 ;
; debug[0]   ; data[30]    ; 12.795 ; 12.795 ; 12.795 ; 12.795 ;
; debug[0]   ; data[31]    ; 12.023 ; 12.023 ; 12.023 ; 12.023 ;
; debug[1]   ; data[0]     ; 11.321 ; 11.321 ; 11.321 ; 11.321 ;
; debug[1]   ; data[1]     ; 13.079 ; 13.079 ; 13.079 ; 13.079 ;
; debug[1]   ; data[2]     ; 12.684 ; 12.684 ; 12.684 ; 12.684 ;
; debug[1]   ; data[3]     ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; debug[1]   ; data[4]     ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[1]   ; data[5]     ; 12.799 ; 12.799 ; 12.799 ; 12.799 ;
; debug[1]   ; data[6]     ; 13.317 ; 13.317 ; 13.317 ; 13.317 ;
; debug[1]   ; data[7]     ; 11.562 ; 11.562 ; 11.562 ; 11.562 ;
; debug[1]   ; data[8]     ; 12.284 ; 12.284 ; 12.284 ; 12.284 ;
; debug[1]   ; data[9]     ; 12.325 ; 12.325 ; 12.325 ; 12.325 ;
; debug[1]   ; data[10]    ; 11.540 ; 11.540 ; 11.540 ; 11.540 ;
; debug[1]   ; data[11]    ; 12.364 ; 12.364 ; 12.364 ; 12.364 ;
; debug[1]   ; data[12]    ; 11.669 ; 11.669 ; 11.669 ; 11.669 ;
; debug[1]   ; data[13]    ; 11.973 ; 11.973 ; 11.973 ; 11.973 ;
; debug[1]   ; data[14]    ; 11.680 ; 11.680 ; 11.680 ; 11.680 ;
; debug[1]   ; data[15]    ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; debug[1]   ; data[16]    ; 11.243 ; 11.243 ; 11.243 ; 11.243 ;
; debug[1]   ; data[17]    ; 11.889 ; 11.889 ; 11.889 ; 11.889 ;
; debug[1]   ; data[18]    ; 11.350 ; 11.350 ; 11.350 ; 11.350 ;
; debug[1]   ; data[19]    ; 12.009 ; 12.009 ; 12.009 ; 12.009 ;
; debug[1]   ; data[20]    ; 11.708 ; 11.708 ; 11.708 ; 11.708 ;
; debug[1]   ; data[21]    ; 12.116 ; 12.116 ; 12.116 ; 12.116 ;
; debug[1]   ; data[22]    ; 11.438 ; 11.438 ; 11.438 ; 11.438 ;
; debug[1]   ; data[23]    ; 12.105 ; 12.105 ; 12.105 ; 12.105 ;
; debug[1]   ; data[24]    ; 10.988 ; 10.988 ; 10.988 ; 10.988 ;
; debug[1]   ; data[25]    ; 12.371 ; 12.371 ; 12.371 ; 12.371 ;
; debug[1]   ; data[26]    ; 11.042 ; 11.042 ; 11.042 ; 11.042 ;
; debug[1]   ; data[27]    ; 11.394 ; 11.394 ; 11.394 ; 11.394 ;
; debug[1]   ; data[28]    ; 11.967 ; 11.967 ; 11.967 ; 11.967 ;
; debug[1]   ; data[29]    ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; debug[1]   ; data[30]    ; 11.490 ; 11.490 ; 11.490 ; 11.490 ;
; debug[1]   ; data[31]    ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -5.191 ; -663.437      ;
; clk_rom ; -1.460 ; -47.192       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.247 ; 0.000         ;
; clk_rom ; 0.253 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -329.380            ;
; clk     ; -1.627 ; -730.480            ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                      ;
+--------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.191 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.204      ;
; -5.191 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.204      ;
; -5.191 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.204      ;
; -5.188 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.201      ;
; -5.188 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.201      ;
; -5.188 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.201      ;
; -5.187 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.203      ;
; -5.184 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.200      ;
; -5.165 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.191      ;
; -5.162 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.188      ;
; -5.161 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.009      ; 6.202      ;
; -5.159 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.198      ;
; -5.159 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.198      ;
; -5.159 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.198      ;
; -5.159 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.198      ;
; -5.159 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.172      ;
; -5.159 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.172      ;
; -5.159 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.172      ;
; -5.158 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.009      ; 6.199      ;
; -5.156 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.195      ;
; -5.156 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.195      ;
; -5.156 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.195      ;
; -5.156 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.195      ;
; -5.155 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.171      ;
; -5.141 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.179      ;
; -5.141 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.179      ;
; -5.138 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.176      ;
; -5.138 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.176      ;
; -5.133 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.159      ;
; -5.130 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.143      ;
; -5.130 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.143      ;
; -5.130 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.143      ;
; -5.129 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.009      ; 6.170      ;
; -5.127 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.166      ;
; -5.127 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.166      ;
; -5.127 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.166      ;
; -5.127 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.166      ;
; -5.126 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.142      ;
; -5.124 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.154      ;
; -5.124 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.154      ;
; -5.121 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.151      ;
; -5.121 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.151      ;
; -5.112 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.125      ;
; -5.112 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.125      ;
; -5.112 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.125      ;
; -5.109 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.147      ;
; -5.109 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.147      ;
; -5.108 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.124      ;
; -5.104 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.130      ;
; -5.100 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.009      ; 6.141      ;
; -5.098 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.137      ;
; -5.098 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.137      ;
; -5.098 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.137      ;
; -5.098 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.137      ;
; -5.092 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.122      ;
; -5.092 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.122      ;
; -5.086 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.112      ;
; -5.082 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.009      ; 6.123      ;
; -5.081 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.025     ; 6.088      ;
; -5.081 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.025     ; 6.088      ;
; -5.081 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.025     ; 6.088      ;
; -5.080 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.119      ;
; -5.080 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.119      ;
; -5.080 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.119      ;
; -5.080 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.119      ;
; -5.080 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.118      ;
; -5.080 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.118      ;
; -5.077 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.090      ;
; -5.077 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.022     ; 6.087      ;
; -5.074 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.087      ;
; -5.064 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.085      ;
; -5.063 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.093      ;
; -5.063 ; mips_control:ctr_mips|pstate.rtype_ex_st  ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.093      ;
; -5.062 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.100      ;
; -5.062 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.100      ;
; -5.061 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.082      ;
; -5.055 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.012     ; 6.075      ;
; -5.051 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.086      ;
; -5.049 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.082      ;
; -5.049 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.082      ;
; -5.049 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.082      ;
; -5.049 ; regbuf:rgB|sr_out[4]                      ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.082      ;
; -5.047 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.074      ;
; -5.045 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.075      ;
; -5.045 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.075      ;
; -5.045 ; mips_control:ctr_mips|pstate.decode_st    ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.058      ;
; -5.044 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.071      ;
; -5.043 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.075      ;
; -5.043 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.075      ;
; -5.043 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.075      ;
; -5.043 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.075      ;
; -5.041 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.059      ;
; -5.041 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.014     ; 6.059      ;
; -5.041 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.059      ;
; -5.040 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.072      ;
; -5.040 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.072      ;
; -5.040 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.072      ;
; -5.040 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.072      ;
; -5.038 ; mips_control:ctr_mips|pstate.c_mem_add_st ; reg:pc|sr_out[0]  ; clk          ; clk         ; 1.000        ; 0.010      ; 6.080      ;
; -5.037 ; regbuf:rgB|sr_out[3]                      ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.058      ;
+--------+-------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.106 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.162      ;
; -0.096 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.156      ;
; -0.086 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.142      ;
; -0.070 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.125      ;
; -0.063 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 1.116      ;
; -0.057 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.113      ;
; -0.053 ; regbuf:regULA|sr_out[4]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.112      ;
; -0.046 ; reg:pc|sr_out[4]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.103      ;
; -0.027 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.083      ;
; -0.022 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.082      ;
; -0.021 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.077      ;
; -0.014 ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.069      ;
; -0.012 ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.068      ;
; -0.010 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.066      ;
; -0.005 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.065      ;
; -0.005 ; reg:pc|sr_out[2]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 1.057      ;
; -0.004 ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.064      ;
; 0.016  ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.062      ;
; 0.019  ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.041      ;
; 0.023  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.037      ;
; 0.025  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.031      ;
; 0.026  ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.024      ;
; 0.027  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.029      ;
; 0.029  ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.031      ;
; 0.035  ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.043      ;
; 0.036  ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 1.018      ;
; 0.041  ; regbuf:regULA|sr_out[2]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.009      ;
; 0.044  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.016      ;
; 0.046  ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.032      ;
; 0.047  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.013      ;
; 0.059  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.001      ;
; 0.060  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.996      ;
; 0.072  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.988      ;
; 0.106  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.950      ;
; 0.112  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.944      ;
; 0.115  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.945      ;
; 0.116  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.940      ;
; 0.120  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.936      ;
; 0.123  ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 0.930      ;
; 0.124  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.932      ;
; 0.125  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.931      ;
; 0.126  ; regbuf:regULA|sr_out[3]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 0.933      ;
; 0.134  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.926      ;
; 0.135  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.921      ;
; 0.139  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 0.917      ;
; 0.145  ; reg:pc|sr_out[6]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 0.912      ;
; 0.146  ; regbuf:regULA|sr_out[5]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.083      ; 0.936      ;
; 0.147  ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 0.922      ;
; 0.148  ; regbuf:regULA|sr_out[7]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 0.916      ;
; 0.157  ; regbuf:regULA|sr_out[8]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 0.908      ;
; 0.158  ; reg:pc|sr_out[7]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 0.906      ;
; 0.166  ; reg:pc|sr_out[3]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 0.888      ;
; 0.176  ; reg:pc|sr_out[5]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.083      ; 0.906      ;
; 0.179  ; reg:pc|sr_out[9]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.083      ; 0.903      ;
; 0.194  ; regbuf:rgB|sr_out[28]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 0.858      ;
; 0.211  ; regbuf:rgB|sr_out[27]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 0.841      ;
; 0.212  ; regbuf:rgB|sr_out[17]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 0.860      ;
; 0.216  ; regbuf:rgB|sr_out[30]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 0.836      ;
; 0.216  ; regbuf:rgB|sr_out[29]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 0.836      ;
; 0.246  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.814      ;
; 0.246  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.814      ;
; 0.247  ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 0.806      ;
; 0.256  ; mips_control:ctr_mips|pstate.readmem_st                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.804      ;
; 0.261  ; reg:pc|sr_out[8]                                                                                             ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 0.808      ;
; 0.265  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.795      ;
; 0.265  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.795      ;
; 0.268  ; mips_control:ctr_mips|pstate.writemem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 0.792      ;
; 0.269  ; regbuf:regULA|sr_out[6]                                                                                      ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 0.788      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.247 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.c_mem_add_st                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; regbuf:regULA|sr_out[8]                   ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.291 ; breg:bcoreg|breg32_rtl_1_bypass[22]       ; regbuf:rgB|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.443      ;
; 0.333 ; reg:ir|sr_out[18]                         ; breg:bcoreg|breg32_rtl_0_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; breg:bcoreg|breg32_rtl_1_bypass[22]       ; regbuf:rgA|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.488      ;
; 0.338 ; regbuf:regULA|sr_out[20]                  ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; reg:ir|sr_out[19]                         ; breg:bcoreg|breg32_rtl_0_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.491      ;
; 0.369 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; regbuf:rdm|sr_out[9]                      ; breg:bcoreg|breg32_rtl_1_bypass[20]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgA|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgA|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.536      ;
; 0.391 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; reg:ir|sr_out[29]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.544      ;
; 0.404 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.556      ;
; 0.405 ; regbuf:rdm|sr_out[9]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.608      ;
; 0.415 ; mips_control:ctr_mips|pstate.readmem_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 0.570      ;
; 0.448 ; breg:bcoreg|breg32_rtl_1_bypass[34]       ; regbuf:rgA|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 0.599      ;
; 0.451 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.458 ; regbuf:regULA|sr_out[22]                  ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; regbuf:regULA|sr_out[21]                  ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.611      ;
; 0.463 ; breg:bcoreg|breg32_rtl_1_bypass[34]       ; regbuf:rgB|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.615      ;
; 0.463 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.615      ;
; 0.464 ; reg:ir|sr_out[30]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.616      ;
; 0.466 ; mips_control:ctr_mips|pstate.arith_imm_st ; breg:bcoreg|breg32_rtl_0_bypass[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 0.619      ;
; 0.477 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.629      ;
; 0.477 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.629      ;
; 0.482 ; reg:ir|sr_out[27]                         ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 0.635      ;
; 0.484 ; reg:ir|sr_out[16]                         ; breg:bcoreg|breg32_rtl_0_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.009      ; 0.645      ;
; 0.501 ; breg:bcoreg|breg32_rtl_1_bypass[37]       ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.002      ; 0.655      ;
; 0.518 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.007     ; 0.663      ;
; 0.523 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.534 ; reg:ir|sr_out[15]                         ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; regbuf:regULA|sr_out[31]                  ; breg:bcoreg|breg32_rtl_1_bypass[42]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; reg:ir|sr_out[24]                         ; reg:pc|sr_out[26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.004      ; 0.691      ;
; 0.541 ; regbuf:rgA|sr_out[26]                     ; regbuf:regULA|sr_out[26]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.693      ;
; 0.545 ; regbuf:rdm|sr_out[9]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.076      ; 0.759      ;
; 0.546 ; regbuf:regULA|sr_out[28]                  ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.748      ;
; 0.547 ; reg:ir|sr_out[28]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; reg:ir|sr_out[10]                         ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 0.709      ;
; 0.549 ; regbuf:regULA|sr_out[0]                   ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; reg:ir|sr_out[28]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; breg:bcoreg|breg32_rtl_1_bypass[40]       ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 0.708      ;
; 0.552 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgB|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; -0.010     ; 0.694      ;
; 0.565 ; regbuf:rdm|sr_out[14]                     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 0.725      ;
; 0.568 ; reg:ir|sr_out[12]                         ; reg:pc|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 0.728      ;
; 0.582 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.734      ;
; 0.588 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgA|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.007     ; 0.733      ;
; 0.593 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgB|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.746      ;
; 0.594 ; regbuf:rdm|sr_out[25]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.803      ;
; 0.595 ; reg:pc|sr_out[6]                          ; regbuf:regULA|sr_out[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.747      ;
; 0.599 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 0.752      ;
; 0.603 ; regbuf:rdm|sr_out[30]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; clk          ; clk         ; 0.000        ; 0.078      ; 0.819      ;
; 0.611 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgA|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.763      ;
; 0.613 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; regbuf:regULA|sr_out[5]                   ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.766      ;
; 0.619 ; regbuf:regULA|sr_out[28]                  ; breg:bcoreg|breg32_rtl_1_bypass[39]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; -0.010     ; 0.762      ;
; 0.637 ; breg:bcoreg|breg32_rtl_1_bypass[29]       ; regbuf:rgB|sr_out[18]                                                                              ; clk          ; clk         ; 0.000        ; 0.026      ; 0.815      ;
; 0.640 ; regbuf:regULA|sr_out[21]                  ; breg:bcoreg|breg32_rtl_1_bypass[32]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.641 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgA|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.789      ;
; 0.643 ; breg:bcoreg|breg32_rtl_1_bypass[17]       ; regbuf:rgA|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 0.796      ;
; 0.643 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.651 ; breg:bcoreg|breg32_rtl_1_bypass[21]       ; regbuf:rgB|sr_out[10]                                                                              ; clk          ; clk         ; 0.000        ; -0.012     ; 0.791      ;
; 0.655 ; reg:ir|sr_out[25]                         ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 0.815      ;
; 0.655 ; regbuf:rgA|sr_out[6]                      ; regbuf:regULA|sr_out[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.675 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.003      ; 0.830      ;
; 0.677 ; reg:ir|sr_out[19]                         ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.879      ;
; 0.686 ; breg:bcoreg|breg32_rtl_1_bypass[39]       ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.008      ; 0.846      ;
; 0.686 ; regbuf:rdm|sr_out[5]                      ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.838      ;
; 0.687 ; regbuf:rdm|sr_out[18]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.078      ; 0.903      ;
; 0.687 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.886      ;
; 0.687 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 0.840      ;
; 0.688 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.883      ;
; 0.689 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.003      ; 0.844      ;
; 0.690 ; reg:ir|sr_out[20]                         ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; -0.008     ; 0.834      ;
; 0.692 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.893      ;
; 0.693 ; reg:ir|sr_out[20]                         ; regbuf:rgB|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; -0.013     ; 0.832      ;
; 0.697 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.896      ;
; 0.703 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; -0.009     ; 0.846      ;
; 0.703 ; regbuf:rdm|sr_out[18]                     ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.855      ;
; 0.705 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.903      ;
; 0.707 ; regbuf:regULA|sr_out[4]                   ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.002      ; 0.861      ;
; 0.709 ; breg:bcoreg|breg32_rtl_1_bypass[36]       ; regbuf:rgB|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.006      ; 0.867      ;
; 0.711 ; reg:ir|sr_out[8]                          ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 0.866      ;
; 0.713 ; regbuf:rgA|sr_out[5]                      ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.865      ;
; 0.715 ; regbuf:rdm|sr_out[24]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.917      ;
; 0.715 ; regbuf:rgA|sr_out[5]                      ; regbuf:regULA|sr_out[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.867      ;
; 0.723 ; regbuf:rdm|sr_out[24]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ; clk          ; clk         ; 0.000        ; 0.053      ; 0.914      ;
; 0.723 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgA|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; -0.021     ; 0.854      ;
; 0.725 ; regbuf:regULA|sr_out[2]                   ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.877      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; regbuf:rgB|sr_out[16]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.455      ;
; 0.256 ; regbuf:rgB|sr_out[8]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.458      ;
; 0.256 ; regbuf:rgB|sr_out[6]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.458      ;
; 0.259 ; regbuf:rgB|sr_out[3]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 0.461      ;
; 0.378 ; regbuf:rgB|sr_out[14]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.576      ;
; 0.378 ; regbuf:rgB|sr_out[9]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.582      ;
; 0.381 ; regbuf:rgB|sr_out[5]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.578      ;
; 0.384 ; regbuf:rgB|sr_out[10]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.588      ;
; 0.386 ; regbuf:rgB|sr_out[18]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.584      ;
; 0.386 ; regbuf:rgB|sr_out[13]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.583      ;
; 0.388 ; regbuf:rgB|sr_out[12]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.586      ;
; 0.390 ; regbuf:rgB|sr_out[0]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 0.603      ;
; 0.392 ; regbuf:rgB|sr_out[2]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 0.605      ;
; 0.393 ; regbuf:rgB|sr_out[7]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.590      ;
; 0.395 ; regbuf:rgB|sr_out[25]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 0.606      ;
; 0.398 ; regbuf:rgB|sr_out[15]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.595      ;
; 0.401 ; regbuf:rgB|sr_out[23]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 0.612      ;
; 0.479 ; regbuf:rgB|sr_out[20]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.083      ; 0.700      ;
; 0.500 ; regbuf:rgB|sr_out[24]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.697      ;
; 0.509 ; regbuf:rgB|sr_out[22]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.703      ;
; 0.512 ; regbuf:rgB|sr_out[11]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.087      ; 0.737      ;
; 0.524 ; regbuf:rgB|sr_out[1]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.732      ;
; 0.529 ; regbuf:rgB|sr_out[19]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.081      ; 0.748      ;
; 0.533 ; regbuf:rgB|sr_out[4]                                                                                        ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.724      ;
; 0.535 ; regbuf:rgB|sr_out[21]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.081      ; 0.754      ;
; 0.542 ; regbuf:rgB|sr_out[31]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.735      ;
; 0.546 ; regbuf:rgB|sr_out[26]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 0.738      ;
; 0.590 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.794      ;
; 0.592 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.788      ;
; 0.593 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.792      ;
; 0.596 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.795      ;
; 0.596 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.795      ;
; 0.600 ; reg:pc|sr_out[8]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.808      ;
; 0.605 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.804      ;
; 0.614 ; regbuf:regULA|sr_out[6]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 0.806      ;
; 0.615 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.814      ;
; 0.615 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.814      ;
; 0.645 ; regbuf:rgB|sr_out[30]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.836      ;
; 0.645 ; regbuf:rgB|sr_out[29]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.836      ;
; 0.649 ; regbuf:rgB|sr_out[17]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 0.860      ;
; 0.650 ; regbuf:rgB|sr_out[27]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.841      ;
; 0.667 ; regbuf:rgB|sr_out[28]                                                                                       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.858      ;
; 0.682 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.083      ; 0.903      ;
; 0.685 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.083      ; 0.906      ;
; 0.695 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.888      ;
; 0.703 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.906      ;
; 0.704 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.908      ;
; 0.713 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.916      ;
; 0.714 ; regbuf:regULA|sr_out[8]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.922      ;
; 0.715 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.083      ; 0.936      ;
; 0.716 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.912      ;
; 0.722 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.917      ;
; 0.726 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.921      ;
; 0.727 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.926      ;
; 0.735 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.933      ;
; 0.736 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.931      ;
; 0.737 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.932      ;
; 0.738 ; reg:pc|sr_out[6]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 0.930      ;
; 0.741 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.936      ;
; 0.745 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.940      ;
; 0.746 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.945      ;
; 0.749 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.944      ;
; 0.755 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.950      ;
; 0.789 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.988      ;
; 0.801 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.996      ;
; 0.802 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.001      ;
; 0.814 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.013      ;
; 0.815 ; reg:pc|sr_out[5]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 1.032      ;
; 0.817 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.016      ;
; 0.820 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.009      ;
; 0.825 ; regbuf:regULA|sr_out[2]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.018      ;
; 0.826 ; reg:pc|sr_out[9]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 1.043      ;
; 0.832 ; reg:pc|sr_out[7]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.031      ;
; 0.834 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.029      ;
; 0.835 ; reg:pc|sr_out[3]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.024      ;
; 0.836 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.031      ;
; 0.838 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.037      ;
; 0.842 ; regbuf:regULA|sr_out[7]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.041      ;
; 0.845 ; regbuf:regULA|sr_out[5]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 1.062      ;
; 0.865 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.064      ;
; 0.866 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.065      ;
; 0.866 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.057      ;
; 0.871 ; reg:pc|sr_out[2]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.066      ;
; 0.873 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.068      ;
; 0.875 ; regbuf:regULA|sr_out[3]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.069      ;
; 0.882 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.077      ;
; 0.883 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.082      ;
; 0.888 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.083      ;
; 0.907 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.103      ;
; 0.914 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.112      ;
; 0.918 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.113      ;
; 0.924 ; reg:pc|sr_out[4]                                                                                            ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.116      ;
; 0.931 ; regbuf:regULA|sr_out[4]                                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.125      ;
; 0.947 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.142      ;
; 0.957 ; mips_control:ctr_mips|pstate.writemem_st                                                                    ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.156      ;
; 0.967 ; mips_control:ctr_mips|pstate.readmem_st                                                                     ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.162      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg2 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg3 ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 0.000        ; -0.017     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; mips_mem:mem|altsyncram:altsyncram_component|altsyncram_c4e1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.964 ; 0.964 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.215 ; 0.215 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 9.665 ; 9.665 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.362 ; 8.362 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.473 ; 8.473 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 8.744 ; 8.744 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.610 ; 8.610 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.156 ; 9.156 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 8.274 ; 8.274 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.582 ; 9.582 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 8.336 ; 8.336 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 9.303 ; 9.303 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.707 ; 8.707 ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.251 ; 9.251 ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.572 ; 8.572 ; Rise       ; clk             ;
;  data[12] ; clk        ; 8.565 ; 8.565 ; Rise       ; clk             ;
;  data[13] ; clk        ; 8.679 ; 8.679 ; Rise       ; clk             ;
;  data[14] ; clk        ; 8.736 ; 8.736 ; Rise       ; clk             ;
;  data[15] ; clk        ; 8.650 ; 8.650 ; Rise       ; clk             ;
;  data[16] ; clk        ; 8.879 ; 8.879 ; Rise       ; clk             ;
;  data[17] ; clk        ; 8.466 ; 8.466 ; Rise       ; clk             ;
;  data[18] ; clk        ; 9.573 ; 9.573 ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.170 ; 9.170 ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.945 ; 8.945 ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.090 ; 9.090 ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.954 ; 8.954 ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.524 ; 8.524 ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.665 ; 9.665 ; Rise       ; clk             ;
;  data[25] ; clk        ; 8.959 ; 8.959 ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.610 ; 9.610 ; Rise       ; clk             ;
;  data[27] ; clk        ; 8.710 ; 8.710 ; Rise       ; clk             ;
;  data[28] ; clk        ; 8.936 ; 8.936 ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.372 ; 9.372 ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.117 ; 9.117 ; Rise       ; clk             ;
;  data[31] ; clk        ; 9.060 ; 9.060 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 7.660 ; 7.660 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 7.660 ; 7.660 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.324 ; 6.324 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.101 ; 7.101 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.919 ; 6.919 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.977 ; 6.977 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.694 ; 6.694 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 7.060 ; 7.060 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.732 ; 6.732 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.515 ; 6.515 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.474 ; 6.474 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.664 ; 6.664 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 7.270 ; 7.270 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.296 ; 7.296 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 7.156 ; 7.156 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 7.245 ; 7.245 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.740 ; 6.740 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.576 ; 6.576 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.482 ; 6.482 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.434 ; 6.434 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.427 ; 6.427 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.553 ; 6.553 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.715 ; 6.715 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.905 ; 6.905 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.412 ; 6.412 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 7.004 ; 7.004 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.782 ; 6.782 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 7.060 ; 7.060 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.495 ; 6.495 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.663 ; 6.663 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.873 ; 6.873 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.722 ; 6.722 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.203 ; 7.203 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.650 ; 4.650 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 5.539 ; 5.539 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 5.616 ; 5.616 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.726 ; 4.726 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.992 ; 4.992 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.912 ; 4.912 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.843 ; 4.843 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 5.209 ; 5.209 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.628 ; 4.628 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.731 ; 4.731 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.735 ; 4.735 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.809 ; 4.809 ; Rise       ; clk             ;
;  data[13] ; clk        ; 4.532 ; 4.532 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.060 ; 5.060 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.676 ; 4.676 ; Rise       ; clk             ;
;  data[18] ; clk        ; 5.307 ; 5.307 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.945 ; 4.945 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.498 ; 4.498 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.999 ; 4.999 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.739 ; 4.739 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.682 ; 4.682 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.499 ; 4.499 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.600 ; 4.600 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.611 ; 4.611 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.580 ; 4.580 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.759 ; 4.759 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.188 ; 5.188 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.971 ; 4.971 ; Rise       ; clk             ;
;  data[31] ; clk        ; 5.694 ; 5.694 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.324 ; 6.324 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 7.660 ; 7.660 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.324 ; 6.324 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.101 ; 7.101 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.919 ; 6.919 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.977 ; 6.977 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.694 ; 6.694 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 7.060 ; 7.060 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.732 ; 6.732 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.515 ; 6.515 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.474 ; 6.474 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.664 ; 6.664 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 7.270 ; 7.270 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.296 ; 7.296 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 7.156 ; 7.156 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 7.245 ; 7.245 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.740 ; 6.740 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.576 ; 6.576 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.482 ; 6.482 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.434 ; 6.434 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.427 ; 6.427 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.553 ; 6.553 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.715 ; 6.715 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.905 ; 6.905 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.412 ; 6.412 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 7.004 ; 7.004 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.782 ; 6.782 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 7.060 ; 7.060 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.495 ; 6.495 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.663 ; 6.663 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.873 ; 6.873 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.722 ; 6.722 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.203 ; 7.203 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.410 ; 6.410 ; 6.410 ; 6.410 ;
; debug[0]   ; data[1]     ; 7.065 ; 7.065 ; 7.065 ; 7.065 ;
; debug[0]   ; data[2]     ; 7.075 ; 7.075 ; 7.075 ; 7.075 ;
; debug[0]   ; data[3]     ; 6.509 ; 6.509 ; 6.509 ; 6.509 ;
; debug[0]   ; data[4]     ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; debug[0]   ; data[5]     ; 7.304 ; 7.304 ; 7.304 ; 7.304 ;
; debug[0]   ; data[6]     ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; debug[0]   ; data[7]     ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; debug[0]   ; data[8]     ; 7.149 ; 7.149 ; 7.149 ; 7.149 ;
; debug[0]   ; data[9]     ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; debug[0]   ; data[10]    ; 7.046 ; 7.046 ; 7.046 ; 7.046 ;
; debug[0]   ; data[11]    ; 7.061 ; 7.061 ; 7.061 ; 7.061 ;
; debug[0]   ; data[12]    ; 6.836 ; 6.836 ; 6.836 ; 6.836 ;
; debug[0]   ; data[13]    ; 6.731 ; 6.731 ; 6.731 ; 6.731 ;
; debug[0]   ; data[14]    ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; debug[0]   ; data[15]    ; 6.892 ; 6.892 ; 6.892 ; 6.892 ;
; debug[0]   ; data[16]    ; 7.304 ; 7.304 ; 7.304 ; 7.304 ;
; debug[0]   ; data[17]    ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; debug[0]   ; data[18]    ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; debug[0]   ; data[19]    ; 6.614 ; 6.614 ; 6.614 ; 6.614 ;
; debug[0]   ; data[20]    ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[0]   ; data[21]    ; 6.721 ; 6.721 ; 6.721 ; 6.721 ;
; debug[0]   ; data[22]    ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; debug[0]   ; data[23]    ; 6.397 ; 6.397 ; 6.397 ; 6.397 ;
; debug[0]   ; data[24]    ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; debug[0]   ; data[25]    ; 6.709 ; 6.709 ; 6.709 ; 6.709 ;
; debug[0]   ; data[26]    ; 6.975 ; 6.975 ; 6.975 ; 6.975 ;
; debug[0]   ; data[27]    ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; debug[0]   ; data[28]    ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; debug[0]   ; data[29]    ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; debug[0]   ; data[30]    ; 6.872 ; 6.872 ; 6.872 ; 6.872 ;
; debug[0]   ; data[31]    ; 7.171 ; 7.171 ; 7.171 ; 7.171 ;
; debug[1]   ; data[0]     ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; debug[1]   ; data[1]     ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; debug[1]   ; data[2]     ; 6.961 ; 6.961 ; 6.961 ; 6.961 ;
; debug[1]   ; data[3]     ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; debug[1]   ; data[4]     ; 6.980 ; 6.980 ; 6.980 ; 6.980 ;
; debug[1]   ; data[5]     ; 6.918 ; 6.918 ; 6.918 ; 6.918 ;
; debug[1]   ; data[6]     ; 7.945 ; 7.945 ; 7.945 ; 7.945 ;
; debug[1]   ; data[7]     ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; debug[1]   ; data[8]     ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; debug[1]   ; data[9]     ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; debug[1]   ; data[10]    ; 7.302 ; 7.302 ; 7.302 ; 7.302 ;
; debug[1]   ; data[11]    ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; debug[1]   ; data[12]    ; 6.765 ; 6.765 ; 6.765 ; 6.765 ;
; debug[1]   ; data[13]    ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; debug[1]   ; data[14]    ; 6.867 ; 6.867 ; 6.867 ; 6.867 ;
; debug[1]   ; data[15]    ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; debug[1]   ; data[16]    ; 7.178 ; 7.178 ; 7.178 ; 7.178 ;
; debug[1]   ; data[17]    ; 6.461 ; 6.461 ; 6.461 ; 6.461 ;
; debug[1]   ; data[18]    ; 7.439 ; 7.439 ; 7.439 ; 7.439 ;
; debug[1]   ; data[19]    ; 6.484 ; 6.484 ; 6.484 ; 6.484 ;
; debug[1]   ; data[20]    ; 6.598 ; 6.598 ; 6.598 ; 6.598 ;
; debug[1]   ; data[21]    ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; debug[1]   ; data[22]    ; 6.706 ; 6.706 ; 6.706 ; 6.706 ;
; debug[1]   ; data[23]    ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; debug[1]   ; data[24]    ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; debug[1]   ; data[25]    ; 6.696 ; 6.696 ; 6.696 ; 6.696 ;
; debug[1]   ; data[26]    ; 7.119 ; 7.119 ; 7.119 ; 7.119 ;
; debug[1]   ; data[27]    ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; debug[1]   ; data[28]    ; 7.009 ; 7.009 ; 7.009 ; 7.009 ;
; debug[1]   ; data[29]    ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; debug[1]   ; data[30]    ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; debug[1]   ; data[31]    ; 7.140 ; 7.140 ; 7.140 ; 7.140 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.410 ; 6.410 ; 6.410 ; 6.410 ;
; debug[0]   ; data[1]     ; 6.259 ; 6.259 ; 6.259 ; 6.259 ;
; debug[0]   ; data[2]     ; 7.075 ; 7.075 ; 7.075 ; 7.075 ;
; debug[0]   ; data[3]     ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; debug[0]   ; data[4]     ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; debug[0]   ; data[5]     ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; debug[0]   ; data[6]     ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; debug[0]   ; data[7]     ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; debug[0]   ; data[8]     ; 7.149 ; 7.149 ; 7.149 ; 7.149 ;
; debug[0]   ; data[9]     ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; debug[0]   ; data[10]    ; 7.046 ; 7.046 ; 7.046 ; 7.046 ;
; debug[0]   ; data[11]    ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; debug[0]   ; data[12]    ; 6.836 ; 6.836 ; 6.836 ; 6.836 ;
; debug[0]   ; data[13]    ; 6.698 ; 6.698 ; 6.698 ; 6.698 ;
; debug[0]   ; data[14]    ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; debug[0]   ; data[15]    ; 6.609 ; 6.609 ; 6.609 ; 6.609 ;
; debug[0]   ; data[16]    ; 7.304 ; 7.304 ; 7.304 ; 7.304 ;
; debug[0]   ; data[17]    ; 6.397 ; 6.397 ; 6.397 ; 6.397 ;
; debug[0]   ; data[18]    ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; debug[0]   ; data[19]    ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; debug[0]   ; data[20]    ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[0]   ; data[21]    ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; debug[0]   ; data[22]    ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; debug[0]   ; data[23]    ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; debug[0]   ; data[24]    ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; debug[0]   ; data[25]    ; 6.419 ; 6.419 ; 6.419 ; 6.419 ;
; debug[0]   ; data[26]    ; 6.975 ; 6.975 ; 6.975 ; 6.975 ;
; debug[0]   ; data[27]    ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[0]   ; data[28]    ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; debug[0]   ; data[29]    ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; debug[0]   ; data[30]    ; 6.872 ; 6.872 ; 6.872 ; 6.872 ;
; debug[0]   ; data[31]    ; 6.679 ; 6.679 ; 6.679 ; 6.679 ;
; debug[1]   ; data[0]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[1]   ; data[1]     ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; debug[1]   ; data[2]     ; 6.940 ; 6.940 ; 6.940 ; 6.940 ;
; debug[1]   ; data[3]     ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; debug[1]   ; data[4]     ; 6.944 ; 6.944 ; 6.944 ; 6.944 ;
; debug[1]   ; data[5]     ; 6.918 ; 6.918 ; 6.918 ; 6.918 ;
; debug[1]   ; data[6]     ; 7.278 ; 7.278 ; 7.278 ; 7.278 ;
; debug[1]   ; data[7]     ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; debug[1]   ; data[8]     ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; debug[1]   ; data[9]     ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; debug[1]   ; data[10]    ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; debug[1]   ; data[11]    ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; debug[1]   ; data[12]    ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; debug[1]   ; data[13]    ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; debug[1]   ; data[14]    ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; debug[1]   ; data[15]    ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; debug[1]   ; data[16]    ; 6.195 ; 6.195 ; 6.195 ; 6.195 ;
; debug[1]   ; data[17]    ; 6.461 ; 6.461 ; 6.461 ; 6.461 ;
; debug[1]   ; data[18]    ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; debug[1]   ; data[19]    ; 6.484 ; 6.484 ; 6.484 ; 6.484 ;
; debug[1]   ; data[20]    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; debug[1]   ; data[21]    ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; debug[1]   ; data[22]    ; 6.305 ; 6.305 ; 6.305 ; 6.305 ;
; debug[1]   ; data[23]    ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; debug[1]   ; data[24]    ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; debug[1]   ; data[25]    ; 6.696 ; 6.696 ; 6.696 ; 6.696 ;
; debug[1]   ; data[26]    ; 6.095 ; 6.095 ; 6.095 ; 6.095 ;
; debug[1]   ; data[27]    ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; debug[1]   ; data[28]    ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; debug[1]   ; data[29]    ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; debug[1]   ; data[30]    ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; debug[1]   ; data[31]    ; 7.140 ; 7.140 ; 7.140 ; 7.140 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -12.501   ; 0.247 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -12.501   ; 0.247 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -1.914    ; 0.253 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1678.603 ; 0.0   ; 0.0      ; 0.0     ; -1059.86            ;
;  clk             ; -1584.271 ; 0.000 ; N/A      ; N/A     ; -730.480            ;
;  clk_rom         ; -94.332   ; 0.000 ; N/A      ; N/A     ; -329.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.545 ; 2.545 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.215 ; 0.215 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 19.635 ; 19.635 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 16.812 ; 16.812 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.261 ; 17.261 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 17.668 ; 17.668 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 17.543 ; 17.543 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 18.696 ; 18.696 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 16.747 ; 16.747 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.423 ; 19.423 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 16.989 ; 16.989 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.929 ; 18.929 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 17.911 ; 17.911 ; Rise       ; clk             ;
;  data[10] ; clk        ; 18.927 ; 18.927 ; Rise       ; clk             ;
;  data[11] ; clk        ; 17.509 ; 17.509 ; Rise       ; clk             ;
;  data[12] ; clk        ; 17.462 ; 17.462 ; Rise       ; clk             ;
;  data[13] ; clk        ; 17.623 ; 17.623 ; Rise       ; clk             ;
;  data[14] ; clk        ; 17.725 ; 17.725 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.666 ; 17.666 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.041 ; 18.041 ; Rise       ; clk             ;
;  data[17] ; clk        ; 17.279 ; 17.279 ; Rise       ; clk             ;
;  data[18] ; clk        ; 19.518 ; 19.518 ; Rise       ; clk             ;
;  data[19] ; clk        ; 18.654 ; 18.654 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.260 ; 18.260 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.350 ; 18.350 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.259 ; 18.259 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.427 ; 17.427 ; Rise       ; clk             ;
;  data[24] ; clk        ; 19.469 ; 19.469 ; Rise       ; clk             ;
;  data[25] ; clk        ; 18.040 ; 18.040 ; Rise       ; clk             ;
;  data[26] ; clk        ; 19.635 ; 19.635 ; Rise       ; clk             ;
;  data[27] ; clk        ; 17.538 ; 17.538 ; Rise       ; clk             ;
;  data[28] ; clk        ; 17.951 ; 17.951 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.960 ; 18.960 ; Rise       ; clk             ;
;  data[30] ; clk        ; 18.427 ; 18.427 ; Rise       ; clk             ;
;  data[31] ; clk        ; 18.010 ; 18.010 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.669 ; 13.669 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 13.669 ; 13.669 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 10.986 ; 10.986 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.413 ; 12.413 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.240 ; 12.240 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 12.342 ; 12.342 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.691 ; 11.691 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.293 ; 12.293 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.914 ; 11.914 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.394 ; 11.394 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.295 ; 11.295 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.637 ; 11.637 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.948 ; 12.948 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.958 ; 12.958 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 12.704 ; 12.704 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 12.906 ; 12.906 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.849 ; 11.849 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.490 ; 11.490 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.299 ; 11.299 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.144 ; 11.144 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.277 ; 11.277 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.445 ; 11.445 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.789 ; 11.789 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 12.219 ; 12.219 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.233 ; 11.233 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.286 ; 12.286 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 11.976 ; 11.976 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 12.593 ; 12.593 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.367 ; 11.367 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.703 ; 11.703 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 12.122 ; 12.122 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.823 ; 11.823 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.585 ; 12.585 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.650 ; 4.650 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 5.539 ; 5.539 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 5.616 ; 5.616 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.726 ; 4.726 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.992 ; 4.992 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.912 ; 4.912 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.843 ; 4.843 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 5.209 ; 5.209 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.628 ; 4.628 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.731 ; 4.731 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.735 ; 4.735 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.809 ; 4.809 ; Rise       ; clk             ;
;  data[13] ; clk        ; 4.532 ; 4.532 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.060 ; 5.060 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.676 ; 4.676 ; Rise       ; clk             ;
;  data[18] ; clk        ; 5.307 ; 5.307 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.945 ; 4.945 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.498 ; 4.498 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.999 ; 4.999 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.739 ; 4.739 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.682 ; 4.682 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.499 ; 4.499 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.600 ; 4.600 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.611 ; 4.611 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.580 ; 4.580 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.759 ; 4.759 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.188 ; 5.188 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.971 ; 4.971 ; Rise       ; clk             ;
;  data[31] ; clk        ; 5.694 ; 5.694 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.324 ; 6.324 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 7.660 ; 7.660 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.324 ; 6.324 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.101 ; 7.101 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.919 ; 6.919 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.977 ; 6.977 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.694 ; 6.694 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 7.060 ; 7.060 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.732 ; 6.732 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.515 ; 6.515 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.474 ; 6.474 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.664 ; 6.664 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 7.270 ; 7.270 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.296 ; 7.296 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 7.156 ; 7.156 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 7.245 ; 7.245 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.740 ; 6.740 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.576 ; 6.576 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.482 ; 6.482 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.434 ; 6.434 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.427 ; 6.427 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.553 ; 6.553 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.715 ; 6.715 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.905 ; 6.905 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.412 ; 6.412 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 7.004 ; 7.004 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 6.782 ; 6.782 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 7.060 ; 7.060 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.495 ; 6.495 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.663 ; 6.663 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.873 ; 6.873 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.722 ; 6.722 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.203 ; 7.203 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; debug[0]   ; data[1]     ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; debug[0]   ; data[2]     ; 13.056 ; 13.056 ; 13.056 ; 13.056 ;
; debug[0]   ; data[3]     ; 11.967 ; 11.967 ; 11.967 ; 11.967 ;
; debug[0]   ; data[4]     ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; debug[0]   ; data[5]     ; 13.680 ; 13.680 ; 13.680 ; 13.680 ;
; debug[0]   ; data[6]     ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; debug[0]   ; data[7]     ; 12.353 ; 12.353 ; 12.353 ; 12.353 ;
; debug[0]   ; data[8]     ; 13.368 ; 13.368 ; 13.368 ; 13.368 ;
; debug[0]   ; data[9]     ; 13.113 ; 13.113 ; 13.113 ; 13.113 ;
; debug[0]   ; data[10]    ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; debug[0]   ; data[11]    ; 13.152 ; 13.152 ; 13.152 ; 13.152 ;
; debug[0]   ; data[12]    ; 12.652 ; 12.652 ; 12.652 ; 12.652 ;
; debug[0]   ; data[13]    ; 12.405 ; 12.405 ; 12.405 ; 12.405 ;
; debug[0]   ; data[14]    ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; debug[0]   ; data[15]    ; 12.668 ; 12.668 ; 12.668 ; 12.668 ;
; debug[0]   ; data[16]    ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; debug[0]   ; data[17]    ; 12.085 ; 12.085 ; 12.085 ; 12.085 ;
; debug[0]   ; data[18]    ; 13.131 ; 13.131 ; 13.131 ; 13.131 ;
; debug[0]   ; data[19]    ; 12.285 ; 12.285 ; 12.285 ; 12.285 ;
; debug[0]   ; data[20]    ; 12.437 ; 12.437 ; 12.437 ; 12.437 ;
; debug[0]   ; data[21]    ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; debug[0]   ; data[22]    ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; debug[0]   ; data[23]    ; 11.825 ; 11.825 ; 11.825 ; 11.825 ;
; debug[0]   ; data[24]    ; 11.507 ; 11.507 ; 11.507 ; 11.507 ;
; debug[0]   ; data[25]    ; 12.397 ; 12.397 ; 12.397 ; 12.397 ;
; debug[0]   ; data[26]    ; 13.062 ; 13.062 ; 13.062 ; 13.062 ;
; debug[0]   ; data[27]    ; 11.868 ; 11.868 ; 11.868 ; 11.868 ;
; debug[0]   ; data[28]    ; 12.327 ; 12.327 ; 12.327 ; 12.327 ;
; debug[0]   ; data[29]    ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; debug[0]   ; data[30]    ; 12.795 ; 12.795 ; 12.795 ; 12.795 ;
; debug[0]   ; data[31]    ; 13.160 ; 13.160 ; 13.160 ; 13.160 ;
; debug[1]   ; data[0]     ; 11.724 ; 11.724 ; 11.724 ; 11.724 ;
; debug[1]   ; data[1]     ; 13.079 ; 13.079 ; 13.079 ; 13.079 ;
; debug[1]   ; data[2]     ; 12.779 ; 12.779 ; 12.779 ; 12.779 ;
; debug[1]   ; data[3]     ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; debug[1]   ; data[4]     ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; debug[1]   ; data[5]     ; 12.799 ; 12.799 ; 12.799 ; 12.799 ;
; debug[1]   ; data[6]     ; 14.743 ; 14.743 ; 14.743 ; 14.743 ;
; debug[1]   ; data[7]     ; 11.562 ; 11.562 ; 11.562 ; 11.562 ;
; debug[1]   ; data[8]     ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; debug[1]   ; data[9]     ; 12.325 ; 12.325 ; 12.325 ; 12.325 ;
; debug[1]   ; data[10]    ; 13.614 ; 13.614 ; 13.614 ; 13.614 ;
; debug[1]   ; data[11]    ; 12.364 ; 12.364 ; 12.364 ; 12.364 ;
; debug[1]   ; data[12]    ; 12.363 ; 12.363 ; 12.363 ; 12.363 ;
; debug[1]   ; data[13]    ; 11.973 ; 11.973 ; 11.973 ; 11.973 ;
; debug[1]   ; data[14]    ; 12.655 ; 12.655 ; 12.655 ; 12.655 ;
; debug[1]   ; data[15]    ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; debug[1]   ; data[16]    ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; debug[1]   ; data[17]    ; 11.889 ; 11.889 ; 11.889 ; 11.889 ;
; debug[1]   ; data[18]    ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; debug[1]   ; data[19]    ; 12.009 ; 12.009 ; 12.009 ; 12.009 ;
; debug[1]   ; data[20]    ; 12.145 ; 12.145 ; 12.145 ; 12.145 ;
; debug[1]   ; data[21]    ; 12.116 ; 12.116 ; 12.116 ; 12.116 ;
; debug[1]   ; data[22]    ; 12.355 ; 12.355 ; 12.355 ; 12.355 ;
; debug[1]   ; data[23]    ; 12.105 ; 12.105 ; 12.105 ; 12.105 ;
; debug[1]   ; data[24]    ; 11.999 ; 11.999 ; 11.999 ; 11.999 ;
; debug[1]   ; data[25]    ; 12.371 ; 12.371 ; 12.371 ; 12.371 ;
; debug[1]   ; data[26]    ; 13.254 ; 13.254 ; 13.254 ; 13.254 ;
; debug[1]   ; data[27]    ; 11.394 ; 11.394 ; 11.394 ; 11.394 ;
; debug[1]   ; data[28]    ; 13.010 ; 13.010 ; 13.010 ; 13.010 ;
; debug[1]   ; data[29]    ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; debug[1]   ; data[30]    ; 11.884 ; 11.884 ; 11.884 ; 11.884 ;
; debug[1]   ; data[31]    ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.410 ; 6.410 ; 6.410 ; 6.410 ;
; debug[0]   ; data[1]     ; 6.259 ; 6.259 ; 6.259 ; 6.259 ;
; debug[0]   ; data[2]     ; 7.075 ; 7.075 ; 7.075 ; 7.075 ;
; debug[0]   ; data[3]     ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; debug[0]   ; data[4]     ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; debug[0]   ; data[5]     ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; debug[0]   ; data[6]     ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; debug[0]   ; data[7]     ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; debug[0]   ; data[8]     ; 7.149 ; 7.149 ; 7.149 ; 7.149 ;
; debug[0]   ; data[9]     ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; debug[0]   ; data[10]    ; 7.046 ; 7.046 ; 7.046 ; 7.046 ;
; debug[0]   ; data[11]    ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; debug[0]   ; data[12]    ; 6.836 ; 6.836 ; 6.836 ; 6.836 ;
; debug[0]   ; data[13]    ; 6.698 ; 6.698 ; 6.698 ; 6.698 ;
; debug[0]   ; data[14]    ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; debug[0]   ; data[15]    ; 6.609 ; 6.609 ; 6.609 ; 6.609 ;
; debug[0]   ; data[16]    ; 7.304 ; 7.304 ; 7.304 ; 7.304 ;
; debug[0]   ; data[17]    ; 6.397 ; 6.397 ; 6.397 ; 6.397 ;
; debug[0]   ; data[18]    ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; debug[0]   ; data[19]    ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; debug[0]   ; data[20]    ; 6.725 ; 6.725 ; 6.725 ; 6.725 ;
; debug[0]   ; data[21]    ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; debug[0]   ; data[22]    ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; debug[0]   ; data[23]    ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; debug[0]   ; data[24]    ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; debug[0]   ; data[25]    ; 6.419 ; 6.419 ; 6.419 ; 6.419 ;
; debug[0]   ; data[26]    ; 6.975 ; 6.975 ; 6.975 ; 6.975 ;
; debug[0]   ; data[27]    ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[0]   ; data[28]    ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; debug[0]   ; data[29]    ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; debug[0]   ; data[30]    ; 6.872 ; 6.872 ; 6.872 ; 6.872 ;
; debug[0]   ; data[31]    ; 6.679 ; 6.679 ; 6.679 ; 6.679 ;
; debug[1]   ; data[0]     ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; debug[1]   ; data[1]     ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; debug[1]   ; data[2]     ; 6.940 ; 6.940 ; 6.940 ; 6.940 ;
; debug[1]   ; data[3]     ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; debug[1]   ; data[4]     ; 6.944 ; 6.944 ; 6.944 ; 6.944 ;
; debug[1]   ; data[5]     ; 6.918 ; 6.918 ; 6.918 ; 6.918 ;
; debug[1]   ; data[6]     ; 7.278 ; 7.278 ; 7.278 ; 7.278 ;
; debug[1]   ; data[7]     ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; debug[1]   ; data[8]     ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; debug[1]   ; data[9]     ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; debug[1]   ; data[10]    ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; debug[1]   ; data[11]    ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; debug[1]   ; data[12]    ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; debug[1]   ; data[13]    ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; debug[1]   ; data[14]    ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; debug[1]   ; data[15]    ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; debug[1]   ; data[16]    ; 6.195 ; 6.195 ; 6.195 ; 6.195 ;
; debug[1]   ; data[17]    ; 6.461 ; 6.461 ; 6.461 ; 6.461 ;
; debug[1]   ; data[18]    ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; debug[1]   ; data[19]    ; 6.484 ; 6.484 ; 6.484 ; 6.484 ;
; debug[1]   ; data[20]    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; debug[1]   ; data[21]    ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; debug[1]   ; data[22]    ; 6.305 ; 6.305 ; 6.305 ; 6.305 ;
; debug[1]   ; data[23]    ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; debug[1]   ; data[24]    ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; debug[1]   ; data[25]    ; 6.696 ; 6.696 ; 6.696 ; 6.696 ;
; debug[1]   ; data[26]    ; 6.095 ; 6.095 ; 6.095 ; 6.095 ;
; debug[1]   ; data[27]    ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; debug[1]   ; data[28]    ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; debug[1]   ; data[29]    ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; debug[1]   ; data[30]    ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; debug[1]   ; data[31]    ; 7.140 ; 7.140 ; 7.140 ; 7.140 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1966800  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 666      ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 96       ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1966800  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 666      ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 96       ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4052  ; 4052 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec  6 03:05:08 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.501
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.501     -1584.271 clk 
    Info (332119):    -1.914       -94.332 clk_rom 
Info (332146): Worst-case hold slack is 0.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.536         0.000 clk 
    Info (332119):     0.643         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -329.380 clk_rom 
    Info (332119):    -1.627      -730.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.191      -663.437 clk 
    Info (332119):    -1.460       -47.192 clk_rom 
Info (332146): Worst-case hold slack is 0.247
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.247         0.000 clk 
    Info (332119):     0.253         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -329.380 clk_rom 
    Info (332119):    -1.627      -730.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Thu Dec  6 03:05:09 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


