<div id="pf66" class="pf w0 h0" data-page-no="66"><div class="pc pc66 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg66.png"/><div class="c x8c y3a6 w8 h20"><div class="t m2 xd9 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x2a h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x81 h19 y380 ff2 fsa fc0 sc0 ls0 ws0">Touch sense input</div><div class="t m0 xac h19 y381 ff2 fsa fc0 sc0 ls0">module</div></div><div class="t m0 x86 h9 y3b4 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-38. TSI configuration</div><div class="t m0 x8 h9 y3b5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-50.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y3b6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y3b7 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _100"> </span>TSI<span class="_ _c0"> </span><span class="fc1">TSI</span></div><div class="t m0 x4b h7 y3b8 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y3b9 ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x88 h7 y3ba ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y5c6 ff2 fs4 fc0 sc0 ls0 ws0">Signal Multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal Multiplexing</span></div><div class="t m0 x9 h1b y5c7 ff1 fsc fc0 sc0 ls0 ws0">3.10.2.1<span class="_ _b"> </span>TSI Instantiation Information</div><div class="t m0 x9 hf y5c8 ff3 fs5 fc0 sc0 ls0 ws0">This device includes one TSI module containing the channels as shown in the following</div><div class="t m0 x9 hf y666 ff3 fs5 fc0 sc0 ls0 ws0">table. In Stop, VLPS, LLS and VLLSx modes any one channel can be enabled to be the</div><div class="t m0 x9 hf y667 ff3 fs5 fc0 sc0 ls0 ws0">wakeup source.</div><div class="t m0 x9 hf y7db ff3 fs5 fc0 sc0 ls0 ws0">TSI hardware trigger is from the LPTMR. For complete details on the LPTMR module</div><div class="t m0 x9 hf y669 ff3 fs5 fc0 sc0 ls0 ws0">interconnects refer to the <span class="fc1">Module-to-Module section.</span></div><div class="t m0 x9 hf y7dc ff3 fs5 fc0 sc0 ls0 ws0">The number of TSI channels present on the device is determined by the pinout of the</div><div class="t m0 x9 hf y7dd ff3 fs5 fc0 sc0 ls0 ws0">specific device package and is shown in the following table.</div><div class="t m0 xb4 h9 y7de ff1 fs2 fc0 sc0 ls0 ws0">Table 3-51.<span class="_ _1a"> </span>Number of KL25 TSI channels</div><div class="t m0 x3b h10 y7df ff1 fs4 fc0 sc0 ls0 ws0">Device<span class="_ _116"> </span>TSI channels</div><div class="t m0 xd0 h7 y7e0 ff2 fs4 fc0 sc0 ls0 ws1d3">MKL25Z32VFM4 9</div><div class="t m0 xd0 h7 y7e1 ff2 fs4 fc0 sc0 ls0 ws1d3">MKL25Z64VFM4 9</div><div class="t m0 xd1 h7 y7e2 ff2 fs4 fc0 sc0 ls0 ws1db">MKL25Z128VFM4 9</div><div class="t m0 xd0 h7 y7e3 ff2 fs4 fc0 sc0 ls0 ws1dc">MKL25Z32VFT4 14</div><div class="t m0 xd0 h7 y7e4 ff2 fs4 fc0 sc0 ls0 ws1dc">MKL25Z64VFT4 14</div><div class="t m0 xd1 h7 y7e5 ff2 fs4 fc0 sc0 ls0 ws1d6">MKL25Z128VFT4 14</div><div class="t m0 xd0 h7 y7e6 ff2 fs4 fc0 sc0 ls0 ws1dd">MKL25Z32VLH4 16</div><div class="t m0 xd0 h7 y7e7 ff2 fs4 fc0 sc0 ls0 ws1dd">MKL25Z64VLH4 16</div><div class="t m0 x1b h7 y7e8 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Human-machine interfaces (HMI)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">102<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf311" data-dest-detail='[785,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:399.798000px;bottom:514.739000px;width:14.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:499.239000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:483.739000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:468.239000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:452.739000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d" data-dest-detail='[45,"XYZ",null,353.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:197.066000px;bottom:282.439000px;width:153.986000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
