# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do py_1810_6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/code6/code6 {E:/Quartusexperiment/code6/code6/py_1810_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Jun 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/code6/code6" E:/Quartusexperiment/code6/code6/py_1810_6.v 
# -- Compiling module py_1810_6
# 
# Top level modules:
# 	py_1810_6
# End time: 23:12:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/code6/code6 {E:/Quartusexperiment/code6/code6/py_1810_6_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Jun 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/code6/code6" E:/Quartusexperiment/code6/code6/py_1810_6_1.v 
# -- Compiling module py_1810_6_1
# 
# Top level modules:
# 	py_1810_6_1
# End time: 23:12:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/code6/code6 {E:/Quartusexperiment/code6/code6/py_1810_6_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Jun 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/code6/code6" E:/Quartusexperiment/code6/code6/py_1810_6_2.v 
# -- Compiling module py_1810_6_2
# 
# Top level modules:
# 	py_1810_6_2
# End time: 23:12:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/code6/code6 {E:/Quartusexperiment/code6/code6/py_1810_6_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Jun 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/code6/code6" E:/Quartusexperiment/code6/code6/py_1810_6_3.v 
# -- Compiling module py_1810_6_3
# 
# Top level modules:
# 	py_1810_6_3
# End time: 23:12:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/code6/code6 {E:/Quartusexperiment/code6/code6/py_1810_6_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Jun 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/code6/code6" E:/Quartusexperiment/code6/code6/py_1810_6_4.v 
# -- Compiling module py_1810_6_4
# 
# Top level modules:
# 	py_1810_6_4
# End time: 23:12:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/code6/code6 {E:/Quartusexperiment/code6/code6/py_1810_6_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Jun 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/code6/code6" E:/Quartusexperiment/code6/code6/py_1810_6_5.v 
# -- Compiling module py_1810_6_5
# 
# Top level modules:
# 	py_1810_6_5
# End time: 23:12:14 on Jun 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
