\doxysubsubsubsection{AHB Clock Source}
\hypertarget{group__RCC__AHBx__Clock__Source}{}\label{group__RCC__AHBx__Clock__Source}\index{AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga226f5bf675015ea677868132b6b83494}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+1
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_gac37c0610458a92e3cb32ec81014625c3}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga1fb763f7eae2c26dcbc5e84b65223377}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV3}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+3
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga6fd3652d6853563cdf388a4386b9d22f}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga64d12447734e03293f3821f5252b2c3a}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV5}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+5
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga267d2bb55698ef7ecf3a5bd7b637d4d3}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV6}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+6
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga7def31373854ba9c72bb76b1d13e3aad}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+8
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga27af8cf95361295a84890cbd4d95633b}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV10}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+10
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga895462b261e03eade3d0139cc1327a51}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+16
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga20bbdba389e68c1faf5d403e48f7f702}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV32}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+32
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga73814b5a7ee000687ec8334637ca5b14}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+64
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga43eddf4d4160df30548a714dce102ad8}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+128
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_ga94956d6e9c3a78230bf660b838f987e2}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+256
\item 
\#define \mbox{\hyperlink{group__RCC__AHBx__Clock__Source_gabe18a9d55c0858bbfe3db657fb64c76d}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}}~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+512
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHBx__Clock__Source_ga226f5bf675015ea677868132b6b83494}\label{group__RCC__AHBx__Clock__Source_ga226f5bf675015ea677868132b6b83494} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV1@{RCC\_SYSCLK\_DIV1}}
\index{RCC\_SYSCLK\_DIV1@{RCC\_SYSCLK\_DIV1}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV1}{RCC\_SYSCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV1~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+1}

SYSCLK not divided ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00590}{590}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga27af8cf95361295a84890cbd4d95633b}\label{group__RCC__AHBx__Clock__Source_ga27af8cf95361295a84890cbd4d95633b} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV10@{RCC\_SYSCLK\_DIV10}}
\index{RCC\_SYSCLK\_DIV10@{RCC\_SYSCLK\_DIV10}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV10}{RCC\_SYSCLK\_DIV10}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV10~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+10}

SYSCLK divided by 10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00597}{597}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga43eddf4d4160df30548a714dce102ad8}\label{group__RCC__AHBx__Clock__Source_ga43eddf4d4160df30548a714dce102ad8} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV128@{RCC\_SYSCLK\_DIV128}}
\index{RCC\_SYSCLK\_DIV128@{RCC\_SYSCLK\_DIV128}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV128}{RCC\_SYSCLK\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV128~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+128}

SYSCLK divided by 128 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00601}{601}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga895462b261e03eade3d0139cc1327a51}\label{group__RCC__AHBx__Clock__Source_ga895462b261e03eade3d0139cc1327a51} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV16@{RCC\_SYSCLK\_DIV16}}
\index{RCC\_SYSCLK\_DIV16@{RCC\_SYSCLK\_DIV16}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV16}{RCC\_SYSCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV16~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+16}

SYSCLK divided by 16 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00598}{598}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_gac37c0610458a92e3cb32ec81014625c3}\label{group__RCC__AHBx__Clock__Source_gac37c0610458a92e3cb32ec81014625c3} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV2@{RCC\_SYSCLK\_DIV2}}
\index{RCC\_SYSCLK\_DIV2@{RCC\_SYSCLK\_DIV2}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV2}{RCC\_SYSCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV2~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+2}

SYSCLK divided by 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00591}{591}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga94956d6e9c3a78230bf660b838f987e2}\label{group__RCC__AHBx__Clock__Source_ga94956d6e9c3a78230bf660b838f987e2} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV256@{RCC\_SYSCLK\_DIV256}}
\index{RCC\_SYSCLK\_DIV256@{RCC\_SYSCLK\_DIV256}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV256}{RCC\_SYSCLK\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV256~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+256}

SYSCLK divided by 256 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00602}{602}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga1fb763f7eae2c26dcbc5e84b65223377}\label{group__RCC__AHBx__Clock__Source_ga1fb763f7eae2c26dcbc5e84b65223377} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV3@{RCC\_SYSCLK\_DIV3}}
\index{RCC\_SYSCLK\_DIV3@{RCC\_SYSCLK\_DIV3}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV3}{RCC\_SYSCLK\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV3~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+3}

SYSCLK divided by 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00592}{592}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga20bbdba389e68c1faf5d403e48f7f702}\label{group__RCC__AHBx__Clock__Source_ga20bbdba389e68c1faf5d403e48f7f702} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV32@{RCC\_SYSCLK\_DIV32}}
\index{RCC\_SYSCLK\_DIV32@{RCC\_SYSCLK\_DIV32}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV32}{RCC\_SYSCLK\_DIV32}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV32~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+32}

SYSCLK divided by 32 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00599}{599}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga6fd3652d6853563cdf388a4386b9d22f}\label{group__RCC__AHBx__Clock__Source_ga6fd3652d6853563cdf388a4386b9d22f} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV4@{RCC\_SYSCLK\_DIV4}}
\index{RCC\_SYSCLK\_DIV4@{RCC\_SYSCLK\_DIV4}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV4}{RCC\_SYSCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV4~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+4}

SYSCLK divided by 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00593}{593}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga64d12447734e03293f3821f5252b2c3a}\label{group__RCC__AHBx__Clock__Source_ga64d12447734e03293f3821f5252b2c3a} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV5@{RCC\_SYSCLK\_DIV5}}
\index{RCC\_SYSCLK\_DIV5@{RCC\_SYSCLK\_DIV5}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV5}{RCC\_SYSCLK\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV5~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+5}

SYSCLK divided by 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00594}{594}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_gabe18a9d55c0858bbfe3db657fb64c76d}\label{group__RCC__AHBx__Clock__Source_gabe18a9d55c0858bbfe3db657fb64c76d} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV512@{RCC\_SYSCLK\_DIV512}}
\index{RCC\_SYSCLK\_DIV512@{RCC\_SYSCLK\_DIV512}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV512}{RCC\_SYSCLK\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV512~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+512}

SYSCLK divided by 512 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00603}{603}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga267d2bb55698ef7ecf3a5bd7b637d4d3}\label{group__RCC__AHBx__Clock__Source_ga267d2bb55698ef7ecf3a5bd7b637d4d3} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV6@{RCC\_SYSCLK\_DIV6}}
\index{RCC\_SYSCLK\_DIV6@{RCC\_SYSCLK\_DIV6}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV6}{RCC\_SYSCLK\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV6~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+6}

SYSCLK divided by 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00595}{595}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga73814b5a7ee000687ec8334637ca5b14}\label{group__RCC__AHBx__Clock__Source_ga73814b5a7ee000687ec8334637ca5b14} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV64@{RCC\_SYSCLK\_DIV64}}
\index{RCC\_SYSCLK\_DIV64@{RCC\_SYSCLK\_DIV64}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV64}{RCC\_SYSCLK\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV64~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+64}

SYSCLK divided by 64 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00600}{600}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHBx__Clock__Source_ga7def31373854ba9c72bb76b1d13e3aad}\label{group__RCC__AHBx__Clock__Source_ga7def31373854ba9c72bb76b1d13e3aad} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV8@{RCC\_SYSCLK\_DIV8}}
\index{RCC\_SYSCLK\_DIV8@{RCC\_SYSCLK\_DIV8}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV8}{RCC\_SYSCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV8~LL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV\+\_\+8}

SYSCLK divided by 8 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00596}{596}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

