

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_33_4'
================================================================
* Date:           Sun Feb  1 19:42:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.845 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.141 us|  0.141 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_4  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    952|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      72|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      72|    997|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_243_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln36_10_fu_613_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln36_11_fu_619_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_12_fu_683_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln36_13_fu_689_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_14_fu_753_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln36_15_fu_759_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_1_fu_269_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_2_fu_333_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_3_fu_339_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_4_fu_403_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_5_fu_409_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_6_fu_473_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_7_fu_479_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_8_fu_543_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_9_fu_549_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_fu_264_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln36_1_fu_367_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_2_fu_437_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_3_fu_507_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_4_fu_577_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_5_fu_647_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_6_fu_717_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_7_fu_787_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_fu_297_p2        |       and|   0|  0|   2|           1|           1|
    |select_ln36_10_fu_659_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln36_11_fu_667_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln36_12_fu_729_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln36_13_fu_737_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln36_14_fu_799_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln36_15_fu_807_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln36_1_fu_317_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_2_fu_379_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_3_fu_387_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_4_fu_449_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_5_fu_457_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_6_fu_519_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_7_fu_527_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_8_fu_589_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_9_fu_597_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_fu_309_p3     |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_10_fu_641_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_11_fu_653_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_12_fu_711_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_13_fu_723_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_14_fu_781_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_15_fu_793_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_1_fu_303_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_2_fu_361_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_3_fu_373_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_4_fu_431_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_5_fu_443_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_6_fu_501_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_7_fu_513_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_8_fu_571_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_9_fu_583_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_fu_291_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 952|         440|         806|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    7|         14|
    |empty_fu_74              |   9|          2|   24|         48|
    |j_fu_78                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_1_load_reg_894                  |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_74                       |  24|   0|   24|          0|
    |j_fu_78                           |   7|   0|    7|          0|
    |tmp_reg_839                       |   1|   0|    1|          0|
    |zext_ln36_reg_843                 |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|  125|         53|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|i_1              |   in|    8|     ap_none|                                  i_1|        scalar|
|A_1_address0     |  out|   11|   ap_memory|                                  A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0           |   in|   24|   ap_memory|                                  A_1|         array|
|A_1_20_address0  |  out|   11|   ap_memory|                               A_1_20|         array|
|A_1_20_ce0       |  out|    1|   ap_memory|                               A_1_20|         array|
|A_1_20_q0        |   in|   24|   ap_memory|                               A_1_20|         array|
|A_2_address0     |  out|   11|   ap_memory|                                  A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_q0           |   in|   24|   ap_memory|                                  A_2|         array|
|A_3_address0     |  out|   11|   ap_memory|                                  A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_q0           |   in|   24|   ap_memory|                                  A_3|         array|
|A_4_address0     |  out|   11|   ap_memory|                                  A_4|         array|
|A_4_ce0          |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_q0           |   in|   24|   ap_memory|                                  A_4|         array|
|A_5_address0     |  out|   11|   ap_memory|                                  A_5|         array|
|A_5_ce0          |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_q0           |   in|   24|   ap_memory|                                  A_5|         array|
|A_6_address0     |  out|   11|   ap_memory|                                  A_6|         array|
|A_6_ce0          |  out|    1|   ap_memory|                                  A_6|         array|
|A_6_q0           |   in|   24|   ap_memory|                                  A_6|         array|
|A_7_address0     |  out|   11|   ap_memory|                                  A_7|         array|
|A_7_ce0          |  out|    1|   ap_memory|                                  A_7|         array|
|A_7_q0           |   in|   24|   ap_memory|                                  A_7|         array|
|p_out            |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld     |  out|    1|      ap_vld|                                p_out|       pointer|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

