#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x120f10ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x120f10c40 .scope module, "tb_lane_bitslip_1lane" "tb_lane_bitslip_1lane" 3 3;
 .timescale -9 -12;
P_0x120f125f0 .param/l "LANES" 1 3 5, +C4<00000000000000000000000000000001>;
v0x120f30a00_0 .var "bitslip_pulse", 0 0;
v0x120f30ad0_0 .var "dco_clk", 0 0;
v0x120f30b60_0 .var "in_fall", 0 0;
v0x120f30c10_0 .var "in_rise", 0 0;
v0x120f30cc0_0 .var/2s "k", 31 0;
v0x120f30d90_0 .net "out_fall", 0 0, v0x120f30510_0;  1 drivers
v0x120f30e20_0 .net "out_rise", 0 0, v0x120f305e0_0;  1 drivers
v0x120f30ed0_0 .var "prev_fall", 0 0;
v0x120f30f60_0 .var "rst_n", 0 0;
E_0x120f06eb0 .event negedge, v0x120f30350_0;
E_0x120f092d0 .event posedge, v0x120f30350_0;
S_0x120f066e0 .scope module, "dut" "lane_bitslip" 3 18, 4 4 0, S_0x120f10c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_rise";
    .port_info 3 /INPUT 1 "in_fall";
    .port_info 4 /INPUT 1 "bitslip_pulse";
    .port_info 5 /OUTPUT 1 "out_rise";
    .port_info 6 /OUTPUT 1 "out_fall";
P_0x120f09140 .param/l "LANES" 0 4 5, +C4<00000000000000000000000000000001>;
v0x120f1ae30_0 .net "bitslip_pulse", 0 0, v0x120f30a00_0;  1 drivers
v0x120f30350_0 .net "dco_clk", 0 0, v0x120f30ad0_0;  1 drivers
v0x120f303f0_0 .net "in_fall", 0 0, v0x120f30b60_0;  1 drivers
v0x120f30480_0 .net "in_rise", 0 0, v0x120f30c10_0;  1 drivers
v0x120f30510_0 .var "out_fall", 0 0;
v0x120f305e0_0 .var "out_rise", 0 0;
v0x120f30680_0 .var "prev_fall", 0 0;
v0x120f30730_0 .var "rise_hold", 0 0;
v0x120f307e0_0 .net "rst_n", 0 0, v0x120f30f60_0;  1 drivers
v0x120f308f0_0 .var "slip_offset", 0 0;
E_0x120f06b40 .event negedge, v0x120f307e0_0, v0x120f30350_0;
E_0x120f07880/0 .event negedge, v0x120f307e0_0;
E_0x120f07880/1 .event posedge, v0x120f30350_0;
E_0x120f07880 .event/or E_0x120f07880/0, E_0x120f07880/1;
    .scope S_0x120f066e0;
T_0 ;
    %wait E_0x120f07880;
    %load/vec4 v0x120f307e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f30730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f305e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x120f308f0_0;
    %load/vec4 v0x120f1ae30_0;
    %xor;
    %assign/vec4 v0x120f308f0_0, 0;
    %load/vec4 v0x120f30480_0;
    %assign/vec4 v0x120f30730_0, 0;
    %load/vec4 v0x120f308f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x120f30680_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x120f30480_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x120f305e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x120f066e0;
T_1 ;
    %wait E_0x120f06b40;
    %load/vec4 v0x120f307e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f30680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f30510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x120f308f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x120f30730_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x120f303f0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x120f30510_0, 0;
    %load/vec4 v0x120f303f0_0;
    %assign/vec4 v0x120f30680_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x120f10c40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30ad0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x120f10c40;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x120f30ad0_0;
    %inv;
    %store/vec4 v0x120f30ad0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x120f10c40;
T_4 ;
    %vpi_call/w 3 34 "$dumpfile", "waves_bitslip_1lane.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120f10c40 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x120f10c40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30ed0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x120f092d0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f30f60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120f30cc0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x120f30cc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x120f30cc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x120f30c10_0, 0, 1;
    %load/vec4 v0x120f30cc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x120f30b60_0, 0, 1;
    %wait E_0x120f092d0;
    %delay 1, 0;
    %load/vec4 v0x120f30e20_0;
    %load/vec4 v0x120f30c10_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 6;
    %vpi_call/w 3 64 "$display", "FAIL normal out_rise @t=%0t k=%0d got=%b exp=%b", $time, v0x120f30cc0_0, v0x120f30e20_0, v0x120f30c10_0 {0 0 0};
    %vpi_call/w 3 65 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.4 ;
    %wait E_0x120f06eb0;
    %delay 1, 0;
    %load/vec4 v0x120f30d90_0;
    %load/vec4 v0x120f30b60_0;
    %cmp/ne;
    %jmp/0xz  T_5.6, 6;
    %vpi_call/w 3 71 "$display", "FAIL normal out_fall @t=%0t k=%0d got=%b exp=%b", $time, v0x120f30cc0_0, v0x120f30d90_0, v0x120f30b60_0 {0 0 0};
    %vpi_call/w 3 72 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.6 ;
    %load/vec4 v0x120f30b60_0;
    %store/vec4 v0x120f30ed0_0, 0, 1;
    %load/vec4 v0x120f30cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x120f30cc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x120f30cc0_0, 0, 32;
    %load/vec4 v0x120f30cc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x120f30c10_0, 0, 1;
    %load/vec4 v0x120f30cc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x120f30b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f30a00_0, 0, 1;
    %wait E_0x120f092d0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f30a00_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x120f30e20_0;
    %load/vec4 v0x120f30c10_0;
    %cmp/ne;
    %jmp/0xz  T_5.8, 6;
    %vpi_call/w 3 97 "$display", "FAIL toggle-edge out_rise @t=%0t k=%0d got=%b exp=%b", $time, v0x120f30cc0_0, v0x120f30e20_0, v0x120f30c10_0 {0 0 0};
    %vpi_call/w 3 98 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.8 ;
    %wait E_0x120f06eb0;
    %delay 1, 0;
    %load/vec4 v0x120f30d90_0;
    %load/vec4 v0x120f30c10_0;
    %cmp/ne;
    %jmp/0xz  T_5.10, 6;
    %vpi_call/w 3 105 "$display", "FAIL slipped out_fall @t=%0t k=%0d got=%b exp=%b", $time, v0x120f30cc0_0, v0x120f30d90_0, v0x120f30c10_0 {0 0 0};
    %vpi_call/w 3 106 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.10 ;
    %load/vec4 v0x120f30b60_0;
    %store/vec4 v0x120f30ed0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x120f30cc0_0, 0, 32;
    %load/vec4 v0x120f30cc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x120f30c10_0, 0, 1;
    %load/vec4 v0x120f30cc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x120f30b60_0, 0, 1;
    %wait E_0x120f092d0;
    %delay 1, 0;
    %load/vec4 v0x120f30e20_0;
    %load/vec4 v0x120f30ed0_0;
    %cmp/ne;
    %jmp/0xz  T_5.12, 6;
    %vpi_call/w 3 119 "$display", "FAIL slipped out_rise @t=%0t k=%0d got=%b exp=%b", $time, v0x120f30cc0_0, v0x120f30e20_0, v0x120f30ed0_0 {0 0 0};
    %vpi_call/w 3 120 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.12 ;
    %wait E_0x120f06eb0;
    %delay 1, 0;
    %load/vec4 v0x120f30d90_0;
    %load/vec4 v0x120f30c10_0;
    %cmp/ne;
    %jmp/0xz  T_5.14, 6;
    %vpi_call/w 3 127 "$display", "FAIL slipped out_fall2 @t=%0t k=%0d got=%b exp=%b", $time, v0x120f30cc0_0, v0x120f30d90_0, v0x120f30c10_0 {0 0 0};
    %vpi_call/w 3 128 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.14 ;
    %vpi_call/w 3 131 "$display", "ALL TESTS PASSED \342\234\205" {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 133 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_lane_bitslip.sv";
    "rtl/lane_bitslip.sv";
