<h1>Week 11 Reading</h1>
<a href="http://developer.intel.com/design/pentium4/manuals/25366514.pdf">IA-32 Intel® Architecture Software Developer’s Manual</a></i>. A good account 
	of their value is given in <a href="https://secure.ecs.soton.ac.uk/notes/elec3020/sw03011.pdf"><i>Using SSE and SSE2: Misconceptions and Reality</i>
		</a></li>
		<li>iA64 architecture <a href="ia64_1.pdf">overview</a> and
  	  <a href="http://www.nondot.org/sabre/os/files/Processors/IA64ApplicationDevelopersArchitectureGuide.pdf">developer&#39;s guide</a>.</li>
		<li>INTEL McKinley <a href="https://secure.ecs.soton.ac.uk/notes/elec3020/isscc_2002_1s.pdf">slides</a> and
  	  <a href="http://cpus.hp.com/technical_references/isscc_2002/isscc_2002_1.shtml">paper</a>. Notes on 
		<a href="https://secure.ecs.soton.ac.uk/notes/elec3020/domino.pdf">domino logic</a>.</li>
		<li>AMD64 architecture <a href="AMD_Hammer.ppt">overview</a> and
  	  <a href="http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/24592.pdf">developer&#39;s guide</a></li>
		<li>AMD <a href="https://secure.ecs.soton.ac.uk/notes/elec3020/opteronsystems.pdf">Opteron</a></li>
		<li>
		<a href="http://www.hotchips.org/archives/hc14/3_Tue/28_AMD_Hammer_MP_HC_v8.pdf">HyperTransport</a> and
		<a href="https://secure.ecs.soton.ac.uk/notes/elec3020/moesi.html">MOESI</a> cache coherency on the
		<a href="http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/24593.pdf">AMD64.</a></li>
		<li>The
		<a href="http://www.hypertransport.org/docs/tech/horus_external_white_paper_final.pdf">HORUS</a> HyperTransport router.</li>
