<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/pci/src/lib.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../pci/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
</pre><pre class="rust"><code><span class="attr">#![no_std]

#![allow(dead_code)]

#[macro_use] </span><span class="kw">extern crate </span>log;
<span class="kw">extern crate </span>alloc;
<span class="kw">extern crate </span>spin;
<span class="kw">extern crate </span>port_io;
<span class="kw">extern crate </span>memory;
<span class="kw">extern crate </span>bit_field;

<span class="kw">use </span>core::fmt;
<span class="kw">use </span>core::ops::{Deref, DerefMut};
<span class="kw">use </span>alloc::vec::Vec;
<span class="kw">use </span>port_io::Port;
<span class="kw">use </span>spin::{Once, Mutex};
<span class="kw">use </span>memory::PhysicalAddress;
<span class="kw">use </span>bit_field::BitField;

<span class="comment">// The below constants define the PCI configuration space. 
// More info here: &lt;http://wiki.osdev.org/PCI#PCI_Device_Structure&gt;
</span><span class="kw">pub const </span>PCI_VENDOR_ID:             u16 = <span class="number">0x0</span>;
<span class="kw">pub const </span>PCI_DEVICE_ID:             u16 = <span class="number">0x2</span>;
<span class="kw">pub const </span>PCI_COMMAND:               u16 = <span class="number">0x4</span>;
<span class="kw">pub const </span>PCI_STATUS:                u16 = <span class="number">0x6</span>;
<span class="kw">pub const </span>PCI_REVISION_ID:           u16 = <span class="number">0x8</span>;
<span class="kw">pub const </span>PCI_PROG_IF:               u16 = <span class="number">0x9</span>;
<span class="kw">pub const </span>PCI_SUBCLASS:              u16 = <span class="number">0xA</span>;
<span class="kw">pub const </span>PCI_CLASS:                 u16 = <span class="number">0xB</span>;
<span class="kw">pub const </span>PCI_CACHE_LINE_SIZE:       u16 = <span class="number">0xC</span>;
<span class="kw">pub const </span>PCI_LATENCY_TIMER:         u16 = <span class="number">0xD</span>;
<span class="kw">pub const </span>PCI_HEADER_TYPE:           u16 = <span class="number">0xE</span>;
<span class="kw">pub const </span>PCI_BIST:                  u16 = <span class="number">0xF</span>;
<span class="kw">pub const </span>PCI_BAR0:                  u16 = <span class="number">0x10</span>;
<span class="kw">pub const </span>PCI_BAR1:                  u16 = <span class="number">0x14</span>;
<span class="kw">pub const </span>PCI_BAR2:                  u16 = <span class="number">0x18</span>;
<span class="kw">pub const </span>PCI_BAR3:                  u16 = <span class="number">0x1C</span>;
<span class="kw">pub const </span>PCI_BAR4:                  u16 = <span class="number">0x20</span>;
<span class="kw">pub const </span>PCI_BAR5:                  u16 = <span class="number">0x24</span>;
<span class="kw">pub const </span>PCI_CARDBUS_CIS:           u16 = <span class="number">0x28</span>;
<span class="kw">pub const </span>PCI_SUBSYSTEM_VENDOR_ID:   u16 = <span class="number">0x2C</span>;
<span class="kw">pub const </span>PCI_SUBSYSTEM_ID:          u16 = <span class="number">0x2E</span>;
<span class="kw">pub const </span>PCI_EXPANSION_ROM_BASE:    u16 = <span class="number">0x30</span>;
<span class="kw">pub const </span>PCI_CAPABILITIES:          u16 = <span class="number">0x34</span>;
<span class="comment">// 0x35 through 0x3B are reserved
</span><span class="kw">pub const </span>PCI_INTERRUPT_LINE:        u16 = <span class="number">0x3C</span>;
<span class="kw">pub const </span>PCI_INTERRUPT_PIN:         u16 = <span class="number">0x3D</span>;
<span class="kw">pub const </span>PCI_MIN_GRANT:             u16 = <span class="number">0x3E</span>;
<span class="kw">pub const </span>PCI_MAX_LATENCY:           u16 = <span class="number">0x3F</span>;

<span class="comment">// PCI Capability IDs
</span><span class="kw">pub const </span>MSI_CAPABILITY:           u16 = <span class="number">0x05</span>;
<span class="kw">pub const </span>MSIX_CAPABILITY:          u16 = <span class="number">0x11</span>;

<span class="doccomment">/// If a BAR&#39;s bits [2:1] equal this value, that BAR describes a 64-bit address.
/// If not, that BAR describes a 32-bit address.
</span><span class="kw">const </span>BAR_ADDRESS_IS_64_BIT: u32 = <span class="number">2</span>;

<span class="doccomment">/// The maximum number of PCI buses.
</span><span class="kw">const </span>MAX_NUM_PCI_BUSES: u16 = <span class="number">256</span>;
<span class="doccomment">/// The maximum number of PCI slots on one PCI bus.
</span><span class="kw">const </span>MAX_SLOTS_PER_BUS: u16 = <span class="number">32</span>;
<span class="doccomment">/// The maximum number of PCI functions (individual devices) on one PCI slot.
</span><span class="kw">const </span>MAX_FUNCTIONS_PER_SLOT: u16 = <span class="number">8</span>;

<span class="doccomment">/// Addresses/offsets into the PCI configuration space should clear the least-significant 2 bits.
</span><span class="kw">const </span>PCI_CONFIG_ADDRESS_OFFSET_MASK: u16 = <span class="number">0xFC</span>; 
<span class="kw">const </span>CONFIG_ADDRESS: u16 = <span class="number">0xCF8</span>;
<span class="kw">const </span>CONFIG_DATA: u16 = <span class="number">0xCFC</span>;

<span class="kw">static </span>PCI_CONFIG_ADDRESS_PORT: Mutex&lt;Port&lt;u32&gt;&gt; = Mutex::new(Port::new(CONFIG_ADDRESS));
<span class="kw">static </span>PCI_CONFIG_DATA_PORT: Mutex&lt;Port&lt;u32&gt;&gt; = Mutex::new(Port::new(CONFIG_DATA));



<span class="doccomment">/// Returns a list of all PCI buses in this system.
/// If the PCI bus hasn&#39;t been initialized, this initializes the PCI bus &amp; scans it to enumerates devices.
</span><span class="kw">pub fn </span>get_pci_buses() -&gt; <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>Vec&lt;PciBus&gt; {
    <span class="kw">static </span>PCI_BUSES: Once&lt;Vec&lt;PciBus&gt;&gt; = Once::new();
    PCI_BUSES.call_once( || scan_pci() )
}


<span class="doccomment">/// Returns a reference to the `PciDevice` with the given bus, slot, func identifier.
/// If the PCI bus hasn&#39;t been initialized, this initializes the PCI bus &amp; scans it to enumerates devices.
</span><span class="kw">pub fn </span>get_pci_device_bsf(bus: u16, slot: u16, func: u16) -&gt; <span class="prelude-ty">Option</span>&lt;<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>PciDevice&gt; {
    <span class="kw">for </span>b <span class="kw">in </span>get_pci_buses() {
        <span class="kw">if </span>b.bus_number == bus {
            <span class="kw">for </span>d <span class="kw">in </span><span class="kw-2">&amp;</span>b.devices {
                <span class="kw">if </span>d.slot == slot &amp;&amp; d.func == func {
                    <span class="kw">return </span><span class="prelude-val">Some</span>(<span class="kw-2">&amp;</span>d);
                }
            }
        }
    }
    <span class="prelude-val">None
</span>}


<span class="doccomment">/// Returns an iterator that iterates over all `PciDevice`s, in no particular guaranteed order. 
/// If the PCI bus hasn&#39;t been initialized, this initializes the PCI bus &amp; scans it to enumerates devices.
</span><span class="kw">pub fn </span>pci_device_iter() -&gt; <span class="kw">impl </span>Iterator&lt;Item = <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>PciDevice&gt; {
    get_pci_buses().iter().flat_map(|b| b.devices.iter())
}


<span class="doccomment">/// A PCI bus, which contains a list of PCI devices on that bus.
</span><span class="attr">#[derive(Debug)]
</span><span class="kw">pub struct </span>PciBus {
    <span class="doccomment">/// The number identifier of this PCI bus.
    </span><span class="kw">pub </span>bus_number: u16,
    <span class="doccomment">/// The list of devices attached to this PCI bus.
    </span><span class="kw">pub </span>devices: Vec&lt;PciDevice&gt;,
}


<span class="doccomment">/// Scans all PCI Buses (brute force iteration) to enumerate PCI Devices on each bus.
/// Initializes structures containing this information. 
</span><span class="kw">fn </span>scan_pci() -&gt; Vec&lt;PciBus&gt; {
	<span class="kw">let </span><span class="kw-2">mut </span>buses: Vec&lt;PciBus&gt; = Vec::new();

    <span class="kw">for </span>bus <span class="kw">in </span><span class="number">0</span>..MAX_NUM_PCI_BUSES {
        <span class="kw">let </span><span class="kw-2">mut </span>device_list: Vec&lt;PciDevice&gt; = Vec::new();

        <span class="kw">for </span>slot <span class="kw">in </span><span class="number">0</span>..MAX_SLOTS_PER_BUS {
            <span class="kw">let </span>loc_zero = PciLocation { bus, slot, func: <span class="number">0 </span>};
            <span class="comment">// skip the whole slot if the vendor ID is 0xFFFF
            </span><span class="kw">if </span><span class="number">0xFFFF </span>== loc_zero.pci_read_16(PCI_VENDOR_ID) {
                <span class="kw">continue</span>;
            }

            <span class="comment">// If the header&#39;s MSB is set, then there are multiple functions for this device,
            // and we should check all 8 of them to be sure.
            // Otherwise, we only need to check the first function, because it&#39;s a single-function device.
            </span><span class="kw">let </span>header_type = loc_zero.pci_read_8(PCI_HEADER_TYPE);
            <span class="kw">let </span>functions_to_check = <span class="kw">if </span>header_type &amp; <span class="number">0x80 </span>== <span class="number">0x80 </span>{
                <span class="number">0</span>..MAX_FUNCTIONS_PER_SLOT
            } <span class="kw">else </span>{
                <span class="number">0</span>..<span class="number">1
            </span>};

            <span class="kw">for </span>f <span class="kw">in </span>functions_to_check {
                <span class="kw">let </span>location = PciLocation { bus, slot, func: f };
                <span class="kw">let </span>vendor_id = location.pci_read_16(PCI_VENDOR_ID);
                <span class="kw">if </span>vendor_id == <span class="number">0xFFFF </span>{
                    <span class="kw">continue</span>;
                }

                <span class="kw">let </span>device = PciDevice {
                    vendor_id:        vendor_id,
                    device_id:        location.pci_read_16(PCI_DEVICE_ID), 
                    command:          location.pci_read_16(PCI_COMMAND),
                    status:           location.pci_read_16(PCI_STATUS),
                    revision_id:      location.pci_read_8( PCI_REVISION_ID),
                    prog_if:          location.pci_read_8( PCI_PROG_IF),
                    subclass:         location.pci_read_8( PCI_SUBCLASS),
                    class:            location.pci_read_8( PCI_CLASS),
                    cache_line_size:  location.pci_read_8( PCI_CACHE_LINE_SIZE),
                    latency_timer:    location.pci_read_8( PCI_LATENCY_TIMER),
                    header_type:      location.pci_read_8( PCI_HEADER_TYPE),
                    bist:             location.pci_read_8( PCI_BIST),
                    bars:             [
                                          location.pci_read_32(PCI_BAR0),
                                          location.pci_read_32(PCI_BAR1), 
                                          location.pci_read_32(PCI_BAR2), 
                                          location.pci_read_32(PCI_BAR3), 
                                          location.pci_read_32(PCI_BAR4), 
                                          location.pci_read_32(PCI_BAR5), 
                                      ],
                    int_pin:          location.pci_read_8(PCI_INTERRUPT_PIN),
                    int_line:         location.pci_read_8(PCI_INTERRUPT_LINE),
                    location:              location,
                };

                device_list.push(device);
            }
        }

        <span class="kw">if </span>!device_list.is_empty() {
            buses.push( PciBus {
                bus_number: bus, 
                devices: device_list,
            });
        }
    }

    buses	
}


<span class="doccomment">/// The bus, slot, and function number of a given PCI device.
/// This offers methods for reading and writing the PCI config space. 
</span><span class="attr">#[derive(Copy, Clone, PartialEq, Eq, Hash)]
</span><span class="kw">pub struct </span>PciLocation {
    bus:  u16,
    slot: u16,
    func: u16,
}

<span class="kw">impl </span>PciLocation {
    <span class="kw">pub fn </span>bus(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 { <span class="self">self</span>.bus }
    <span class="kw">pub fn </span>slot(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 { <span class="self">self</span>.slot }
    <span class="kw">pub fn </span>function(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 { <span class="self">self</span>.func }


    <span class="doccomment">/// Computes a PCI address from bus, slot, func, and offset. 
    /// The least two significant bits of offset are masked, so it&#39;s 4-byte aligned addressing,
    /// which makes sense since we read PCI data (from the configuration space) in 32-bit chunks.
    </span><span class="kw">fn </span>pci_address(<span class="self">self</span>, offset: u16) -&gt; u32 {
        ((<span class="self">self</span>.bus  <span class="kw">as </span>u32) &lt;&lt; <span class="number">16</span>) | 
        ((<span class="self">self</span>.slot <span class="kw">as </span>u32) &lt;&lt; <span class="number">11</span>) | 
        ((<span class="self">self</span>.func <span class="kw">as </span>u32) &lt;&lt;  <span class="number">8</span>) | 
        ((offset <span class="kw">as </span>u32) &amp; (PCI_CONFIG_ADDRESS_OFFSET_MASK <span class="kw">as </span>u32)) | 
        <span class="number">0x8000_0000
    </span>}

    <span class="doccomment">/// read 32-bit data at the specified `offset` from the PCI device specified by the given `bus`, `slot`, `func` set.
    </span><span class="kw">pub fn </span>pci_read_32(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: u16) -&gt; u32 {
        <span class="kw">unsafe </span>{ 
            PCI_CONFIG_ADDRESS_PORT.lock().write(<span class="self">self</span>.pci_address(offset)); 
        }
        PCI_CONFIG_DATA_PORT.lock().read() &gt;&gt; ((offset &amp; (!PCI_CONFIG_ADDRESS_OFFSET_MASK)) * <span class="number">8</span>)
    }

    <span class="doccomment">/// Read 16-bit data at the specified `offset` from this PCI device.
    </span><span class="kw">pub fn </span>pci_read_16(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: u16) -&gt; u16 {
        <span class="self">self</span>.pci_read_32(offset) <span class="kw">as </span>u16
    } 

    <span class="doccomment">/// Read 8-bit data at the specified `offset` from the PCI device.
    </span><span class="kw">pub fn </span>pci_read_8(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: u16) -&gt; u8 {
        <span class="self">self</span>.pci_read_32(offset) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Write 32-bit data to the specified `offset` for the PCI device.
    </span><span class="kw">pub fn </span>pci_write(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: u16, value: u32) {
        <span class="kw">unsafe </span>{ 
            PCI_CONFIG_ADDRESS_PORT.lock().write(<span class="self">self</span>.pci_address(offset)); 
            PCI_CONFIG_DATA_PORT.lock().write((value) &lt;&lt; ((offset &amp; <span class="number">2</span>) * <span class="number">8</span>));
        }
    }

    <span class="doccomment">/// Sets the PCI device&#39;s bit 3 in the command portion, which is apparently needed to activate DMA (??)
    </span><span class="kw">pub fn </span>pci_set_command_bus_master_bit(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">unsafe </span>{ 
            PCI_CONFIG_ADDRESS_PORT.lock().write(<span class="self">self</span>.pci_address(PCI_COMMAND));
        }
        <span class="kw">let </span>inval = PCI_CONFIG_DATA_PORT.lock().read(); 
        <span class="macro">trace!</span>(<span class="string">&quot;pci_set_command_bus_master_bit: PciDevice: {}, read value: {:#x}&quot;</span>, <span class="self">self</span>, inval);
        <span class="kw">unsafe </span>{
            PCI_CONFIG_DATA_PORT.lock().write(inval | (<span class="number">1 </span>&lt;&lt; <span class="number">2</span>));
        }
        <span class="macro">trace!</span>(<span class="string">&quot;pci_set_command_bus_master_bit: PciDevice: {}, read value AFTER WRITE CMD: {:#x}&quot;</span>, 
            <span class="self">self</span>,
            PCI_CONFIG_DATA_PORT.lock().read()
        );
    }

    <span class="doccomment">/// Sets the PCI device&#39;s command bit 10 to disable legacy interrupts
    </span><span class="kw">pub fn </span>pci_set_interrupt_disable_bit(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">unsafe </span>{ 
            PCI_CONFIG_ADDRESS_PORT.lock().write(<span class="self">self</span>.pci_address(PCI_COMMAND));
        }
        <span class="kw">let </span>command = PCI_CONFIG_DATA_PORT.lock().read(); 
        <span class="macro">trace!</span>(<span class="string">&quot;pci_set_interrupt_disable_bit: PciDevice: {}, read value: {:#x}&quot;</span>, <span class="self">self</span>, command);

        <span class="kw">const </span>INTERRUPT_DISABLE: u32 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="kw">unsafe </span>{
            PCI_CONFIG_DATA_PORT.lock().write(command | INTERRUPT_DISABLE);
        }
        <span class="macro">trace!</span>(<span class="string">&quot;pci_set_interrupt_disable_bit: PciDevice: {} read value AFTER WRITE CMD: {:#x}&quot;</span>, 
            <span class="self">self</span>, PCI_CONFIG_DATA_PORT.lock().read());
    }

    <span class="doccomment">/// Explores the PCI config space and returns address of requested capability, if present. 
    /// PCI capabilities are stored as a linked list in the PCI config space, 
    /// with each capability storing the pointer to the next capability right after its ID.
    /// The function returns a None value if capabilities are not valid for this device 
    /// or if the requested capability is not present. 
    </span><span class="kw">pub fn </span>find_pci_capability(<span class="kw-2">&amp;</span><span class="self">self</span>, pci_capability: u16) -&gt; <span class="prelude-ty">Option</span>&lt;u16&gt; {
        <span class="kw">let </span>status = <span class="self">self</span>.pci_read_16(PCI_STATUS);

        <span class="comment">// capabilities are only valid if bit 4 of status register is set
        </span><span class="kw">const </span>CAPABILITIES_VALID: u16 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">if  </span>status &amp; CAPABILITIES_VALID != <span class="number">0 </span>{

            <span class="comment">// retrieve the capabilities pointer from the pci config space
            </span><span class="kw">let </span>capabilities = <span class="self">self</span>.pci_read_8(PCI_CAPABILITIES);
            <span class="comment">// debug!(&quot;capabilities pointer: {:#X}&quot;, capabilities);

            // mask the bottom 2 bits of the capabilities pointer to find the address of the first capability
            </span><span class="kw">let </span><span class="kw-2">mut </span>cap_addr = capabilities <span class="kw">as </span>u16 &amp; <span class="number">0xFFFC</span>;

            <span class="comment">// the last capability will have its next pointer equal to zero
            </span><span class="kw">let </span>final_capability = <span class="number">0</span>;

            <span class="comment">// iterate through the linked list of capabilities until the requested capability is found or the list reaches its end
            </span><span class="kw">while </span>cap_addr != final_capability {
                <span class="comment">// the capability header is a 16 bit value which contains the current capability ID and the pointer to the next capability
                </span><span class="kw">let </span>cap_header = <span class="self">self</span>.pci_read_16(cap_addr <span class="kw">as </span>u16);

                <span class="comment">// the id is the lower byte of the header
                </span><span class="kw">let </span>cap_id = cap_header &amp; <span class="number">0xFF</span>;
                
                <span class="kw">if </span>cap_id == pci_capability {
                        <span class="macro">debug!</span>(<span class="string">&quot;Found capability: {:#X} at {:#X}&quot;</span>, pci_capability, cap_addr);
                        <span class="kw">return </span><span class="prelude-val">Some</span>(cap_addr);
                }

                <span class="comment">// find address of next capability which is the higher byte of the header
                </span>cap_addr = (cap_header &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xFF</span>;            
            }
        }
        <span class="prelude-val">None
    </span>}
}

<span class="kw">impl </span>fmt::Display <span class="kw">for </span>PciLocation {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter) -&gt; <span class="prelude-ty">Result</span>&lt;(), fmt::Error&gt; {
        <span class="macro">write!</span>(f, <span class="string">&quot;b{}.s{}.f{}&quot;</span>, <span class="self">self</span>.bus, <span class="self">self</span>.slot, <span class="self">self</span>.func)
    }
}

<span class="kw">impl </span>fmt::Debug <span class="kw">for </span>PciLocation {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter) -&gt; <span class="prelude-ty">Result</span>&lt;(), fmt::Error&gt; {
        <span class="macro">write!</span>(f, <span class="string">&quot;{}&quot;</span>, <span class="self">self</span>)
    }
}


<span class="doccomment">/// Contains information common to every type of PCI Device,
/// and offers functions for reading/writing to the PCI configuration space.
///
/// For more, see [this partial table](http://wiki.osdev.org/PCI#Class_Codes)
/// of `class`, `subclass`, and `prog_if` codes, 
</span><span class="attr">#[derive(Debug)]
</span><span class="kw">pub struct </span>PciDevice {
    <span class="doccomment">/// the bus, slot, and function number that locates this PCI device in the bus tree.
    </span><span class="kw">pub </span>location: PciLocation,

    <span class="doccomment">/// The class code, used to determine device type.
    </span><span class="kw">pub </span>class: u8,
    <span class="doccomment">/// The subclass code, used to determine device type.
    </span><span class="kw">pub </span>subclass: u8,
    <span class="doccomment">/// The programming interface of this PCI device, also used to determine device type.
    </span><span class="kw">pub </span>prog_if: u8,
    <span class="doccomment">/// The six Base Address Registers (BARs)
    </span><span class="kw">pub </span>bars: [u32; <span class="number">6</span>],
    <span class="kw">pub </span>vendor_id: u16,
    <span class="kw">pub </span>device_id: u16, 
    <span class="kw">pub </span>command: u16,
    <span class="kw">pub </span>status: u16,
    <span class="kw">pub </span>revision_id: u8,
    <span class="kw">pub </span>cache_line_size: u8,
    <span class="kw">pub </span>latency_timer: u8,
    <span class="kw">pub </span>header_type: u8,
    <span class="kw">pub </span>bist: u8,
    <span class="kw">pub </span>int_pin: u8,
    <span class="kw">pub </span>int_line: u8,
}

<span class="kw">impl </span>PciDevice {
    <span class="doccomment">/// Returns the base address of the memory region specified by the given `BAR` 
    /// (Base Address Register) for this PCI device. 
    ///
    /// # Argument
    /// * `bar_index` must be between `0` and `5` inclusively, as each PCI device 
    ///   can only have 6 BARs at the most.  
    ///
    /// Note that if the given `BAR` actually indicates it is part of a 64-bit address,
    /// it will be used together with the BAR right above it (`bar + 1`), e.g., `BAR1:BAR0`.
    /// If it is a 32-bit address, then only the given `BAR` will be accessed.
    ///
    /// TODO: currently we assume the BAR represents a memory space (memory mapped I/O) 
    ///       rather than I/O space like Port I/O. Obviously, this is not always the case.
    ///       Instead, we should return an enum specifying which kind of memory space the calculated base address is.
    </span><span class="kw">pub fn </span>determine_mem_base(<span class="kw-2">&amp;</span><span class="self">self</span>, bar_index: usize) -&gt; <span class="prelude-ty">Result</span>&lt;PhysicalAddress, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="kw">let </span><span class="kw-2">mut </span>bar = <span class="kw">if let </span><span class="prelude-val">Some</span>(bar_value) = <span class="self">self</span>.bars.get(bar_index) {
            <span class="kw-2">*</span>bar_value
        } <span class="kw">else </span>{
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;BAR index must be between 0 and 5 inclusive&quot;</span>);
        };

        <span class="comment">// Check bits [2:1] of the bar to determine address length (64-bit or 32-bit)
        </span><span class="kw">let </span>mem_base = <span class="kw">if </span>bar.get_bits(<span class="number">1</span>..<span class="number">3</span>) == BAR_ADDRESS_IS_64_BIT { 
            <span class="comment">// Here: this BAR is the lower 32-bit part of a 64-bit address, 
            // so we need to access the next highest BAR to get the address&#39;s upper 32 bits.
            </span><span class="kw">let </span>next_bar = <span class="kw-2">*</span><span class="self">self</span>.bars.get(bar_index + <span class="number">1</span>).ok_or(<span class="string">&quot;next highest BAR index is out of range&quot;</span>)<span class="question-mark">?</span>;
            <span class="comment">// Clear the bottom 4 bits because it&#39;s a 16-byte aligned address
            </span>PhysicalAddress::new(<span class="kw-2">*</span>bar.set_bits(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0</span>) <span class="kw">as </span>usize | ((next_bar <span class="kw">as </span>usize) &lt;&lt; <span class="number">32</span>))
                .ok_or(<span class="string">&quot;determine_mem_base(): [64-bit] BAR physical address was invalid&quot;</span>)<span class="question-mark">?
        </span>} <span class="kw">else </span>{
            <span class="comment">// Here: this BAR is the lower 32-bit part of a 64-bit address, 
            // so we need to access the next highest BAR to get the address&#39;s upper 32 bits.
            // Also, clear the bottom 4 bits because it&#39;s a 16-byte aligned address.
            </span>PhysicalAddress::new(<span class="kw-2">*</span>bar.set_bits(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0</span>) <span class="kw">as </span>usize)
                .ok_or(<span class="string">&quot;determine_mem_base(): [32-bit] BAR physical address was invalid&quot;</span>)<span class="question-mark">?
        </span>};  
        <span class="prelude-val">Ok</span>(mem_base)
    }

    <span class="doccomment">/// Returns the size in bytes of the memory region specified by the given `BAR` 
    /// (Base Address Register) for this PCI device.
    ///
    /// # Argument
    /// * `bar_index` must be between `0` and `5` inclusively, as each PCI device 
    /// can only have 6 BARs at the most. 
    ///
    </span><span class="kw">pub fn </span>determine_mem_size(<span class="kw-2">&amp;</span><span class="self">self</span>, bar_index: usize) -&gt; u32 {
        <span class="macro">assert!</span>(bar_index &lt; <span class="number">6</span>);
        <span class="comment">// Here&#39;s what we do: 
        // (1) Write all `1`s to the specified BAR
        // (2) Read that BAR value again
        // (3) Mask the info bits (bits [3:0]) of the BAR value read in Step 2
        // (4) Bitwise &quot;not&quot; (negate) that value, then add 1.
        //     The resulting value is the size of that BAR&#39;s memory region.
        // (5) Restore the original value to that BAR
        </span><span class="kw">let </span>bar_offset = PCI_BAR0 + (bar_index <span class="kw">as </span>u16 * <span class="number">0x4</span>);
        <span class="kw">let </span>original_value = <span class="self">self</span>.bars[bar_index];

        <span class="self">self</span>.pci_write(bar_offset, <span class="number">0xFFFF_FFFF</span>);          <span class="comment">// Step 1
        </span><span class="kw">let </span><span class="kw-2">mut </span>mem_size = <span class="self">self</span>.pci_read_32(bar_offset);  <span class="comment">// Step 2
        </span>mem_size.set_bits(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0</span>);                       <span class="comment">// Step 3
        </span>mem_size = !(mem_size);                           <span class="comment">// Step 4
        </span>mem_size += <span class="number">1</span>;                                    <span class="comment">// Step 4
        </span><span class="self">self</span>.pci_write(bar_offset, original_value);       <span class="comment">// Step 5
        </span>mem_size
    }

    <span class="doccomment">/// Enable MSI interrupts for a PCI device.
    /// We assume the device only supports one MSI vector 
    /// and set the interrupt number and core id for that vector.
    /// If the MSI capability is not supported then an error message is returned.
    /// 
    /// # Arguments
    /// * `core_id`: core that interrupt will be routed to
    /// * `int_num`: interrupt number to assign to the MSI vector
    </span><span class="kw">pub fn </span>pci_enable_msi(<span class="kw-2">&amp;</span><span class="self">self</span>, core_id: u8, int_num: u8) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="comment">// find out if the device is msi capable
        </span><span class="kw">let </span>cap_addr = <span class="self">self</span>.find_pci_capability(MSI_CAPABILITY).ok_or(<span class="string">&quot;Device not MSI capable&quot;</span>)<span class="question-mark">?</span>;

        <span class="comment">// offset in the capability space where the message address register is located 
        </span><span class="kw">const </span>MESSAGE_ADDRESS_REGISTER_OFFSET: u16 = <span class="number">4</span>;
        <span class="comment">// the memory region is a constant defined for Intel cpus where MSI messages are written
        // it should be written to bit 20 of the message address register
        </span><span class="kw">const </span>MEMORY_REGION: u32 = <span class="number">0x0FEE </span>&lt;&lt; <span class="number">20</span>;
        <span class="comment">// the core id tells which cpu the interrupt will be routed to 
        // it should be written to bit 12 of the message address register
        </span><span class="kw">let </span>core = (core_id <span class="kw">as </span>u32) &lt;&lt; <span class="number">12</span>;
        <span class="comment">// set the core the MSI will be sent to in the Message Address Register (Intel Arch SDM, vol3, 10.11)
        </span><span class="self">self</span>.pci_write(cap_addr + MESSAGE_ADDRESS_REGISTER_OFFSET, MEMORY_REGION| core);

        <span class="comment">// offset in the capability space where the message data register is located 
        </span><span class="kw">const </span>MESSAGE_DATA_REGISTER_OFFSET: u16 = <span class="number">12</span>;
        <span class="comment">// Set the interrupt number for the MSI in the Message Data Register
        </span><span class="self">self</span>.pci_write(cap_addr + MESSAGE_DATA_REGISTER_OFFSET, int_num <span class="kw">as </span>u32);

        <span class="comment">// offset in the capability space where the message control register is located 
        </span><span class="kw">const </span>MESSAGE_CONTROL_REGISTER_OFFSET: u16 = <span class="number">2</span>;
        <span class="comment">// to enable the MSI capability, we need to set it bit 0 of the message control register
        </span><span class="kw">const </span>MSI_ENABLE: u32 = <span class="number">1</span>;
        <span class="kw">let </span>ctrl = <span class="self">self</span>.pci_read_16(cap_addr + MESSAGE_CONTROL_REGISTER_OFFSET) <span class="kw">as </span>u32;
        <span class="comment">// enable MSI in the Message Control Register
        </span><span class="self">self</span>.pci_write(cap_addr + MESSAGE_CONTROL_REGISTER_OFFSET, ctrl | MSI_ENABLE);

        <span class="prelude-val">Ok</span>(())  
    }

    <span class="doccomment">/// Enable MSI-X interrupts for a PCI device.
    /// Only the enable bit is set and the remaining initialization steps of
    /// setting the interrupt number and core id should be completed in the device driver.
    </span><span class="kw">pub fn </span>pci_enable_msix(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="comment">// find out if the device is msi-x capable
        </span><span class="kw">let </span>cap_addr = <span class="self">self</span>.find_pci_capability(MSIX_CAPABILITY).ok_or(<span class="string">&quot;Device not MSI-X capable&quot;</span>)<span class="question-mark">?</span>;

        <span class="comment">// offset in the capability space where the message control register is located 
        </span><span class="kw">const </span>MESSAGE_CONTROL_REGISTER_OFFSET: u16 = <span class="number">2</span>;
        <span class="kw">let </span>ctrl = <span class="self">self</span>.pci_read_16(cap_addr + MESSAGE_CONTROL_REGISTER_OFFSET) <span class="kw">as </span>u32;

        <span class="comment">// write to bit 15 of Message Control Register to enable MSI-X 
        </span><span class="kw">const </span>MSIX_ENABLE: u32 = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>; 
        <span class="self">self</span>.pci_write(cap_addr + MESSAGE_CONTROL_REGISTER_OFFSET, ctrl | MSIX_ENABLE);

        <span class="comment">// let ctrl = pci_read_32(dev.bus, dev.slot, dev.func, cap_addr);
        // debug!(&quot;MSIX HEADER AFTER ENABLE: {:#X}&quot;, ctrl);

        </span><span class="prelude-val">Ok</span>(())  
    }
}

<span class="kw">impl </span>Deref <span class="kw">for </span>PciDevice {
    <span class="kw">type </span>Target = PciLocation;
    <span class="kw">fn </span>deref(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PciLocation {
        <span class="kw-2">&amp;</span><span class="self">self</span>.location
    }
}
<span class="kw">impl </span>DerefMut <span class="kw">for </span>PciDevice {
    <span class="kw">fn </span>deref_mut(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span>PciLocation {
        <span class="kw-2">&amp;mut </span><span class="self">self</span>.location
    }
}



<span class="doccomment">/// Lists the 2 possible PCI configuration space access mechanisms
/// that can be found from the LSB of the devices&#39;s BAR0
</span><span class="kw">pub enum </span>PciConfigSpaceAccessMechanism {
    MemoryMapped = <span class="number">0</span>,
    IoPort = <span class="number">1</span>,
}</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="pci" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.67.0-nightly (edf018221 2022-11-02)" ></div></body></html>