// Seed: 1378177777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_26;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd58
) (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output logic id_4,
    input  tri0  _id_5
);
  logic [id_5  +  -1 : 1] id_7;
  ;
  assign id_7 = id_1;
  always @(1, negedge -1) begin : LABEL_0
    id_4 = 1;
    disable id_8;
    if (1) begin : LABEL_1
      wait (-1);
    end else begin : LABEL_2
      id_4 = #1 1'b0;
    end
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  reg id_9;
  ;
  initial begin : LABEL_3
    id_4 <= 1;
    id_9 <= -1'b0 && "" + -1;
  end
endmodule
