# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 3.2e-05 2048 400 1290 493568 120.561 56.0937 1654.09 1675.27 3506.22 3506.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 0.000512 2048 230 980 32064 3.47562 57.5468 139.913 200.981 201.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 760 0.000128 4096 215 2090 104704 38.4726 28.3469 1074.51 859.592 2001.03 2001.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 6.4e-05 512 110 1660 302080 10.5053 6.73155 284.177 209.567 511.112 511.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000256 2048 380 1020 60416 9.36586 7.01494 140.188 209.008 365.678 365.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 370 0.001024 1024 110 1010 5120 1.34819 0.697248 5.98928 26.327 34.4608 34.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.001024 2048 215 1110 12096 1.37222 24.3522 52.4474 78.214 78.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 550 0.001024 2048 150 740 11008 1.37146 28.2397 52.3822 82.0364 82.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 3.2e-05 1024 490 580 430080 74.7767 26.8227 323.87 850.043 1275.73 1275.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 3.2e-05 512 80 450 499712 34.6452 13.3257 145.943 418.145 612.307 612.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 3.2e-05 2048 400 1290 493056 120.711 56.1357 1878 1676.38 3731.42 3731.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 0.000512 2048 230 980 32040 3.47795 65.6097 141.866 210.996 211.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.000128 4096 215 2090 104544 38.591 28.3935 1154.82 838.531 2060.44 2060.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 6.4e-05 512 110 1660 301824 10.5367 6.7479 343.511 209.697 570.624 570.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000256 2048 380 1020 60480 9.41798 7.04922 159.241 209.843 385.651 385.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 370 0.001024 1024 110 1010 4896 1.34755 0.693152 6.7032 26.1443 34.9912 35.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.001024 2048 215 1110 12096 1.37414 27.9306 52.5251 81.8724 81.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.001024 2048 150 740 11016 1.37085 17.0257 52.4805 70.9197 70.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 3.2e-05 1024 490 580 428544 75.112 26.8647 367.882 835.286 1305.36 1305.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 3.2e-05 512 80 450 488448 35.0053 13.2192 163.587 414.676 626.735 626.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 3.2e-05 2048 400 1290 494080 120.272 56.0671 1965.78 1676.88 3819.22 3819.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 0.000512 2048 230 980 32000 3.4737 68.7761 139.809 212.101 212.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.000128 4096 215 2090 104640 38.4711 28.373 1208.29 853.842 2129.08 2129.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 6.4e-05 512 110 1660 302080 10.4945 6.74006 359.199 209.77 586.337 586.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000256 2048 380 1020 60160 9.34013 7.01219 165.916 209.062 391.429 391.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 370 0.001024 1024 110 1010 4800 1.33766 0.692224 6.86374 26.7277 35.7234 35.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.001024 2048 215 1110 12080 1.37357 29.2413 52.4959 83.1553 83.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.001024 2048 150 740 10960 1.36746 17.7409 52.3427 71.4927 71.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 3.2e-05 1024 490 580 430080 75.1093 26.9278 386.548 860.564 1349.37 1349.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 3.2e-05 512 80 450 501760 34.6067 13.3755 177.039 419.381 644.65 644.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 3.2e-05 2048 400 1290 491520 120.506 55.9636 1827.96 1672.88 3677.51 3677.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 0.000512 2048 230 980 31968 3.46931 63.79 140.638 207.941 208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.000128 4096 215 2090 104448 38.4181 28.3378 1124.54 837.495 2028.9 2029.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 6.4e-05 512 110 1660 301056 10.4879 6.73322 331.842 209.269 558.468 558.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000256 2048 380 1020 60288 9.36221 7.05757 154.709 209.456 380.687 380.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 370 0.001024 1024 110 1010 4992 1.33078 0.689824 6.64611 26.7888 35.5566 35.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.001024 2048 215 1110 12000 1.36461 27.0336 52.2831 80.7269 80.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.001024 2048 150 740 10944 1.36637 16.4884 52.3002 70.1974 70.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 3.2e-05 1024 490 580 423936 75.1423 26.7404 355.838 832.573 1290.52 1290.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 3.2e-05 512 80 450 491520 34.2585 13.1279 161.21 415.797 624.643 624.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 3.2e-05 2048 400 1290 492800 120.704 56.1365 1851.08 1673.66 3701.79 3701.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 0.000512 2048 230 980 32000 3.4776 64.9567 139.453 207.931 207.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.000128 4096 215 2090 104400 38.7765 28.4008 1136.15 838.422 2041.85 2041.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 6.4e-05 512 110 1660 301600 10.5387 6.7584 338.411 209.362 565.2 565.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000256 2048 380 1020 60400 9.4281 7.11539 157.471 209.552 383.67 383.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 370 0.001024 1024 110 1010 4800 1.34899 0.689568 6.53632 26.0278 34.702 34.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.001024 2048 215 1110 12000 1.36285 27.3834 52.2854 81.0742 81.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.001024 2048 150 740 11000 1.37232 16.8468 52.4549 70.7164 70.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 3.2e-05 1024 490 580 422400 75.6337 26.8167 357.961 832.759 1293.39 1293.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 3.2e-05 512 80 450 486400 34.8078 13.1761 160.457 412.161 620.846 621.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 3.2e-05 2048 400 1290 491008 120.727 56.0109 1894.6 1674.21 3745.76 3745.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 0.000512 2048 230 980 32032 3.48864 66.5318 142.751 212.817 212.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.000128 4096 215 2090 104384 38.4905 28.3525 1164.01 837.71 2068.66 2068.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 6.4e-05 512 110 1660 301056 10.4941 6.74285 346.271 209.451 573.093 573.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000256 2048 380 1020 60480 9.37904 7.06765 161.43 209.661 387.636 387.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 370 0.001024 1024 110 1010 4928 1.34378 0.692416 6.82995 26.151 35.1188 35.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.001024 2048 215 1110 11984 1.36602 28.2788 52.3246 82.0115 82.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.001024 2048 150 740 10976 1.36925 17.2936 52.4709 71.1723 71.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 3.2e-05 1024 490 580 430080 75.0803 26.8984 375.93 848.065 1326.19 1326.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 3.2e-05 512 80 450 487424 34.9013 13.1881 166.393 413.977 628.698 628.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 3.2e-05 2048 400 1290 491520 120.167 55.9488 1905.74 1668.98 3751.03 3751.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 0.000512 2048 230 980 31920 3.47565 66.3154 143.16 212.994 213.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.000128 4096 215 2090 104160 38.5841 28.3754 1169.2 837.706 2073.97 2074.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 6.4e-05 512 110 1660 301440 10.5247 6.74816 349.238 209.435 576.074 576.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000256 2048 380 1020 60000 9.3945 7.03654 161.344 209.171 387.055 387.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 0.001024 1024 110 1010 4800 1.34755 0.691136 6.73994 27.8728 36.7508 36.8433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.001024 2048 215 1110 12000 1.36877 28.3566 52.3548 82.1234 82.1801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.001024 2048 150 740 10920 1.36531 17.324 52.3039 71.0349 71.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 3.2e-05 1024 490 580 422400 76.0718 26.8701 371.225 834.572 1308.95 1309.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 3.2e-05 512 80 450 491520 34.3636 13.1604 168.941 412.24 628.941 629.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 3.2e-05 2048 400 1290 491520 120.253 55.8771 1842.15 1670.13 3688.62 3688.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 0.000512 2048 230 980 32000 3.48541 64.6565 141.385 209.571 209.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.000128 4096 215 2090 103936 38.3805 28.3213 1128.8 835.636 2031.25 2031.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 6.4e-05 512 110 1660 302080 10.4976 6.73702 338.525 209.629 565.519 565.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000256 2048 380 1020 60416 9.35923 7.02032 156.721 209.194 382.396 382.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 0.001024 1024 110 1010 4608 1.33024 0.689696 6.19331 25.7251 34.0397 34.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.001024 2048 215 1110 12032 1.37216 27.5226 52.4534 81.3896 81.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.001024 2048 150 740 10880 1.36589 16.6748 52.2131 70.2953 70.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 3.2e-05 1024 490 580 425984 75.342 26.8202 360.575 835.271 1298.23 1298.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 3.2e-05 512 80 450 491520 35.4084 13.3287 162.734 417.682 629.404 629.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 3.2e-05 2048 400 1290 485376 120.727 55.655 1834.57 1666.44 3677.6 3677.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 0.000512 2048 230 980 31872 3.47955 65.119 139.815 208.457 208.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.000128 4096 215 2090 104448 38.4417 28.3232 1145.1 838.166 2050.15 2050.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 6.4e-05 512 110 1660 301056 10.4902 6.73757 339.84 209.529 566.728 566.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000256 2048 380 1020 59904 9.33683 7.00262 157.026 208.877 382.345 382.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 370 0.001024 1024 110 1010 4608 1.34966 0.69424 6.25894 26.7784 35.1812 35.2722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.001024 2048 215 1110 11904 1.36397 27.4148 52.3306 81.1518 81.2075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.001024 2048 150 740 10752 1.35987 16.3736 52.0916 69.8679 69.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 3.2e-05 1024 490 580 417792 74.8245 26.4392 356.448 825.137 1283.07 1283.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 3.2e-05 512 80 450 491520 34.2588 13.1238 163.873 412.632 624.136 624.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 3.2e-05 2048 400 1290 486400 120.932 55.8756 1962.27 1667.08 3806.36 3806.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 0.000512 2048 230 980 31800 3.45971 69.284 140.351 213.139 213.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.000128 4096 215 2090 104000 38.6033 28.3894 1211.85 838.801 2117.75 2117.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 6.4e-05 512 110 1660 300800 10.5147 6.74154 365.826 209.657 592.867 592.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000256 2048 380 1020 60000 9.36509 7.04528 167.227 209.95 393.688 393.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 370 0.001024 1024 110 1010 4800 1.34845 0.693664 7.0224 27.7389 36.9055 36.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.001024 2048 215 1110 11800 1.3615 29.1142 52.0732 82.5908 82.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.001024 2048 150 740 10800 1.36166 17.7377 52.2406 71.3828 71.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 3.2e-05 1024 490 580 409600 76.1328 26.5032 374.249 825.15 1302.25 1302.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 3.2e-05 512 80 450 486400 34.793 13.1686 173.912 412.744 634.856 635.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 3.2e-05 2048 400 1290 491520 120.083 55.8872 2316.85 1670.19 4163.21 4163.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 0.000512 2048 230 980 31744 3.46614 81.4367 140.958 225.903 225.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.000128 4096 215 2090 103424 38.4307 28.3123 1416.25 836.282 2319.38 2319.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 6.4e-05 512 110 1660 301056 10.4593 6.72563 425.512 208.992 651.82 651.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.000256 2048 380 1020 60416 9.36717 7.03456 198.272 209.5 424.272 424.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 370 0.001024 1024 110 1010 4096 1.3121 0.667264 6.89251 26.8379 35.8067 35.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.001024 2048 215 1110 11776 1.36336 33.5796 52.0988 87.0833 87.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.001024 2048 150 740 10752 1.35987 20.2395 52.2035 73.8438 73.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 3.2e-05 1024 490 580 425984 75.2875 26.8227 457.408 837.044 1396.78 1396.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 3.2e-05 512 80 450 491520 35.3955 13.3242 207.086 417.692 673.74 673.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 3.2e-05 2048 400 1290 493568 121.011 56.1031 3003.78 1675.44 4856.54 4856.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1060 0.000512 2048 230 975 32160 3.49594 107.608 141.414 252.561 252.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 760 0.000128 4096 215 2100 104192 38.5553 28.3279 1890.99 838.413 2796.4 2796.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 6.4e-05 512 110 1665 302080 10.4995 6.72144 294.319 209.562 521.233 521.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1250 0.000256 2048 380 1020 60672 9.38992 7.0353 260.237 209.615 486.377 486.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 370 0.001024 1024 110 1005 5248 1.34374 0.698656 6.1249 28.3638 36.6326 36.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 710 0.001024 2048 215 1110 12128 1.37626 44.8983 52.4533 98.7694 98.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 550 0.001024 2048 150 750 10944 1.37587 27.0578 52.4347 80.911 80.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 3.2e-05 1024 490 585 425984 76.0186 26.8775 533.348 840.098 1476.56 1476.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 3.2e-05 512 80 450 495616 35.0138 13.3203 143.164 417.615 609.356 609.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 3.2e-05 2048 400 1290 494080 120.584 56.3628 1623.94 1676.54 3477.63 3477.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 0.000512 2048 230 975 32120 3.47814 56.0108 142.24 201.773 201.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 760 0.000128 4096 215 2100 104160 38.6729 28.3901 1060.52 838.496 1966.18 1966.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 6.4e-05 512 110 1665 302080 10.5442 6.74816 297.586 209.812 524.819 524.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000256 2048 380 1020 60640 9.43542 7.06026 250.367 209.8 476.764 476.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 370 0.001024 1024 110 1005 5120 1.34624 0.69232 5.98115 28.5068 36.6236 36.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.001024 2048 215 1110 12120 1.37325 23.8227 52.4904 77.7296 77.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 550 0.001024 2048 150 750 10960 1.37302 28.8426 52.5314 82.7905 82.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 3.2e-05 1024 490 585 424960 76.1912 27.0234 317.823 838.465 1259.72 1259.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 3.2e-05 512 80 450 496640 35.2381 13.3878 144.371 419.293 612.525 612.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 3.2e-05 2048 400 1290 493056 120.394 56.039 1612.15 1672.64 3461.41 3461.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 0.000512 2048 230 975 32112 3.47373 55.4979 141.678 200.692 200.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 760 0.000128 4096 215 2100 104064 38.506 28.3577 1051.15 837.582 1955.7 1955.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 6.4e-05 512 110 1665 301824 10.5098 6.73587 295.101 209.483 521.961 522.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000256 2048 380 1020 60480 9.36787 7.02838 136.422 209.324 362.244 362.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 370 0.001024 1024 110 1005 5184 1.3417 0.693728 6.01962 27.396 35.5541 35.6441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.001024 2048 215 1110 12096 1.36899 23.6393 52.4101 77.4621 77.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 550 0.001024 2048 150 750 10944 1.3761 27.7453 52.4751 81.6381 81.6944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 3.2e-05 1024 490 585 423936 76.1242 26.8902 314.94 837.658 1255.83 1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 3.2e-05 512 80 450 491520 35.0635 13.2977 142.25 416.247 607.099 607.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 3.2e-05 2048 400 1290 492800 120.744 56.105 1658.42 1672.41 3507.89 3508.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 0.000512 2048 230 975 32088 3.47885 57.07 139.458 200.051 200.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.000128 4096 215 2100 104160 38.6271 28.3835 1023.79 837.587 1928.5 1928.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 6.4e-05 512 110 1665 301952 10.5439 6.75232 303.874 209.476 530.776 530.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000256 2048 380 1020 60480 9.39798 7.04307 141.078 209.293 366.916 367.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 370 0.001024 1024 110 1005 4928 1.34349 0.688928 5.86419 27.0168 35.0115 35.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.001024 2048 215 1110 12096 1.36922 24.4548 52.4223 78.2872 78.3454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 550 0.001024 2048 150 750 10920 1.37027 29.1885 52.4155 83.0186 83.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 3.2e-05 1024 490 585 422912 76.2936 26.9251 323.859 836.3 1263.6 1263.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 3.2e-05 512 80 450 494592 35.3193 13.3806 147.256 418.206 614.402 614.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 3.2e-05 2048 400 1290 493568 120.468 56.0221 1698.55 1676.67 3551.91 3552.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 0.000512 2048 230 975 32128 3.48746 59.117 142.086 204.733 204.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.000128 4096 215 2100 104192 38.4889 28.3414 1043.85 838.75 1949.53 1949.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 6.4e-05 512 110 1665 302080 10.5058 6.73392 294.52 209.739 521.623 521.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000256 2048 380 1020 60416 9.35117 7.01411 143.938 209.187 369.591 369.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 370 0.001024 1024 110 1005 5120 1.34704 0.69632 6.27219 27.1367 35.5479 35.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.001024 2048 215 1110 12096 1.37366 25.1843 52.4918 79.0901 79.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.001024 2048 150 750 10880 1.36957 15.415 52.3801 69.2063 69.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 3.2e-05 1024 490 585 421888 76.0042 26.8192 329.016 835.787 1267.84 1268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 3.2e-05 512 80 450 491520 35.4092 13.3315 149.525 417.944 616.448 616.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 3.2e-05 2048 400 1290 493056 120.741 56.0965 1915.67 1674.56 3767.27 3767.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 0.000512 2048 230 975 32112 3.48774 67.1908 142.813 213.534 213.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.000128 4096 215 2100 103968 38.5609 28.3947 1174.43 837.74 2079.23 2079.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 6.4e-05 512 110 1665 301824 10.5225 6.74794 351.01 209.476 577.883 577.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000256 2048 380 1020 60480 9.41363 7.05248 163.122 209.615 389.304 389.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 370 0.001024 1024 110 1005 4896 1.34778 0.692576 6.84979 26.8271 35.8194 35.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.001024 2048 215 1110 12096 1.37408 28.7818 52.4698 82.6672 82.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.001024 2048 150 750 10872 1.36771 17.6061 52.3378 71.3545 71.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 3.2e-05 1024 490 585 423936 75.7658 26.8657 375.766 834.387 1313 1313.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 3.2e-05 512 80 450 488448 35.0011 13.2082 169.142 414.166 631.759 631.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 3.2e-05 2048 400 1290 494080 120.147 56.0845 1875.75 1675.5 3727.68 3727.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 0.000512 2048 230 975 32080 3.4775 65.7175 142.841 212.078 212.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.000128 4096 215 2100 104000 38.5031 28.4009 1146.1 838.221 2051.34 2051.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 6.4e-05 512 110 1665 302080 10.4995 6.73987 342.515 209.597 569.485 569.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000256 2048 380 1020 60160 9.33197 7.0121 158.3 208.894 383.642 383.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 370 0.001024 1024 110 1005 4800 1.33958 0.688384 6.67629 27.7427 36.5489 36.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.001024 2048 215 1110 12080 1.37533 28.18 52.4554 82.0539 82.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.001024 2048 150 750 10880 1.37139 17.0996 52.3873 70.8996 70.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 3.2e-05 1024 490 585 424960 75.9754 26.9234 367.62 839.223 1309.97 1310.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 3.2e-05 512 80 450 491520 35.6311 13.3721 166.445 419.028 634.726 634.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 3.2e-05 2048 400 1290 491520 120.382 55.9822 1989.25 1672.95 3838.77 3838.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 0.000512 2048 230 975 32064 3.4816 69.9803 142.541 216.046 216.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.000128 4096 215 2100 103680 38.4076 28.3683 1216.77 836.952 2120.6 2120.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 6.4e-05 512 110 1665 301056 10.4799 6.73178 365.541 209.262 592.141 592.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000256 2048 380 1020 60288 9.35987 7.03373 169.369 209.446 395.309 395.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 0.001024 1024 110 1005 4992 1.33494 0.686848 7.17805 26.0214 35.3234 35.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.001024 2048 215 1110 12000 1.3655 29.95 52.2793 83.6394 83.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.001024 2048 150 750 10848 1.36602 18.3509 52.3427 72.1024 72.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 3.2e-05 1024 490 585 417792 76.0415 26.7261 385.869 832.526 1321.38 1321.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 3.2e-05 512 80 450 479232 35.3723 13.1237 173.154 412.171 634.059 634.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 3.2e-05 2048 400 1290 492800 120.53 56.1058 1973.39 1673.79 3824.01 3824.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 0.000512 2048 230 975 32000 3.47533 69.0975 140.071 212.688 212.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.000128 4096 215 2100 104000 38.6864 28.4136 1210.5 837.471 2115.18 2115.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 6.4e-05 512 110 1665 301600 10.5253 6.75619 362.666 209.391 589.47 589.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000256 2048 380 1020 60400 9.41469 7.05114 168.051 209.584 394.2 394.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 0.001024 1024 110 1005 4800 1.3456 0.69072 7.01283 26.0268 35.1797 35.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.001024 2048 215 1110 12000 1.36384 29.602 52.2916 83.3016 83.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.001024 2048 150 750 10900 1.37152 18.2968 52.4953 72.2077 72.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 3.2e-05 1024 490 585 422400 75.5871 26.8165 387.28 832.847 1322.75 1322.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 3.2e-05 512 80 450 486400 34.7893 13.1672 175.212 412.235 635.64 635.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 3.2e-05 2048 400 1290 491008 120.658 56.0394 1985.44 1674.21 3836.56 3836.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 0.000512 2048 230 975 32032 3.4792 69.847 142.334 215.705 215.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.000128 4096 215 2100 103936 38.4332 28.3771 1222.91 837.779 2127.6 2127.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 6.4e-05 512 110 1665 301056 10.4917 6.74573 365.336 209.447 592.155 592.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000256 2048 380 1020 60480 9.37712 7.10182 169.802 209.669 396.052 396.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 370 0.001024 1024 110 1005 4928 1.34451 0.689088 7.14282 26.7317 36.0078 36.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.001024 2048 215 1110 11984 1.36397 29.8526 52.3249 83.5861 83.6444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.001024 2048 150 750 10864 1.36826 18.3665 52.4734 72.2507 72.3081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 3.2e-05 1024 490 585 422912 76.0663 26.9007 391.092 837.218 1331.5 1331.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 3.2e-05 512 80 450 487424 34.8868 13.1862 175.966 413.901 638.185 638.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 3.2e-05 2048 400 1290 491520 120.191 56.1438 1950.79 1669.93 3797.25 3797.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 0.000512 2048 230 975 32040 3.47597 68.5833 142.021 214.123 214.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.000128 4096 215 2100 103680 38.6156 28.3868 1202.88 838.195 2108.18 2108.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 6.4e-05 512 110 1665 301440 10.5332 6.75069 358.87 209.56 585.846 585.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000256 2048 380 1020 60000 9.38506 7.02893 165.516 209.144 391.182 391.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 0.001024 1024 110 1005 4800 1.34374 0.69328 6.9671 27.8876 36.991 37.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.001024 2048 215 1110 12000 1.36656 29.3406 52.3865 83.1378 83.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.001024 2048 150 750 10800 1.36438 17.9885 52.3193 71.7155 71.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 3.2e-05 1024 490 585 422400 76.0611 26.8718 383.055 835.205 1321.41 1321.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 3.2e-05 512 80 450 476160 35.7847 13.1541 168.348 412.513 630.037 630.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 3.2e-05 2048 400 1290 491520 120.105 55.919 1868.76 1670.14 3715.13 3715.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 0.000512 2048 230 975 32000 3.47878 65.7695 141.124 210.415 210.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.000128 4096 215 2100 103424 38.4301 28.3196 1148.52 835.61 2050.98 2051.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 6.4e-05 512 110 1665 302080 10.483 6.74109 344.067 209.63 571.053 571.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000256 2048 380 1020 60416 9.36918 7.03443 159.939 209.188 385.63 385.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 0.001024 1024 110 1005 4608 1.3295 0.684672 6.46685 26.4153 34.9976 35.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.001024 2048 215 1110 12032 1.37216 28.2809 52.4559 82.1501 82.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.001024 2048 150 750 10752 1.36374 17.0604 52.1717 70.6413 70.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 3.2e-05 1024 490 585 417792 76.6264 26.8227 363.121 835.324 1302.11 1302.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 3.2e-05 512 80 450 491520 35.3951 13.3288 166.154 417.787 632.909 633.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 3.2e-05 2048 400 1290 485376 120.588 55.7687 2150.94 1664.79 3992.29 3992.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 0.000512 2048 230 975 31872 3.46726 76.5504 140.283 220.345 220.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.000128 4096 215 2100 103680 38.4296 28.332 1336.74 837.444 2241.05 2241.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 6.4e-05 512 110 1665 301056 10.496 6.72973 400.655 209.325 627.331 627.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000256 2048 380 1020 59904 9.3273 6.9983 184.662 208.678 409.765 409.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 370 0.001024 1024 110 1005 4608 1.34611 0.695488 7.56106 26.6506 36.3527 36.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.001024 2048 215 1110 11904 1.36442 32.5614 52.2813 86.2508 86.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.001024 2048 150 750 10752 1.36666 19.981 53.8173 75.209 75.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 3.2e-05 1024 490 585 405504 76.4656 26.4417 411.059 824.428 1338.61 1338.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 3.2e-05 512 80 450 466944 36.5498 13.135 186.123 412.294 648.342 648.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 3.2e-05 2048 400 1290 486400 120.919 55.8529 2161.83 1665.46 4004.28 4004.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 0.000512 2048 230 975 31800 3.46381 76.3678 141.212 221.091 221.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.000128 4096 215 2100 104000 38.5993 28.3938 1346.92 838.009 2252.03 2252.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 6.4e-05 512 110 1665 300800 10.5185 6.75222 404.501 209.459 631.36 631.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000256 2048 380 1020 60000 9.36909 7.02608 185.547 208.777 410.828 410.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 370 0.001024 1024 110 1005 4800 1.35037 0.692192 7.9241 26.1642 36.2314 36.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.001024 2048 215 1110 11800 1.35987 32.3072 52.0219 85.7346 85.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.001024 2048 150 750 10800 1.37421 19.8492 52.4937 73.7596 73.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 3.2e-05 1024 490 585 409600 76.1316 26.5033 414.97 824.403 1342.23 1342.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 3.2e-05 512 80 450 486400 34.7908 13.1625 193.814 412.231 654.245 654.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 3.2e-05 2048 400 1290 491520 120.139 55.9092 1995.05 1670.63 3841.92 3842.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 0.000512 2048 230 975 31744 3.46362 69.8593 136.666 210.034 210.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.000128 4096 215 2100 103424 38.4557 28.3238 1226.64 836.42 2129.95 2130.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 6.4e-05 512 110 1665 301056 10.4533 6.72835 365.744 209.029 592.087 592.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.000256 2048 380 1020 60416 9.37574 7.03085 171.028 209.533 397.073 397.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 370 0.001024 1024 110 1005 4096 1.31478 0.66944 6.28554 25.2112 33.5796 33.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.001024 2048 215 1110 11776 1.36192 29.209 52.1117 82.7273 82.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.001024 2048 150 750 10496 1.35578 17.6265 51.8319 70.8547 70.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 3.2e-05 1024 490 585 409600 77.7544 26.8288 379.699 835.482 1321.84 1322.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 3.2e-05 512 80 450 491520 35.4049 13.324 179.349 417.831 646.149 646.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 3.2e-05 2048 400 1300 492544 120.991 56.086 2626.39 1676.96 4480.64 4480.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1060 0.000512 2048 230 980 32096 3.48592 104.664 140.198 248.393 248.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 760 0.000128 4096 215 2100 104064 38.5764 28.3361 1824.81 840.277 2732.11 2732.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 6.4e-05 512 110 1660 302080 10.4903 6.71648 277.789 209.764 504.891 505.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1250 0.000256 2048 380 1020 60288 9.39638 7.09632 230.91 209.822 457.331 457.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 370 0.001024 1024 110 1020 5120 1.34234 0.697792 5.68691 26.7302 34.5589 34.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.001024 2048 215 1120 12064 1.37267 22.6235 52.5088 76.5485 76.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 550 0.001024 2048 150 740 11072 1.37011 25.5034 52.5236 79.4389 79.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 3.2e-05 1024 490 580 430080 75.2758 26.8844 517.23 838.723 1458.34 1458.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 3.2e-05 512 80 460 495616 34.9897 13.3271 137.452 418.012 604.029 604.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 3.2e-05 2048 400 1300 492800 121.01 56.1353 1725.99 1676.96 3580.29 3580.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 0.000512 2048 230 980 32080 3.48032 59.3572 141.196 204.077 204.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 760 0.000128 4096 215 2100 104000 38.6227 28.3894 1113.78 838.67 2019.56 2019.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 6.4e-05 512 110 1660 302080 10.5292 6.75226 313.02 210.57 541.001 541.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000256 2048 380 1020 60320 9.41334 7.07584 146.489 209.84 372.919 373.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 370 0.001024 1024 110 1020 4960 1.34586 0.693664 6.29715 28.1931 36.6298 36.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.001024 2048 215 1120 12040 1.37197 25.344 52.4668 79.2264 79.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 550 0.001024 2048 150 740 11040 1.37059 29.5834 52.4554 83.4534 83.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 3.2e-05 1024 490 580 430080 75.2974 26.9396 340.092 838.671 1281.22 1281.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 3.2e-05 512 80 460 496640 35.1828 13.3885 154.727 419.412 622.955 623.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 3.2e-05 2048 400 1300 491520 120.724 56.0722 1605.15 1672.92 3455.07 3455.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 0.000512 2048 230 980 32064 3.48042 55.0211 140.61 199.155 199.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 760 0.000128 4096 215 2100 103872 38.5233 28.3823 1027.29 837.833 1932.14 1932.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 6.4e-05 512 110 1660 301824 10.4962 6.74406 290.545 209.522 517.463 517.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000256 2048 380 1020 60096 9.39149 7.03283 135.537 209.35 361.415 361.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 370 0.001024 1024 110 1020 4992 1.34512 0.69376 5.88822 27.2032 35.2277 35.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.001024 2048 215 1120 12048 1.37421 23.6983 52.4645 77.5808 77.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 550 0.001024 2048 150 740 11040 1.37216 25.6901 52.4389 79.5429 79.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 3.2e-05 1024 490 580 430080 75.1022 26.8943 316.067 850.689 1268.97 1269.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 3.2e-05 512 80 460 491520 35.048 13.2999 142.268 417.816 608.683 608.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 3.2e-05 2048 400 1300 491008 121.031 56.0448 1635.77 1672.69 3485.73 3485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 0.000512 2048 230 980 32088 3.49155 57.0044 139.492 200.033 200.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.000128 4096 215 2100 103936 38.6254 28.4028 1001.13 837.813 1906.09 1906.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 6.4e-05 512 110 1660 301952 10.5408 6.74816 295.809 209.532 522.763 522.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000256 2048 380 1020 60032 9.41219 7.04464 138.437 209.339 364.335 364.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 370 0.001024 1024 110 1020 4928 1.34416 0.692 5.89555 28.0178 36.05 36.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.001024 2048 215 1120 12040 1.3761 24.4367 52.4583 78.3141 78.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.001024 2048 150 740 11032 1.3704 14.9732 52.4289 68.8173 68.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 3.2e-05 1024 490 580 430080 75.2038 26.9269 323.616 837.187 1263.15 1263.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 3.2e-05 512 80 460 494592 35.3089 13.3774 146.616 418.325 613.878 614.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 3.2e-05 2048 400 1300 491520 120.801 56.0476 1658.91 1676.66 3512.61 3512.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 0.000512 2048 230 980 32064 3.48042 57.462 141.811 202.796 202.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.000128 4096 215 2100 103936 38.4904 28.338 1012.6 838.643 1918.17 1918.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 6.4e-05 512 110 1660 302080 10.4819 6.73357 283.338 209.742 510.422 510.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000256 2048 380 1020 59904 9.34813 7.00694 139.985 209.175 365.617 365.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 370 0.001024 1024 110 1020 5120 1.34678 0.69792 6.17552 27.0914 35.4135 35.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.001024 2048 215 1120 12032 1.37011 24.5902 52.4965 78.4985 78.5557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.001024 2048 150 740 11008 1.36918 15.0758 52.4242 68.9091 68.9655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 3.2e-05 1024 490 580 425984 75.3218 26.8165 322.327 835.835 1260.51 1260.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 3.2e-05 512 80 460 491520 35.3987 13.3323 146.063 417.946 612.979 613.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 3.2e-05 2048 400 1300 490752 121.115 56.1295 2019.34 1674.37 3871.15 3871.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 0.000512 2048 230 980 32040 3.48595 70.8117 141.343 215.682 215.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.000128 4096 215 2100 103968 38.5675 28.3797 1232.63 837.529 2137.22 2137.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 6.4e-05 512 110 1660 301824 10.5163 6.7681 368.733 209.465 595.609 595.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000256 2048 380 1020 60192 9.42368 7.05366 171.25 209.59 397.419 397.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 370 0.001024 1024 110 1020 4896 1.34464 0.692416 7.29952 27.7812 37.2175 37.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.001024 2048 215 1120 12024 1.3695 30.4745 52.4508 84.3363 84.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.001024 2048 150 740 11016 1.37162 18.5444 52.4174 72.3767 72.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 3.2e-05 1024 490 580 428544 75.0004 26.8671 399.29 834.365 1335.74 1335.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 3.2e-05 512 80 460 488448 34.9372 13.2103 180.097 414.114 642.601 642.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 3.2e-05 2048 400 1300 488448 120.621 56.0329 1397.66 1668.77 3243.29 3243.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 0.000512 2048 230 980 31968 3.48144 49.2415 138.702 191.467 191.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.000128 4096 215 2100 103680 38.4796 28.3752 852.48 838.093 1757.53 1757.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 6.4e-05 512 110 1660 301824 10.5049 6.74317 256.768 209.615 483.764 483.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000256 2048 380 1020 59904 9.35686 7.02166 119.286 209.063 344.827 344.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 370 0.001024 1024 110 1020 4608 1.33734 0.684032 5.00634 26.4133 33.5434 33.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.001024 2048 215 1120 11952 1.37206 21.2407 52.4591 75.1143 75.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 550 0.001024 2048 150 740 10944 1.37005 32.0199 52.427 85.8605 85.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 3.2e-05 1024 490 580 423936 74.4223 26.5724 275.08 829.225 1205.52 1205.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 3.2e-05 512 80 460 479232 34.6543 13.0461 122.957 408.337 579.238 579.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 3.2e-05 2048 400 1300 491520 120.8 56.1044 1949.23 1675.47 3801.8 3801.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 0.000512 2048 230 980 32000 3.4792 68.0243 140.302 211.851 211.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.000128 4096 215 2100 104000 38.4882 28.3767 1190.32 838.217 2095.51 2095.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 6.4e-05 512 110 1660 302080 10.4914 6.74778 354.481 209.593 581.445 581.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000256 2048 380 1020 59840 9.33421 7.0192 163.461 208.889 388.807 388.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 370 0.001024 1024 110 1020 4800 1.3383 0.688128 6.83373 26.0031 34.9634 35.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.001024 2048 215 1120 12000 1.37011 29.2146 52.417 83.0464 83.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.001024 2048 150 740 10960 1.36659 17.6391 53.9637 73.0141 73.0665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 3.2e-05 1024 490 580 430080 75.0782 26.9237 384.76 837.989 1324.97 1325.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 3.2e-05 512 80 460 491520 35.6045 13.3773 173.458 419.101 641.784 641.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 3.2e-05 2048 400 1300 491520 120.521 56.1675 1360.85 1677.08 3214.83 3214.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 0.000512 2048 230 980 31840 3.46678 47.3334 141.179 192.025 192.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.000128 4096 215 2100 103040 38.3521 28.311 823.734 836.19 1726.69 1726.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 6.4e-05 512 110 1660 302080 10.472 6.73264 249.025 209.823 476.185 476.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000256 2048 380 1020 59520 9.30816 7.06781 114.549 208.42 339.448 339.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 370 0.001024 1024 110 1020 4480 1.34963 0.693984 4.66048 26.6319 33.434 33.5296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.001024 2048 215 1120 11840 1.36397 20.4186 52.2491 74.0751 74.1328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.001024 2048 150 740 10880 1.36352 12.522 52.3398 66.2685 66.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 3.2e-05 1024 490 580 430080 74.9006 27.6337 269.967 838.741 1211.46 1211.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 3.2e-05 512 80 460 471040 36.0686 13.1338 117.505 412.547 579.499 579.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 3.2e-05 2048 400 1300 491520 120.448 55.9969 1832.06 1672.78 3681.48 3681.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 0.000512 2048 230 980 31968 3.46838 63.6846 140.438 207.633 207.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.000128 4096 215 2100 103680 38.4245 28.332 1115.85 836.818 2019.53 2019.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 6.4e-05 512 110 1660 301056 10.4831 6.73619 331.544 209.264 558.162 558.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000256 2048 380 1020 59904 9.37008 7.03078 154.181 209.447 380.134 380.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 370 0.001024 1024 110 1020 4608 1.34202 0.69152 6.35475 26.022 34.5102 34.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.001024 2048 215 1120 12000 1.36986 27.462 52.4579 81.3325 81.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.001024 2048 150 740 10944 1.36365 16.6564 52.2981 70.3629 70.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 3.2e-05 1024 490 580 423936 75.0016 26.7312 355.523 833.331 1290.81 1290.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 3.2e-05 512 80 460 479232 35.4187 13.1236 159.477 412.321 620.59 620.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 3.2e-05 2048 400 1300 485376 120.559 55.6728 1288.31 1666.38 3131.12 3131.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 0.000512 2048 230 980 31872 3.47341 45.4656 140.434 189.415 189.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.000128 4096 215 2100 103680 38.4692 28.3296 793.823 838.128 1698.86 1698.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 6.4e-05 512 110 1660 301056 10.493 6.73462 237.329 209.524 464.213 464.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000256 2048 380 1020 59136 9.3633 7.02531 109.778 208.906 335.17 335.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 370 0.001024 1024 110 1020 4608 1.35123 0.693856 4.52096 26.6895 33.3548 33.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.001024 2048 215 1120 11904 1.3689 19.7181 52.508 73.6362 73.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.001024 2048 150 740 10752 1.35782 11.7736 52.0894 65.2625 65.3225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 3.2e-05 1024 490 580 417792 74.7633 26.4454 251.006 825.18 1177.61 1177.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 3.2e-05 512 80 460 466944 36.5284 13.1304 111.057 412.626 573.58 573.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 3.2e-05 2048 400 1300 489600 121.542 56.2135 1902.26 1675.31 3755.52 3755.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 0.000512 2048 230 980 32000 3.47562 66.7191 142.354 212.592 212.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.000128 4096 215 2100 103600 38.7126 28.3986 1160 838.178 2065.39 2065.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 6.4e-05 512 110 1660 301600 10.5247 6.75808 344.769 209.571 571.751 571.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000256 2048 380 1020 60000 9.43254 7.08608 161.33 209.765 387.712 387.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 370 0.001024 1024 110 1020 4800 1.3488 0.690048 6.90762 27.7202 36.766 36.8599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.001024 2048 215 1120 12000 1.36934 28.7043 52.5132 82.6306 82.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.001024 2048 150 740 11000 1.36976 17.4247 52.5046 71.344 71.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 3.2e-05 1024 490 580 422400 75.5836 26.8145 371.407 834.958 1308.98 1309.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 3.2e-05 512 80 460 486400 34.774 13.1677 168.704 412.523 629.415 629.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 3.2e-05 2048 400 1300 486400 120.747 55.8575 1329.95 1665.5 3172.25 3172.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 0.000512 2048 230 980 31800 3.46582 46.6186 139.145 189.273 189.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.000128 4096 215 2100 103200 38.6211 28.3951 811.055 837.875 1716.05 1716.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 6.4e-05 512 110 1660 300800 10.5283 6.74899 243.921 209.463 470.789 470.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000256 2048 380 1020 59200 9.39869 7.02346 112.709 208.782 338.013 338.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 370 0.001024 1024 110 1020 4800 1.35178 0.691808 4.95053 27.7121 34.8054 34.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.001024 2048 215 1120 11800 1.3657 20.0397 52.2035 73.6514 73.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.001024 2048 150 740 10800 1.36285 12.255 52.1874 65.8485 65.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 3.2e-05 1024 490 580 409600 76.1036 26.5007 253.978 824.235 1181.03 1181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 3.2e-05 512 80 460 486400 34.8005 13.1599 119.214 412.231 579.649 579.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 3.2e-05 2048 400 1300 491008 120.531 56.0238 2430.55 1674.2 4281.51 4281.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 0.000512 2048 230 980 32032 3.49389 85.1657 142.695 231.398 231.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.000128 4096 215 2100 103488 38.4725 28.3611 1475.65 837.696 2380.29 2380.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 6.4e-05 512 110 1660 301056 10.4812 6.73792 439.532 209.445 666.324 666.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000256 2048 380 1020 60032 9.38806 7.04678 204.933 209.662 431.126 431.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 370 0.001024 1024 110 1020 4928 1.34573 0.691968 8.84406 26.7316 37.7115 37.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.001024 2048 215 1120 11984 1.3697 36.6879 52.5029 90.6016 90.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.001024 2048 150 740 10976 1.37011 22.2556 52.4698 76.1384 76.1928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 3.2e-05 1024 490 580 430080 75.0353 26.8959 481.787 843.11 1427.04 1427.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 3.2e-05 512 80 460 487424 34.8905 13.1844 215.964 414.054 678.332 678.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 3.2e-05 2048 400 1300 487424 121.132 55.937 1573.1 1673.08 3423.45 3423.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 0.000512 2048 230 980 31808 3.47498 54.8069 139.893 198.216 198.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.000128 4096 215 2100 103040 38.4143 28.324 960.426 837.473 1864.74 1864.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 6.4e-05 512 110 1660 301056 10.4638 6.73792 289.016 209.341 515.692 515.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000256 2048 380 1020 59136 9.27859 6.95376 131.42 207.382 355.132 355.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 370 0.001024 1024 110 1020 4480 1.32787 0.679616 5.14803 25.9288 33.1897 33.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.001024 2048 215 1120 11872 1.36598 23.4228 52.4564 77.2891 77.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.001024 2048 150 740 10752 1.35578 14.1577 52.1232 67.6781 67.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 3.2e-05 1024 490 580 415744 75.3959 26.8658 303.522 827.14 1233.14 1233.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 3.2e-05 512 80 460 458752 35.7317 13.0273 133.977 404.016 586.997 587.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 3.2e-05 2048 400 1300 487680 121.085 56.0269 2307.03 1670.19 4165.6 4165.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 0.000512 2048 230 980 31920 3.47914 81.3897 139.772 224.683 224.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.000128 4096 215 2100 103680 38.5685 28.3834 1420.86 838.277 2326.19 2326.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 6.4e-05 512 110 1660 301440 10.5184 6.74406 424.076 209.581 651.048 651.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000256 2048 380 1020 60000 9.3872 7.02282 196.642 209.167 422.319 422.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 370 0.001024 1024 110 1020 4800 1.34534 0.686624 8.1521 26.6552 36.9396 37.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.001024 2048 215 1120 11880 1.36058 34.6571 52.2426 88.3033 88.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.001024 2048 150 740 10920 1.36634 21.0962 52.34 74.8424 74.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 3.2e-05 1024 490 580 422400 76.0308 27.0382 454.457 835.192 1392.93 1393.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 3.2e-05 512 80 460 476160 35.8003 13.1584 203.797 412.525 665.519 665.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 3.2e-05 2048 400 1300 483840 121.641 55.9043 1552.33 1670.43 3400.5 3400.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 0.000512 2048 230 980 31680 3.4616 54.65 139.34 197.493 197.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.000128 4096 215 2100 102720 38.4301 28.3445 952.316 836.212 1855.41 1855.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 6.4e-05 512 110 1660 299520 10.4805 6.73517 282.757 209.021 509.121 509.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000256 2048 380 1020 59520 9.38496 7.02979 132.337 209.492 358.341 358.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 370 0.001024 1024 110 1020 4800 1.35341 0.692224 5.54205 26.6779 34.3626 34.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.001024 2048 215 1120 11760 1.35869 23.3444 52.2432 76.9892 77.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.001024 2048 150 740 10800 1.36035 14.0896 52.3405 67.8323 67.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 3.2e-05 1024 490 580 414720 75.2531 26.4777 301.244 824.985 1228.17 1228.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 3.2e-05 512 80 460 460800 37.1339 13.1416 132.318 412.614 595.447 595.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 3.2e-05 2048 400 1300 487424 121.071 56.0385 2238.68 1671.51 4087.5 4087.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 0.000512 2048 230 980 32000 3.48346 79.3032 144.259 227.09 227.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.000128 4096 215 2100 103424 38.3763 28.3346 1379.2 836.448 2282.47 2282.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 6.4e-05 512 110 1660 302080 10.4791 6.73213 413.018 209.801 640.157 640.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000256 2048 380 1020 59904 9.37168 7.02922 190.986 209.365 416.861 416.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 370 0.001024 1024 110 1020 4608 1.33034 0.681984 7.81862 26.3293 36.2595 36.3519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.001024 2048 215 1120 11904 1.36397 33.7715 52.3289 87.5075 87.5634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.001024 2048 150 740 10880 1.35987 20.5087 53.2636 75.1743 75.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 3.2e-05 1024 490 580 425984 75.2506 26.8168 441.753 835.92 1379.95 1380.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 3.2e-05 512 80 460 491520 35.3777 13.3284 203.957 418.025 670.928 671.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 3.2e-05 2048 400 1300 483328 121.931 55.9739 1496.02 1672.16 3346.29 3346.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 0.000512 2048 230 980 31744 3.46435 52.8106 138.625 194.943 195.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.000128 4096 215 2100 103424 38.4119 28.3238 926.972 837.383 1831.2 1831.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 6.4e-05 512 110 1660 301056 10.445 6.73459 274.041 209.226 500.58 500.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.000256 2048 380 1020 59392 9.3879 7.03283 127.213 209.728 353.466 353.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 370 0.001024 1024 110 1020 4096 1.31123 0.6672 4.81459 25.2344 32.1241 32.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.001024 2048 215 1120 11776 1.36214 22.1407 52.3412 75.8886 75.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.001024 2048 150 740 10752 1.35616 13.3322 52.2609 66.9926 67.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 3.2e-05 1024 490 580 425984 75.2395 26.8265 297.791 836.1 1236.18 1236.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 3.2e-05 512 80 460 491520 35.3899 13.3304 135.936 418.169 603.067 603.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 3.2e-05 2048 400 1300 485376 120.731 55.7252 1954.72 1665.03 3796.41 3796.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 0.000512 2048 230 980 31872 3.47398 68.8775 140.395 212.791 212.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.000128 4096 215 2100 103680 38.4156 28.3265 1214.08 837.556 2118.49 2118.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 6.4e-05 512 110 1660 301056 10.4913 6.7383 355.925 209.357 582.644 582.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000256 2048 380 1020 59136 9.35046 7.01126 164.656 208.702 389.822 389.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 370 0.001024 1024 110 1020 4608 1.34758 0.69232 6.83741 26.6565 35.6373 35.7286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.001024 2048 215 1120 11904 1.37069 29.5133 52.466 83.3937 83.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.001024 2048 150 740 10752 1.35824 17.569 52.7484 71.7164 71.7755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 3.2e-05 1024 490 580 417792 74.8055 26.4315 379.703 824.364 1305.52 1305.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 3.2e-05 512 80 460 466944 36.5269 13.1285 167.857 412.296 630.05 630.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 3.2e-05 2048 400 1300 479232 119.638 55.0584 1354.34 1664.64 3193.88 3194.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 0.000512 2048 230 980 31488 3.45856 48.0358 139.464 191 191.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.000128 4096 215 2100 102912 38.3887 28.3177 835.969 842.234 1745.01 1745.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 6.4e-05 512 110 1660 297984 10.478 6.7168 247.926 210.417 475.667 475.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000256 2048 380 1020 58368 9.28646 6.9392 114.727 209.117 340.173 340.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 370 0.001024 1024 110 1020 3072 1.3448 0.675168 3.50272 25.8782 31.4989 31.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.001024 2048 215 1120 11520 1.35549 19.788 52.4407 73.6267 73.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.001024 2048 150 740 10368 1.34349 11.8618 52.016 65.2624 65.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 3.2e-05 1024 490 580 417792 74.7556 26.4409 267.279 832.403 1201.1 1201.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 3.2e-05 512 80 460 442368 35.604 12.8184 111.87 399.703 560.242 560.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 3.2e-05 2048 400 1300 486400 120.831 55.8934 2024.38 1666.88 3868.18 3868.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 0.000512 2048 230 980 31800 3.46522 71.2827 141.732 216.522 216.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.000128 4096 215 2100 103200 38.6231 28.3873 1236.93 838.59 2142.63 2142.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 6.4e-05 512 110 1660 300800 10.5326 6.74406 372.321 209.643 599.372 599.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000256 2048 380 1020 59200 9.38246 7.0185 170.735 208.959 396.195 396.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 370 0.001024 1024 110 1020 4800 1.35235 0.690176 7.43763 26.683 36.263 36.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.001024 2048 215 1120 11800 1.36022 30.3528 52.2434 84.0008 84.0572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.001024 2048 150 740 10800 1.36272 18.515 52.2322 72.1517 72.2087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 3.2e-05 1024 490 580 409600 76.1357 26.4935 386.531 825.14 1314.51 1314.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 3.2e-05 512 80 460 486400 34.8142 13.1545 181.956 412.587 642.755 642.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 3.2e-05 2048 400 1300 473600 121.052 55.4022 1401.97 1648.92 3227.54 3227.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 0.000512 2048 230 980 31600 3.4679 50.0386 138.812 192.362 192.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.000128 4096 215 2100 102400 38.4578 28.349 872.062 834.781 1773.75 1773.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 6.4e-05 512 110 1660 297600 10.495 6.72358 265.298 208.524 491.173 491.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.000256 2048 380 1020 57600 9.31142 6.95763 118.498 207.17 342.037 342.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 370 0.001024 1024 110 1020 3200 1.27683 0.643264 3.89066 25.6011 31.5122 31.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.001024 2048 215 1120 11600 1.35824 20.7721 52.2003 74.3747 74.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.001024 2048 150 740 10400 1.34624 12.8471 51.6525 65.8903 65.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 3.2e-05 1024 490 580 409600 76.0358 26.4725 275.241 825.968 1203.93 1204.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 3.2e-05 512 80 460 460800 37.178 13.1482 123.053 412.377 585.992 586.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 3.2e-05 2048 400 1296 491520 120.787 56.0148 1523.77 1674.95 3375.73 3375.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1060 0.000512 2048 230 984 32096 3.49123 101.46 140.013 245.009 245.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 760 0.000128 4096 215 2088 104320 38.5196 28.3384 1774.34 838.256 2679.56 2679.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 6.4e-05 512 110 1656 301824 10.5026 6.70963 274.986 209.524 501.855 501.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000256 2048 380 1032 60160 9.41309 7.05254 223.823 209.571 449.963 450.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 370 0.001024 1024 110 1008 5248 1.34131 0.696704 5.74435 26.5858 34.4709 34.5641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.001024 2048 215 1128 12000 1.37216 22.4795 52.4204 76.3132 76.3699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 550 0.001024 2048 150 744 11040 1.37427 25.6356 52.4923 79.546 79.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 3.2e-05 1024 490 600 425984 76.0542 26.8759 515.141 840.548 1458.85 1459.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 3.2e-05 512 80 456 491520 35.3863 13.3237 135.236 417.638 601.834 602.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 3.2e-05 2048 400 1296 491520 121.066 56.1211 1595.41 1675.39 3448.18 3448.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 0.000512 2048 230 984 32080 3.49741 55.6301 140.965 200.135 200.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 760 0.000128 4096 215 2088 104320 38.6217 28.3955 1024.27 837.903 1929.29 1929.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 6.4e-05 512 110 1656 301760 10.5376 6.7543 290.527 209.565 517.516 517.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000256 2048 380 1032 60160 9.4377 7.09226 136.223 209.639 362.495 362.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 370 0.001024 1024 110 1008 5120 1.34445 0.695072 6.01638 27.0036 35.1621 35.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.001024 2048 215 1128 12000 1.37261 23.7267 52.4529 77.5962 77.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 550 0.001024 2048 150 744 11000 1.3712 25.7577 52.4186 79.5894 79.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 3.2e-05 1024 490 600 427520 75.7291 26.9455 322.553 837.872 1263.32 1263.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 3.2e-05 512 80 456 491520 35.7186 13.3834 143.218 419.003 611.57 611.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 3.2e-05 2048 400 1296 489984 121.01 55.9882 1569.04 1673.85 3420.08 3420.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 0.000512 2048 230 984 32064 3.49056 55.1024 140.855 199.492 199.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 760 0.000128 4096 215 2088 104256 38.4794 28.3625 1013.25 838.676 1918.88 1918.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 6.4e-05 512 110 1656 301440 10.4941 6.74051 287.336 209.633 514.335 514.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000256 2048 380 1032 60096 9.37936 7.11101 133.63 209.471 359.694 359.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 370 0.001024 1024 110 1008 5184 1.34016 0.69536 5.95376 26.2339 34.3211 34.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.001024 2048 215 1128 12000 1.3697 23.6403 52.5107 77.5624 77.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 550 0.001024 2048 150 744 10992 1.37162 27.1684 52.4569 81.0399 81.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 3.2e-05 1024 490 600 423936 76.0667 26.8926 316.175 837.099 1256.45 1256.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 3.2e-05 512 80 456 485376 35.6504 13.29 140.411 416.563 606.154 606.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 3.2e-05 2048 400 1296 488448 121.036 55.9549 1008.26 1673.04 2858.49 2858.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 0.000512 2048 230 984 31968 3.47923 35.3608 139.225 178.11 178.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 760 0.000128 4096 215 2088 104064 38.385 28.3334 690.418 836.94 1594.18 1594.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 6.4e-05 512 110 1656 301056 10.4701 6.73494 186.848 209.377 413.56 413.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000256 2048 380 1032 59904 9.3751 7.04269 85.4492 209.477 311.446 311.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 370 0.001024 1024 110 1008 4992 1.33738 0.688096 3.88419 26.0259 32.0332 32.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.001024 2048 215 1128 11904 1.36448 15.1163 52.351 68.8754 68.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 550 0.001024 2048 150 744 10944 1.36365 26.7668 52.4268 80.6004 80.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 3.2e-05 1024 490 600 417792 76.0254 26.7305 201.207 832.493 1136.69 1136.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 3.2e-05 512 80 456 479232 35.4084 13.1256 89.8814 412.238 550.895 551.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 3.2e-05 2048 400 1296 489216 121.361 56.0558 1810.17 1672.26 3660.04 3660.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 0.000512 2048 230 984 32032 3.47546 64.1802 144.345 212.045 212.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.000128 4096 215 2088 104160 38.5727 28.3792 1115.87 837.59 2020.51 2020.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 6.4e-05 512 110 1656 301504 10.5267 6.7527 333.391 209.485 560.288 560.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000256 2048 380 1032 60032 9.41635 7.04115 154.903 209.282 380.743 380.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 370 0.001024 1024 110 1008 4928 1.34506 0.68976 6.51443 26.627 35.276 35.3693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.001024 2048 215 1128 11984 1.37421 27.5661 52.4348 81.4165 81.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.001024 2048 150 744 10976 1.37184 16.9382 52.3817 70.7351 70.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 3.2e-05 1024 490 600 426496 75.5205 26.9177 367.654 836.31 1306.62 1306.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 3.2e-05 512 80 456 487424 35.927 13.3776 162.83 418.308 630.679 630.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 3.2e-05 2048 400 1296 487424 121.353 56.04 1148.98 1674.03 3000.6 3000.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 0.000512 2048 230 984 31920 3.47443 40.6514 141.094 185.262 185.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 760 0.000128 4096 215 2088 103936 38.4215 28.3603 791.977 837.508 1696.37 1696.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 6.4e-05 512 110 1656 301056 10.4887 6.74352 210.776 209.42 437.558 437.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000256 2048 380 1032 60032 9.37005 7.04938 98.9501 209.75 325.219 325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 370 0.001024 1024 110 1008 4928 1.34406 0.690144 4.35229 26.5873 33.073 33.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.001024 2048 215 1128 11872 1.36141 17.4268 52.3372 71.1691 71.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 550 0.001024 2048 150 744 10864 1.36419 31.9233 52.2822 85.614 85.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 3.2e-05 1024 490 600 422912 75.9678 26.8947 232.635 837.09 1172.81 1172.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 3.2e-05 512 80 456 473088 36.1636 13.187 100.3 413.853 563.74 563.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 3.2e-05 2048 400 1296 491520 120.699 56.0428 1772.59 1676.85 3626.38 3626.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 0.000512 2048 230 984 32064 3.49389 62.5953 136.659 202.794 202.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.000128 4096 215 2088 104192 38.447 28.3403 1078.72 839.707 1985.33 1985.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 6.4e-05 512 110 1656 301568 10.4899 6.73133 303.406 209.763 530.525 530.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000256 2048 380 1032 59904 9.36694 7.01594 150.505 209.2 376.187 376.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 370 0.001024 1024 110 1008 5120 1.34816 0.69632 6.4448 27.0824 35.6719 35.7682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.001024 2048 215 1128 11968 1.37011 26.8411 52.4731 80.727 80.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.001024 2048 150 744 11008 1.37446 16.4219 52.5473 70.3854 70.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 3.2e-05 1024 490 600 421888 80.3496 26.8335 348.157 835.852 1291.42 1291.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 3.2e-05 512 80 456 491520 35.3602 13.3304 156.75 420.719 626.394 626.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 3.2e-05 2048 400 1296 487424 121.022 55.9677 1162.47 1671.67 3011.32 3011.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 0.000512 2048 230 984 32000 3.49779 41.4882 140.088 185.119 185.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.000128 4096 215 2088 103424 38.3899 28.3218 709.671 836.387 1612.88 1612.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 6.4e-05 512 110 1656 301056 10.4868 6.73872 196.514 209.82 423.695 423.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000256 2048 380 1032 59904 9.37533 7.02458 100.773 209.381 326.654 326.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 370 0.001024 1024 110 1008 4608 1.33229 0.684032 4.06179 26.2558 32.4345 32.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.001024 2048 215 1128 11904 1.36326 17.7662 52.4795 71.6494 71.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 550 0.001024 2048 150 744 10880 1.36208 28.7092 52.3837 82.4988 82.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 3.2e-05 1024 490 600 417792 76.5478 26.8316 232.019 836.703 1172.33 1172.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 3.2e-05 512 80 456 491520 35.368 13.3282 105.244 418.072 572.257 572.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 3.2e-05 2048 400 1296 490752 121.189 56.1786 1927.3 1674.78 3779.65 3779.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 0.000512 2048 230 984 32040 3.48774 68.1978 141.446 213.174 213.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.000128 4096 215 2088 104256 38.5209 28.3991 1176.56 837.844 2081.43 2081.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 6.4e-05 512 110 1656 301248 10.5228 6.75206 351.542 209.499 578.444 578.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000256 2048 380 1032 60192 9.41814 7.08166 165.642 209.642 391.887 391.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 370 0.001024 1024 110 1008 4896 1.34566 0.69632 6.92992 26.9003 35.9744 36.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.001024 2048 215 1128 11952 1.3719 29.2448 52.4133 83.0706 83.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.001024 2048 150 744 10944 1.3697 17.7787 52.3524 71.5445 71.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 3.2e-05 1024 490 600 423936 83.6838 26.8698 387.862 834.568 1333.2 1333.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 3.2e-05 512 80 456 479232 35.8186 13.215 169.481 414.208 632.963 633.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 3.2e-05 2048 400 1296 488448 120.631 55.9634 1340.65 1669.96 3187.4 3187.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 0.000512 2048 230 984 31968 3.49389 47.4219 139.909 190.867 190.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.000128 4096 215 2088 104256 38.4552 28.3734 821.428 838.682 1727.04 1727.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 6.4e-05 512 110 1656 300672 10.5117 6.74042 247.648 209.694 474.722 474.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000256 2048 380 1032 59904 9.36544 7.02528 115.46 209.206 341.16 341.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 370 0.001024 1024 110 1008 4608 1.33549 0.686752 4.66259 26.4321 33.217 33.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.001024 2048 215 1128 11808 1.36397 20.3771 52.2461 74.0274 74.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.001024 2048 150 744 10800 1.36397 12.4549 52.1932 66.0541 66.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 3.2e-05 1024 490 600 414720 75.8245 26.6056 265.578 828.967 1197.19 1197.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 3.2e-05 512 80 456 460800 36.3093 13.0477 114.432 408.363 572.395 572.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 3.2e-05 2048 400 1296 491520 120.766 56.0781 1835.03 1677.07 3689.14 3689.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 0.000512 2048 230 984 32000 3.47626 64.5737 141.673 209.769 209.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.000128 4096 215 2088 104320 38.4744 28.3792 1119.95 838.907 2025.82 2025.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 6.4e-05 512 110 1656 301440 10.5042 6.74214 335.03 209.795 562.211 562.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000256 2048 380 1032 59840 9.36333 7.01504 155.561 209.086 381.127 381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 370 0.001024 1024 110 1008 4800 1.33757 0.691616 6.67757 26.7973 35.6047 35.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.001024 2048 215 1128 11920 1.36806 27.7469 52.3943 81.5537 81.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.001024 2048 150 744 10960 1.36806 16.7953 52.4695 70.6762 70.7318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 3.2e-05 1024 490 600 424960 75.9253 26.9188 367.706 857.685 1341.26 1341.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 3.2e-05 512 80 456 491520 35.5956 20.6479 165.182 419.43 641.1 641.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 3.2e-05 2048 400 1296 491520 120.468 55.9985 1311.53 1675.27 3163.47 3163.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 0.000512 2048 230 984 31840 3.46848 46.0596 140.089 189.659 189.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 0.000128 4096 215 2088 103680 38.2689 28.3041 792.904 834.892 1694.47 1694.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 6.4e-05 512 110 1656 300800 10.4883 6.73264 240.036 209.6 466.987 467.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000256 2048 380 1032 59520 9.32006 6.98157 111.223 208.195 335.818 335.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 370 0.001024 1024 110 1008 4480 1.34762 0.68896 4.5768 26.6043 33.317 33.4086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.001024 2048 215 1128 11840 1.36602 19.968 52.3307 73.7072 73.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.001024 2048 150 744 10880 1.36416 12.094 52.4057 65.9093 65.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 3.2e-05 1024 490 600 419840 76.5618 26.882 261.367 837.72 1202.74 1202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 3.2e-05 512 80 456 471040 36.0605 13.1216 113.911 412.11 575.446 575.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 3.2e-05 2048 400 1296 488448 120.965 55.9663 2335.42 1674.38 4186.92 4187.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 0.000512 2048 230 984 31968 3.48339 82.5691 142.308 228.402 228.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.000128 4096 215 2088 104064 38.3688 28.3259 1423.12 838.101 2328.01 2328.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 6.4e-05 512 110 1656 301056 10.4714 6.73264 426.782 209.462 653.582 653.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000256 2048 380 1032 59904 9.3665 7.05981 199.363 209.644 425.538 425.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 370 0.001024 1024 110 1008 4992 1.33162 0.690176 8.75747 27.6809 38.5598 38.6502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.001024 2048 215 1128 11904 1.36781 35.3524 52.3918 89.1533 89.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.001024 2048 150 744 10944 1.37018 21.6342 52.4701 75.5155 75.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 3.2e-05 1024 490 600 417792 76.0429 26.7248 465.178 833.145 1401.31 1401.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 3.2e-05 512 80 456 479232 35.3724 17.5526 207.281 412.574 673.017 673.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 3.2e-05 2048 400 1296 485376 120.585 55.6914 1482.95 1665.05 3324.47 3324.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 0.000512 2048 230 984 31872 3.47856 52.3989 140.418 196.337 196.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.000128 4096 215 2088 103680 38.4089 28.3484 910.733 837.45 1815.04 1815.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 6.4e-05 512 110 1656 301056 10.4887 6.73382 277.179 209.356 503.89 503.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000256 2048 380 1032 59136 9.34458 7.00192 125.043 208.704 350.195 350.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 370 0.001024 1024 110 1008 4608 1.34963 0.690176 5.14077 26.5232 33.8005 33.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.001024 2048 215 1128 11712 1.35942 22.0793 52.0914 75.5728 75.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.001024 2048 150 744 10752 1.36208 13.2898 52.1647 66.8621 66.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 3.2e-05 1024 490 600 405504 76.4375 26.4438 289.254 824.359 1216.71 1216.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 3.2e-05 512 80 456 466944 36.5091 13.1271 131.42 412.31 593.606 593.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 3.2e-05 2048 400 1296 489600 121.46 56.2628 2295.78 1675.42 4149.13 4149.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 0.000512 2048 230 984 32000 3.47955 81.4058 140.334 225.262 225.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.000128 4096 215 2088 104000 38.6725 28.4119 1404.61 838.624 2310.42 2310.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 6.4e-05 512 110 1656 301600 10.5296 6.74979 423.278 209.591 650.276 650.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000256 2048 380 1032 60000 9.42726 7.048 196.371 209.786 422.733 422.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 370 0.001024 1024 110 1008 4800 1.34691 0.6904 8.14995 27.7221 38.0083 38.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.001024 2048 215 1128 11900 1.36413 34.8177 52.395 88.6169 88.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.001024 2048 150 744 10900 1.36742 21.1044 52.3608 74.874 74.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 3.2e-05 1024 490 600 422400 75.5749 26.8238 463.931 833.572 1400.11 1400.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 3.2e-05 512 80 456 473600 36.0353 13.1623 202.625 412.574 664.648 664.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 3.2e-05 2048 400 1296 486400 120.795 56.0104 1549.47 1665.58 3392.06 3392.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 0.000512 2048 230 984 31800 3.47075 54.9843 140.272 198.768 198.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.000128 4096 215 2088 104000 38.5649 28.3906 952.483 837.879 1857.42 1857.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 6.4e-05 512 110 1656 300800 10.5045 6.75328 283.839 209.454 510.68 510.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000256 2048 380 1032 59200 9.38922 7.01866 131.46 208.78 356.751 356.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 370 0.001024 1024 110 1008 4800 1.34998 0.691232 5.57034 27.5804 35.289 35.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.001024 2048 215 1128 11800 1.36298 23.2956 52.3449 77.0441 77.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.001024 2048 150 744 10800 1.36173 14.0978 52.3153 67.8149 67.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 3.2e-05 1024 490 600 409600 76.1234 26.4974 304.082 824.247 1231.18 1231.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 3.2e-05 512 80 456 460800 37.2109 13.1585 132.729 412.24 595.58 595.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 3.2e-05 2048 400 1296 487424 121.316 56.238 2246.9 1672.85 4097.51 4097.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 0.000512 2048 230 984 31920 3.47501 79.7901 140.016 223.324 223.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.000128 4096 215 2088 103936 38.4393 28.3595 1377.8 837.019 2281.73 2281.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 6.4e-05 512 110 1656 301056 10.4925 6.73834 412.985 209.772 640.124 640.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000256 2048 380 1032 60032 9.38221 7.04102 193.264 209.494 419.283 419.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 370 0.001024 1024 110 1008 4928 1.34282 0.691456 8.44093 26.7074 37.2831 37.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.001024 2048 215 1128 11872 1.36493 34.1436 52.3017 87.8529 87.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.001024 2048 150 744 10864 1.36602 20.7246 52.2469 74.3821 74.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 3.2e-05 1024 490 600 422912 76.0218 26.8957 452.594 836.666 1392.41 1392.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 3.2e-05 512 80 456 473088 36.1717 13.1865 197.877 413.557 661.037 661.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 3.2e-05 2048 400 1296 487424 121.151 56.0455 1485.36 1673.1 3335.85 3336.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 0.000512 2048 230 984 31808 3.47136 52.4191 139.962 195.894 195.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.000128 4096 215 2088 103936 38.3762 28.3343 907.261 837.489 1811.56 1811.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 6.4e-05 512 110 1656 301056 10.4772 6.73517 272.316 209.349 499.005 499.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000256 2048 380 1032 59136 9.27539 6.97235 125.753 207.384 349.489 349.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 370 0.001024 1024 110 1008 4480 1.32922 0.678336 5.372 25.68 33.1624 33.2511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.001024 2048 215 1128 11648 1.35408 21.7709 51.999 75.1685 75.2254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.001024 2048 150 744 10752 1.3616 13.2973 52.2414 66.9441 67.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 3.2e-05 1024 490 600 415744 75.4245 26.5175 295.537 827.024 1224.72 1224.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 3.2e-05 512 80 456 458752 35.7403 13.0355 126.719 405.756 581.493 581.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 3.2e-05 2048 400 1296 487680 121.125 56.0377 2178.68 1668.98 4025.03 4025.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 0.000512 2048 230 984 31920 3.4752 77.2649 140.985 221.77 221.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.000128 4096 215 2088 104160 38.5333 28.3861 1334.18 837.706 2238.91 2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 6.4e-05 512 110 1656 301440 10.516 6.74266 400.963 209.437 627.794 627.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000256 2048 380 1032 59520 9.38294 7.02832 185.362 209.025 410.898 410.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 370 0.001024 1024 110 1008 4800 1.34429 0.689312 7.83798 27.687 37.6584 37.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.001024 2048 215 1128 11880 1.36618 33.2007 52.3586 86.9672 87.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.001024 2048 150 744 10920 1.36733 20.1332 52.4258 73.966 74.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 3.2e-05 1024 490 600 422400 75.99 26.8739 442.813 834.775 1380.66 1380.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 3.2e-05 512 80 456 476160 35.789 13.1528 193.969 412.245 655.393 655.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 3.2e-05 2048 400 1296 483840 121.614 56.0783 1397.21 1669.19 3244.28 3244.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 0.000512 2048 230 984 31680 3.46688 49.5861 139.319 192.415 192.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.000128 4096 215 2088 103680 38.3847 28.3528 856.112 835.891 1758.84 1758.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 6.4e-05 512 110 1656 299520 10.4722 6.72768 258.628 208.849 484.806 484.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000256 2048 380 1032 59520 9.38691 7.03501 120.09 209.323 345.939 346.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 370 0.001024 1024 110 1008 4800 1.35014 0.691584 5.52688 26.6525 34.3204 34.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.001024 2048 215 1128 11760 1.36262 21.0488 52.3437 74.7978 74.8544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.001024 2048 150 744 10800 1.45408 13.0089 52.4173 66.9249 66.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 3.2e-05 1024 490 600 414720 75.2499 26.4744 280.544 824.322 1206.81 1206.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 3.2e-05 512 80 456 460800 37.1368 13.152 121.3 412.282 584.115 584.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 3.2e-05 2048 400 1296 487424 121.049 55.8838 2082.25 1671.34 3930.72 3930.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 0.000512 2048 230 984 32000 3.4936 74.0232 141.326 218.886 218.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.000128 4096 215 2088 103424 38.3839 28.3228 1267.95 836.335 2171.1 2171.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 6.4e-05 512 110 1656 301056 10.495 6.72966 381.334 209.788 608.474 608.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000256 2048 380 1032 59904 9.36698 7.02128 178.9 210.275 405.665 405.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 370 0.001024 1024 110 1008 4608 1.32986 0.681984 7.32832 27.3727 36.8116 36.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.001024 2048 215 1128 11904 1.36883 31.7727 52.4647 85.6517 85.7088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.001024 2048 150 744 10880 1.36602 19.1201 52.3704 72.8992 72.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 3.2e-05 1024 490 600 417792 76.6072 26.8227 418.155 835.815 1357.61 1357.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 3.2e-05 512 80 456 491520 35.3924 13.3332 189.974 417.985 656.927 657.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 3.2e-05 2048 400 1296 483328 121.946 55.9729 1392.91 1670.48 3241.5 3241.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 0.000512 2048 230 984 31744 3.46934 49.2427 140.702 193.457 193.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.000128 4096 215 2088 103424 38.4228 28.3239 855.831 836.641 1759.32 1759.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 6.4e-05 512 110 1656 299008 10.4884 6.73338 257.602 209.023 483.976 484.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.000256 2048 380 1032 59392 9.38278 7.03197 118.756 209.529 344.799 344.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 370 0.001024 1024 110 1008 4096 1.31162 0.670752 4.22259 26.7067 33.012 33.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 0.001024 2048 215 1128 11776 1.36349 20.6193 52.4331 74.4589 74.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.001024 2048 150 744 10752 1.35994 12.7467 52.3341 66.4828 66.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 3.2e-05 1024 490 600 409600 77.6852 26.8206 275.697 835.318 1215.74 1215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 3.2e-05 512 80 456 491520 35.3794 13.3254 128.959 417.778 595.685 595.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 3.2e-05 2048 400 1300 492544 120.476 56.1851 1723.78 1676.75 3577.4 3577.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1060 0.000512 2048 230 975 32160 3.49389 113.646 140.154 257.337 257.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 760 0.000128 4096 215 2100 104192 38.4955 28.3298 2042.37 838.563 2947.87 2947.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 6.4e-05 512 110 1675 301824 10.4858 6.71536 315.066 209.74 542.134 542.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000256 2048 380 1025 60544 9.3896 7.06896 250.753 209.852 477.166 477.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 370 0.001024 1024 110 1025 4736 1.34986 0.698528 6.02486 26.3077 34.4821 34.5744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.001024 2048 215 1125 12032 1.3728 25.538 52.5067 79.4617 79.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 550 0.001024 2048 150 750 10944 1.36602 28.7601 52.4739 82.6412 82.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 3.2e-05 1024 490 600 419840 76.9586 26.8758 565.038 838.652 1507.74 1507.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 3.2e-05 512 80 450 491520 35.3607 13.3238 152.343 418.032 619.298 619.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 3.2e-05 2048 400 1300 492800 121.033 56.137 1540.66 1677.04 3395.06 3395.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 0.000512 2048 230 975 32120 3.47722 52.8159 140.908 197.242 197.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 760 0.000128 4096 215 2100 104160 38.6628 28.3839 988.233 838.687 1894.07 1894.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 6.4e-05 512 110 1675 301760 10.5427 6.75459 281.707 209.77 508.906 509.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000256 2048 380 1025 60480 9.41763 7.08198 131.332 209.84 357.774 357.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 370 0.001024 1024 110 1025 4640 1.35347 0.69408 5.30499 27.0053 34.456 34.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.001024 2048 215 1125 12000 1.37014 22.7375 52.448 76.6006 76.6566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 550 0.001024 2048 150 750 10960 1.37606 24.8243 52.5475 78.7921 78.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 3.2e-05 1024 490 600 419840 76.9682 26.9457 302.563 838.692 1245.38 1245.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 3.2e-05 512 80 450 491520 35.7131 13.3851 135.809 419.395 604.54 604.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 3.2e-05 2048 400 1300 491520 120.881 56.2774 992.993 1676.99 2847.35 2847.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1060 0.000512 2048 230 975 32080 3.48365 34.2774 141.865 179.669 179.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 760 0.000128 4096 215 2100 104000 38.6398 28.3786 1759.05 839.452 2665.63 2665.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 6.4e-05 512 110 1675 301440 10.5138 6.72454 182.905 209.781 410.056 410.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000256 2048 380 1025 60160 9.38038 7.03782 209.896 209.08 435.498 435.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 370 0.001024 1024 110 1025 4480 1.34733 0.68896 3.48509 27.4024 33.0279 33.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.001024 2048 215 1125 11920 1.36806 14.8975 52.345 68.6519 68.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 550 0.001024 2048 150 750 10880 1.36986 24.2094 52.4346 78.0568 78.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 3.2e-05 1024 490 600 419840 77.1017 26.9189 467.865 838.772 1410.88 1411.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 3.2e-05 512 80 450 491520 35.6278 13.3775 88.2814 419.398 556.921 557.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 3.2e-05 2048 400 1300 491520 120.561 56.1567 1634.01 1672.61 3483.54 3483.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 0.000512 2048 230 975 32112 3.47219 56.453 139.436 199.404 199.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 760 0.000128 4096 215 2100 104064 38.4924 28.3628 1050.73 837.578 1955.27 1955.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 6.4e-05 512 110 1675 301824 10.4919 6.7457 301.561 209.485 528.412 528.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000256 2048 380 1025 60480 9.36778 7.03302 139.444 209.32 365.266 365.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 370 0.001024 1024 110 1025 4608 1.35514 0.694496 5.67162 28.1024 35.9242 36.0146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.001024 2048 215 1125 12000 1.37216 24.3663 52.419 78.1992 78.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 550 0.001024 2048 150 750 10944 1.37395 26.2106 52.4705 80.0987 80.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 3.2e-05 1024 490 600 417792 76.998 26.8946 319.791 836.518 1260.42 1260.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 3.2e-05 512 80 450 485376 35.6638 13.2964 143.897 416.245 609.34 609.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 3.2e-05 2048 400 1300 491520 120.339 56.131 1055.89 1674.39 2906.95 2907.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 0.000512 2048 230 975 32064 3.48083 36.4344 139.323 179.28 179.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 760 0.000128 4096 215 2100 103680 38.4077 28.3346 713.105 837.942 1617.89 1617.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 6.4e-05 512 110 1675 301056 10.4849 6.73402 194.447 209.457 421.258 421.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000256 2048 380 1025 60288 9.36586 7.03923 89.5788 209.657 315.737 315.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 370 0.001024 1024 110 1025 4224 1.35152 0.68624 3.51981 26.0492 31.7082 31.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.001024 2048 215 1125 11904 1.36195 15.6877 52.3379 69.4302 69.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 550 0.001024 2048 150 750 10848 1.36403 26.0484 52.3961 79.8525 79.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 3.2e-05 1024 490 600 411648 76.8396 26.7206 204.304 833.162 1141.24 1141.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 3.2e-05 512 80 450 479232 35.4003 13.1301 92.0973 412.565 553.436 553.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 3.2e-05 2048 400 1300 491008 120.929 56.0536 1755.93 1674.05 3607.16 3607.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 0.000512 2048 230 975 32088 3.48115 61.7539 142.606 207.883 207.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.000128 4096 215 2100 104160 38.5358 28.3766 1079.12 838.631 1984.77 1984.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 6.4e-05 512 110 1675 301952 10.5244 6.75373 322.457 209.915 549.78 549.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000256 2048 380 1025 60480 9.39376 7.03917 149.438 209.516 375.488 375.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 370 0.001024 1024 110 1025 4480 1.34906 0.688128 5.84278 27.7042 35.6844 35.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.001024 2048 215 1125 11984 1.36602 26.5131 52.442 80.3625 80.4189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.001024 2048 150 750 10920 1.37011 16.2083 52.4772 70.0982 70.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 3.2e-05 1024 490 600 419328 76.8519 26.9251 345.215 838.806 1288.01 1288.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 3.2e-05 512 80 450 487424 35.9308 13.3788 155.086 418.663 623.295 623.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 3.2e-05 2048 400 1300 491008 120.554 56.0476 1118.38 1672.84 2968.02 2968.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 0.000512 2048 230 975 32032 3.46947 39.039 142.221 184.772 184.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 760 0.000128 4096 215 2100 103936 38.4255 28.3586 768.023 836.904 1671.82 1671.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 6.4e-05 512 110 1675 301056 10.4947 6.73997 204.395 209.272 431.028 431.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.000256 2048 380 1025 60480 9.36618 7.16512 95.7887 210.009 322.431 322.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 370 0.001024 1024 110 1025 4480 1.3497 0.692864 3.93114 27.652 33.73 33.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.001024 2048 215 1125 11872 1.36192 16.7839 52.2501 70.4385 70.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 550 0.001024 2048 150 750 10864 1.36397 30.5171 52.4269 84.3507 84.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 3.2e-05 1024 490 600 415744 77.066 26.8943 218.93 836.502 1159.61 1159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 3.2e-05 512 80 450 473088 36.1761 13.183 95.5151 413.545 558.66 558.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 3.2e-05 2048 400 1300 491520 120.788 56.0906 1829.78 1675.69 3682.55 3682.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 0.000512 2048 230 975 32128 3.49158 63.8291 141.883 209.246 209.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.000128 4096 215 2100 104192 38.4647 28.3532 1116.36 838.149 2021.43 2021.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 6.4e-05 512 110 1675 301568 10.4886 6.73382 318.835 209.619 545.803 545.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000256 2048 380 1025 60160 9.344 7.03309 154.818 209.048 380.345 380.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 370 0.001024 1024 110 1025 4608 1.35811 0.699488 6.06387 27.9621 36.183 36.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.001024 2048 215 1125 11968 1.36368 27.5023 52.3863 81.2946 81.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.001024 2048 150 750 10880 1.36781 16.6847 52.3542 70.4495 70.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 3.2e-05 1024 490 600 417792 76.6159 26.8244 358.728 835.359 1297.74 1297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 3.2e-05 512 80 450 491520 35.369 13.3259 162.886 417.762 629.588 629.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 3.2e-05 2048 400 1300 487424 121.025 55.9114 1201.72 1670.15 3049.01 3049.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 0.000512 2048 230 975 32000 3.48285 42.324 138.77 184.621 184.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.000128 4096 215 2100 103424 38.3877 28.3345 735.727 835.624 1638.18 1638.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 6.4e-05 512 110 1675 301056 10.5094 6.7416 204.97 209.633 431.984 432.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000256 2048 380 1025 59904 9.36819 7.02234 103.898 209.252 329.641 329.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 370 0.001024 1024 110 1025 4096 1.3383 0.682016 3.81693 26.3374 32.2744 32.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.001024 2048 215 1125 11904 1.36851 18.375 52.378 72.1647 72.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 550 0.001024 2048 150 750 10752 1.36442 27.9839 52.1719 81.5652 81.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 3.2e-05 1024 490 600 417792 76.5603 26.8227 237.521 835.78 1176.9 1177.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 3.2e-05 512 80 450 491520 35.3476 13.3303 107.862 417.685 574.464 574.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 3.2e-05 2048 400 1300 490752 121.207 56.0988 1925.51 1675.07 3778.09 3778.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 0.000512 2048 230 975 32112 3.49155 67.4654 142.54 213.54 213.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.000128 4096 215 2100 103968 38.5604 28.39 1179.95 837.976 2084.98 2085.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 6.4e-05 512 110 1675 301824 10.5151 6.74794 356.809 209.541 583.746 583.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000256 2048 380 1025 60480 9.40928 7.0553 164.557 209.678 390.801 390.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 370 0.001024 1024 110 1025 4608 1.34966 0.690176 6.7305 26.1217 34.9942 35.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.001024 2048 215 1125 11952 1.36397 29.0025 52.3685 82.778 82.8371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.001024 2048 150 750 10872 1.36602 17.6339 52.3527 71.3955 71.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 3.2e-05 1024 490 600 414720 77.1508 26.8692 376.778 834.71 1315.73 1315.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 3.2e-05 512 80 450 479232 35.8392 13.2144 168.792 414.276 632.362 632.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 3.2e-05 2048 400 1300 488448 120.626 56.0121 1372.27 1670.19 3219.3 3219.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 0.000512 2048 230 975 31968 3.47328 48.0399 139.76 191.318 191.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.000128 4096 215 2100 103680 38.489 28.3736 839.938 838.819 1745.72 1745.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 6.4e-05 512 110 1675 301824 10.4858 6.74246 256.707 209.732 483.798 483.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000256 2048 380 1025 59904 9.35757 7.03955 118.138 209.236 343.874 343.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 370 0.001024 1024 110 1025 4032 1.34518 0.681984 4.34301 27.4855 33.9585 34.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.001024 2048 215 1125 11808 1.36701 20.8343 52.2056 74.4496 74.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.001024 2048 150 750 10800 1.36806 12.9378 52.3939 66.7426 66.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 3.2e-05 1024 490 600 405504 77.1005 26.5809 263.888 828.996 1196.78 1196.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 3.2e-05 512 80 450 460800 36.298 13.0442 116.075 408.425 574.085 574.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 3.2e-05 2048 400 1300 491520 120.724 56.1397 1879.03 1675.72 3731.82 3731.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 0.000512 2048 230 975 32080 3.48115 65.9136 142.692 212.13 212.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.000128 4096 215 2100 104000 38.5005 28.3789 1146 838.34 2051.33 2051.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 6.4e-05 512 110 1675 301440 10.504 6.74614 344.245 209.623 571.25 571.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000256 2048 380 1025 60160 9.33526 7.01866 159.589 208.917 384.961 385.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 370 0.001024 1024 110 1025 4480 1.34387 0.689824 6.42547 27.6389 36.1996 36.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.001024 2048 215 1125 11920 1.36432 28.3005 52.2977 82.0054 82.0615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.001024 2048 150 750 10880 1.36774 17.2917 52.3941 71.097 71.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 3.2e-05 1024 490 600 419840 76.7843 26.9224 371.238 838.088 1313.25 1313.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 3.2e-05 512 80 450 491520 35.6182 13.3703 168.278 419.147 636.656 636.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 3.2e-05 2048 400 1300 491520 120.494 55.99 1319.64 1675.72 3172.05 3172.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 0.000512 2048 230 975 32000 3.47546 46.0574 143.525 193.1 193.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.000128 4096 215 2100 103040 38.3553 28.3071 796.92 835.101 1698.78 1698.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 6.4e-05 512 110 1675 300800 10.4963 6.72973 242.769 209.65 469.775 469.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.000256 2048 380 1025 59520 9.32154 6.98186 111.693 208.251 336.348 336.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 370 0.001024 1024 110 1025 4480 1.35158 0.690944 4.68243 27.6626 34.4897 34.5846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.001024 2048 215 1125 11840 1.36586 19.9025 52.2928 73.6047 73.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.001024 2048 150 750 10720 1.36397 12.0944 52.1715 65.6734 65.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 3.2e-05 1024 490 600 419840 76.5323 26.8874 261.171 838.043 1202.85 1203.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 3.2e-05 512 80 450 471040 36.07 13.1329 113.281 412.209 574.933 575.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 3.2e-05 2048 400 1300 491520 120.291 55.9196 2283.24 1672.77 4132.43 4132.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 0.000512 2048 230 975 32064 3.47821 79.9693 142.291 225.784 225.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.000128 4096 215 2100 103680 38.4153 28.3224 1391.12 836.89 2294.85 2294.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 6.4e-05 512 110 1675 301056 10.4829 6.73501 421.493 209.264 648.111 648.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000256 2048 380 1025 60288 9.35802 7.03277 194.661 209.447 420.602 420.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 0.001024 1024 110 1025 4224 1.34922 0.690176 7.45603 27.654 37.2481 37.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.001024 2048 215 1125 11904 1.36653 34.4023 55.6413 91.4537 91.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.001024 2048 150 750 10848 1.36784 20.9042 52.3415 74.656 74.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 3.2e-05 1024 490 600 411648 76.8289 26.7305 443.384 832.431 1379.59 1379.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 3.2e-05 512 80 450 479232 35.3845 13.1218 201.132 412.164 662.051 662.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 3.2e-05 2048 400 1300 485376 120.597 55.6704 1514.25 1665.04 3355.76 3355.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 0.000512 2048 230 975 31872 3.47066 53.0841 139.205 195.803 195.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.000128 4096 215 2100 103680 38.4199 28.3389 932.757 837.45 1837.07 1837.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 6.4e-05 512 110 1675 301056 10.4844 6.73488 281.289 209.355 507.992 508.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000256 2048 380 1025 59904 9.33091 7.06291 129.423 208.703 354.62 354.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 370 0.001024 1024 110 1025 3840 1.36448 0.689152 4.78208 26.1553 33.0897 33.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.001024 2048 215 1125 11712 1.35578 22.4593 52.0396 75.8978 75.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.001024 2048 150 750 10752 1.36211 13.6883 52.3557 67.4485 67.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 3.2e-05 1024 490 600 405504 76.4481 26.443 292.543 824.366 1220.01 1220.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 3.2e-05 512 80 450 466944 36.5117 13.1331 130.939 412.293 593.117 593.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 3.2e-05 2048 400 1300 489600 121.462 56.2228 2274.5 1675.01 4127.4 4127.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 0.000512 2048 230 975 32000 3.46509 79.7837 141.196 224.487 224.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.000128 4096 215 2100 104000 38.6683 28.4201 1404.07 838.058 2309.33 2309.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 6.4e-05 512 110 1675 301600 10.5313 6.75424 423.392 209.542 650.354 650.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000256 2048 380 1025 60400 9.4249 7.09059 195.623 211.451 423.691 423.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 0.001024 1024 110 1025 4400 1.3553 0.689376 7.77235 26.6656 36.5786 36.6715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.001024 2048 215 1125 11900 1.36326 34.5559 52.3264 88.2906 88.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.001024 2048 150 750 10900 1.36976 21.1574 52.5301 75.1018 75.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 3.2e-05 1024 490 600 416000 76.6925 26.821 449.548 833.362 1386.64 1386.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 3.2e-05 512 80 450 473600 36.0396 14.1682 199.209 412.466 662.123 662.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 3.2e-05 2048 400 1300 486400 120.758 55.832 1519.59 1665.76 3362.14 3362.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 0.000512 2048 230 975 31800 3.46426 53.331 140.132 196.967 197.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.000128 4096 215 2100 104000 38.5639 28.3981 943.468 838.522 1849.06 1849.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 6.4e-05 512 110 1675 300800 10.5243 6.74822 280.698 209.494 507.598 507.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000256 2048 380 1025 60000 9.35731 7.03664 130.592 208.815 355.9 355.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 370 0.001024 1024 110 1025 4000 1.36656 0.691392 5.12541 26.5321 33.8147 33.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.001024 2048 215 1125 11800 1.36019 23.1593 52.2996 76.8616 76.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.001024 2048 150 750 10800 1.37226 13.8998 52.5005 67.8171 67.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 3.2e-05 1024 490 600 409600 76.1074 26.5032 295.441 824.397 1222.66 1222.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 3.2e-05 512 80 450 460800 37.198 13.1615 128.951 412.305 591.86 592.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 3.2e-05 2048 400 1300 491008 120.575 56.0316 2215.55 1672.83 4065.18 4065.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 0.000512 2048 230 975 32032 3.47546 77.5786 142.249 223.347 223.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.000128 4096 215 2100 103936 38.452 28.3607 1354.51 838.26 2259.68 2259.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 6.4e-05 512 110 1675 301056 10.4847 6.74406 406.506 209.278 633.141 633.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.000256 2048 380 1025 60480 9.36851 7.06397 189.811 209.49 415.836 415.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 370 0.001024 1024 110 1025 4480 1.34938 0.694272 7.65981 26.127 35.93 36.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.001024 2048 215 1125 11872 1.36682 33.3867 52.2477 87.0436 87.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.001024 2048 150 750 10864 1.37171 20.3058 52.4292 74.149 74.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 3.2e-05 1024 490 600 415744 77.0935 26.9026 438.707 836.578 1379.5 1379.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 3.2e-05 512 80 450 473088 36.18 13.183 191.194 413.553 654.348 654.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 3.2e-05 2048 400 1300 487424 121.159 55.9557 1445.28 1674.51 3297.11 3297.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 0.000512 2048 230 975 31808 3.46726 50.6388 138.838 192.985 193.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.000128 4096 215 2100 103936 38.3791 28.3249 886.164 838.2 1791.17 1791.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 6.4e-05 512 110 1675 301056 10.4677 6.73642 267.7 209.522 494.554 494.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.000256 2048 380 1025 59136 9.26877 6.94678 122.045 208.458 346.819 346.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 370 0.001024 1024 110 1025 3584 1.34675 0.679936 4.03203 25.7046 31.8612 31.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.001024 2048 215 1125 11648 1.35782 21.5425 51.9913 74.9337 74.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.001024 2048 150 750 10752 1.364 13.461 52.4842 67.3508 67.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 3.2e-05 1024 490 600 401408 77.5958 26.5164 276.502 827.73 1208.57 1208.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 3.2e-05 512 80 450 458752 35.7534 13.0253 122.195 404.361 575.573 575.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 3.2e-05 2048 400 1300 487680 121.049 56.1151 2132.74 1669.83 3979.93 3980.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 0.000512 2048 230 975 32040 3.47635 75.1178 140.963 219.601 219.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.000128 4096 215 2100 103680 38.5713 28.3817 1304.6 838.557 2210.22 2210.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 6.4e-05 512 110 1675 301440 10.5137 6.74592 393.922 209.545 620.852 620.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000256 2048 380 1025 60000 9.3889 7.02813 182.451 209.14 408.105 408.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 0.001024 1024 110 1025 4320 1.35232 0.688672 7.09107 26.0719 35.3055 35.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.001024 2048 215 1125 11880 1.36285 32.2059 52.3243 85.9347 85.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.001024 2048 150 750 10800 1.36205 19.5703 52.3102 73.2856 73.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 3.2e-05 1024 490 600 414720 77.1246 26.8636 420.11 835.16 1359.47 1359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 3.2e-05 512 80 450 476160 35.7866 17.8711 187.754 412.452 654.099 654.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 3.2e-05 2048 400 1300 483840 121.614 55.9756 1401.66 1670.44 3249.88 3250.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 0.000512 2048 230 975 31920 3.47699 49.5274 139.948 192.996 193.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.000128 4096 215 2100 102720 38.4186 28.351 854.513 836.221 1757.61 1757.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 6.4e-05 512 110 1675 299520 10.4797 6.73178 264.686 209.022 491.05 491.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000256 2048 380 1025 59520 9.39622 7.0345 121.01 209.496 347.035 347.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 370 0.001024 1024 110 1025 3840 1.37072 0.692128 4.23005 26.2381 32.6319 32.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.001024 2048 215 1125 11760 1.36602 21.1164 52.3308 74.8539 74.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.001024 2048 150 750 10560 1.35757 12.728 51.9994 66.1262 66.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 3.2e-05 1024 490 600 399360 77.4397 26.4932 268.997 824.987 1198.13 1198.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 3.2e-05 512 80 450 460800 37.1623 13.1482 120.9 412.621 584.07 584.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 3.2e-05 2048 400 1300 487424 121.077 56.0784 2035.81 1669.86 3883.03 3883.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 0.000512 2048 230 975 32000 3.47686 71.553 142.276 217.349 217.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.000128 4096 215 2100 103424 38.3736 28.3218 1247.12 836.116 2150.04 2150.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 6.4e-05 512 110 1675 301056 10.4964 6.7408 378.415 209.603 605.386 605.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000256 2048 380 1025 59904 9.36195 7.0209 173.878 209.155 399.518 399.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 0.001024 1024 110 1025 4096 1.33875 0.68048 6.53178 27.356 36.0038 36.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.001024 2048 215 1125 11904 1.3648 30.843 52.3703 84.6222 84.6766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.001024 2048 150 750 10752 1.36192 18.8477 52.1625 72.4159 72.4721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 3.2e-05 1024 490 600 417792 76.5753 26.8247 404.065 850.217 1363.9 1364.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 3.2e-05 512 80 450 491520 35.3743 13.3233 185.17 424.233 658.342 658.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 3.2e-05 2048 400 1300 483328 121.92 55.9744 1428.24 1670.42 3276.75 3276.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 0.000512 2048 230 975 31744 3.46189 50.0142 138.429 191.948 192.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.000128 4096 215 2100 103424 38.4298 28.3279 886.631 836.295 1789.78 1789.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 6.4e-05 512 110 1675 299008 10.4892 6.73238 265.137 209.027 491.517 491.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.000256 2048 380 1025 59392 9.38467 7.03283 121.709 209.523 347.751 347.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 370 0.001024 1024 110 1025 3072 1.33146 0.667648 3.75517 25.658 31.5116 31.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.001024 2048 215 1125 11776 1.36144 21.1274 52.3798 74.9112 74.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.001024 2048 150 750 10496 1.34986 12.7855 51.8259 66.0042 66.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 3.2e-05 1024 490 600 409600 77.7046 26.8288 279.69 836.425 1220.86 1221.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 3.2e-05 512 80 450 491520 35.3703 13.3316 130.478 417.774 597.194 597.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 3.2e-05 2048 400 1312 489472 121.21 56.2384 1525.18 1675.35 3378.19 3378.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1060 0.000512 2048 230 992 32032 3.49242 53.2879 142.119 198.945 199.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 760 0.000128 4096 215 2112 103424 38.5668 28.341 1702.93 837.961 2607.91 2608.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 6.4e-05 512 110 1664 301824 10.4811 6.71462 273.912 209.568 500.811 500.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.000256 2048 380 1024 60544 9.39987 7.05504 210.24 209.625 436.422 436.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 370 0.001024 1024 110 1024 4736 1.35283 0.695328 5.2985 27.7878 35.2324 35.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.001024 2048 215 1120 12064 1.37216 22.44 52.4596 76.3134 76.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 550 0.001024 2048 150 768 10752 1.37251 23.5765 52.4676 77.4602 77.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 3.2e-05 1024 490 608 417792 77.3789 26.87 479.301 837.819 1421.6 1421.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 3.2e-05 512 80 448 479232 36.4974 13.3242 128.029 419.903 598.006 598.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 3.2e-05 2048 400 1312 489472 122.116 56.193 2627.24 1677.01 4482.76 4482.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1060 0.000512 2048 230 992 32000 3.49466 95.0276 143.162 241.732 241.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 760 0.000128 4096 215 2112 103424 38.6202 28.3402 1707.84 838.82 2613.73 2613.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 6.4e-05 512 110 1664 301568 10.509 6.71606 176.859 209.787 404.003 404.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1250 0.000256 2048 380 1024 60160 9.39386 7.01158 226.773 209.217 452.5 452.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 370 0.001024 1024 110 1024 4608 1.36106 0.699808 3.53082 29.4782 35.1663 35.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 710 0.001024 2048 215 1120 12032 1.37216 39.0574 52.5085 92.9805 93.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 550 0.001024 2048 150 768 10688 1.36992 23.4745 52.4328 77.3196 77.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 3.2e-05 1024 490 608 413696 77.7288 26.9381 492.548 835.977 1433.41 1433.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 3.2e-05 512 80 448 475136 36.9679 13.3222 82.4185 418.033 550.979 551.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 3.2e-05 2048 400 1312 488960 121.704 56.1152 1541.66 1674.94 3394.63 3394.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 0.000512 2048 230 992 32000 3.47955 53.7784 142.981 200.282 200.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 760 0.000128 4096 215 2112 103360 38.658 28.3893 986.667 837.806 1891.63 1891.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 6.4e-05 512 110 1664 301760 10.5552 6.74816 281.209 209.512 508.156 508.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.000256 2048 380 1024 60480 9.41248 7.05149 129.984 209.585 356.135 356.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 370 0.001024 1024 110 1024 4640 1.35341 0.692768 5.36794 26.1613 33.6777 33.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.001024 2048 215 1120 12040 1.36806 22.7348 52.4044 76.5519 76.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 550 0.001024 2048 150 768 10720 1.3697 25.0838 52.3857 78.8806 78.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 3.2e-05 1024 490 608 417280 77.3339 26.9448 304.943 846.132 1255.57 1255.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 3.2e-05 512 80 448 481280 36.5944 13.3857 132.465 418.953 601.638 601.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 3.2e-05 2048 400 1312 488960 121.374 56.0681 993.677 1675.31 2846.63 2846.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 0.000512 2048 230 992 31920 3.47546 34.3036 139.602 177.422 177.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 760 0.000128 4096 215 2112 103360 38.5116 28.3785 672.703 838.006 1577.71 1577.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 6.4e-05 512 110 1664 301440 10.5081 6.73952 181.735 209.568 408.679 408.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.000256 2048 380 1024 60160 9.3711 7.11066 207.328 208.863 432.774 432.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 370 0.001024 1024 110 1024 4480 1.34554 0.690176 3.42387 27.2039 32.7641 32.8602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.001024 2048 215 1120 12000 1.36413 14.7737 52.4115 68.5929 68.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 550 0.001024 2048 150 768 10640 1.3609 24.2378 52.2893 77.929 77.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 3.2e-05 1024 490 608 414720 77.3226 26.915 202.49 837.725 1144.67 1144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 3.2e-05 512 80 448 481280 36.5321 13.3789 85.1701 418.971 554.296 554.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 3.2e-05 2048 400 1312 488448 121.2 55.9893 1670.8 1672.27 3520.45 3520.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 0.000512 2048 230 992 32016 3.48438 58.8144 138.269 200.611 200.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.000128 4096 215 2112 103296 38.4966 28.3572 1014.77 837.4 1919.13 1919.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 6.4e-05 512 110 1664 301440 10.4976 6.74195 302.981 209.436 529.786 529.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.000256 2048 380 1024 60288 9.3639 7.03283 140.592 209.279 366.367 366.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 370 0.001024 1024 110 1024 4608 1.35158 0.69456 5.73632 26.2125 34.0955 34.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.001024 2048 215 1120 12048 1.36694 25.0082 52.4502 78.8698 78.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 550 0.001024 2048 150 768 10704 1.36602 27.8374 52.368 81.6131 81.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 3.2e-05 1024 490 608 414720 77.194 26.8943 327.646 836.395 1268.34 1268.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 3.2e-05 512 80 448 473088 36.7252 13.2915 140.457 416.182 606.894 607.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 3.2e-05 2048 400 1312 488448 120.978 56.1566 1070.01 1672.71 2920.05 2920.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 0.000512 2048 230 992 31968 3.49184 37.5445 138.127 179.208 179.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 760 0.000128 4096 215 2112 102912 38.4316 28.3345 722.781 836.863 1626.52 1626.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 6.4e-05 512 110 1664 301056 10.4713 6.73792 196.066 209.259 422.662 422.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.000256 2048 380 1024 60288 9.35456 7.03258 90.3271 209.439 316.253 316.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 370 0.001024 1024 110 1024 4224 1.35293 0.68992 3.41062 26.606 32.1556 32.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.001024 2048 215 1120 12000 1.36806 16.1594 52.4556 70.0247 70.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 550 0.001024 2048 150 768 10656 1.36806 27.6713 52.378 81.4602 81.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 3.2e-05 1024 490 608 411648 76.767 26.8403 209.253 832.329 1145.41 1145.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 3.2e-05 512 80 448 466944 36.4684 13.1297 89.7216 413.256 552.816 553.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 3.2e-05 2048 400 1312 487424 121.666 56.0464 1643.84 1672.8 3494.55 3494.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 0.000512 2048 230 992 31976 3.4775 58.0204 142.562 204.103 204.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.000128 4096 215 2112 103264 38.6314 28.3873 999.081 837.86 1904.06 1904.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 6.4e-05 512 110 1664 301504 10.5373 6.75226 297.923 209.554 524.899 524.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.000256 2048 380 1024 60256 9.41165 7.04307 138.621 209.367 364.542 364.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 370 0.001024 1024 110 1024 4480 1.35149 0.694144 5.40432 27.8282 35.378 35.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.001024 2048 215 1120 12040 1.37357 24.6481 52.4654 78.529 78.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.001024 2048 150 768 10696 1.36691 15.1861 52.3857 68.9832 69.0401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 3.2e-05 1024 490 608 415744 77.2684 26.9292 325.527 836.656 1266.6 1266.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 3.2e-05 512 80 448 480256 36.582 13.3693 139.986 418.4 608.577 608.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 3.2e-05 2048 400 1312 487424 121.31 56.296 1057.89 1672.71 2908.41 2908.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 0.000512 2048 230 992 31920 3.4753 37.2406 139.082 179.842 179.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.000128 4096 215 2112 103040 38.4963 28.3574 642.505 836.836 1546.3 1546.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 6.4e-05 512 110 1664 301056 10.4872 6.74611 191.031 209.257 417.653 417.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.000256 2048 380 1024 60032 9.38294 7.0471 88.9477 209.474 314.954 315.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 370 0.001024 1024 110 1024 4480 1.35334 0.692608 3.59702 26.5704 32.3114 32.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.001024 2048 215 1120 11984 1.36602 15.9709 52.4536 69.8353 69.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 550 0.001024 2048 150 768 10640 1.36355 25.4444 52.3758 79.2263 79.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 3.2e-05 1024 490 608 415744 77.0953 27.0049 209.716 836.439 1150.47 1150.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 3.2e-05 512 80 448 473088 36.1849 13.1878 88.9218 413.52 552.061 552.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 3.2e-05 2048 400 1312 483840 122.344 56.0518 864.674 1672.96 2716.23 2716.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 0.000512 2048 230 992 31752 3.46483 30.8163 140.878 175.203 175.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 760 0.000128 4096 215 2112 102816 38.6024 28.3854 602.287 837.194 1506.58 1506.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 6.4e-05 512 110 1664 301056 10.5257 6.74819 157.077 209.319 383.795 383.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.000256 2048 380 1024 59808 9.43104 7.05331 73.5882 209.631 299.803 299.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 370 0.001024 1024 110 1024 4032 1.33974 0.67584 3.08451 25.6047 30.8075 30.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.001024 2048 215 1120 11928 1.36669 13.1256 52.4724 67.0072 67.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 550 0.001024 2048 150 768 10584 1.36278 25.2631 52.3796 79.0484 79.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 3.2e-05 1024 490 608 408576 78.1983 26.925 170.307 836.556 1112.21 1112.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 3.2e-05 512 80 448 473088 37.1622 13.3759 73.5087 418.389 542.681 542.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 3.2e-05 2048 400 1312 489472 121.223 56.0517 1679.77 1675.44 3532.68 3532.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 0.000512 2048 230 992 32000 3.4943 59.1127 141.864 204.512 204.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.000128 4096 215 2112 103424 38.4809 28.3587 1018.61 838.195 1923.75 1923.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 6.4e-05 512 110 1664 301568 10.4926 6.7359 289.512 209.586 516.457 516.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.000256 2048 380 1024 60160 9.34221 7.01434 141.079 209.026 366.563 366.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 370 0.001024 1024 110 1024 4608 1.35814 0.700416 5.80906 26.3243 34.2934 34.3826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.001024 2048 215 1120 12032 1.36915 25.0152 52.4577 78.8856 78.9422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.001024 2048 150 768 10688 1.368 15.3293 52.3795 69.1195 69.1762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 3.2e-05 1024 490 608 413696 77.0751 26.8327 327.952 835.172 1267.25 1267.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 3.2e-05 512 80 448 475136 36.9227 13.3325 140.779 417.633 608.907 609.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 3.2e-05 2048 400 1312 487424 121.033 55.8801 1124.6 1670 2971.71 2971.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 0.000512 2048 230 992 31872 3.4815 39.5919 139.795 182.912 182.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.000128 4096 215 2112 102912 38.3913 28.3253 684.025 835.542 1586.38 1586.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 6.4e-05 512 110 1664 301056 10.5037 6.73674 184.96 209.609 411.939 412.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.000256 2048 380 1024 59904 9.36624 7.03066 94.4963 209.177 320.17 320.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 370 0.001024 1024 110 1024 4096 1.34125 0.683392 3.61574 27.2179 32.9566 33.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.001024 2048 215 1120 11904 1.36131 16.7424 52.2793 70.427 70.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.001024 2048 150 768 10624 1.36362 10.5554 52.3767 64.3393 64.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 3.2e-05 1024 490 608 409600 77.6579 26.8282 218.151 835.088 1157.94 1158.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 3.2e-05 512 80 448 475136 36.9071 13.3281 95.1367 417.652 563.263 563.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 3.2e-05 2048 400 1312 485376 120.562 55.6974 930.228 1664.82 2771.5 2771.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 0.000512 2048 230 992 31872 3.49315 33.1863 140.562 177.284 177.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 760 0.000128 4096 215 2112 102912 38.4724 28.3295 629.807 837.325 1534.03 1534.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 6.4e-05 512 110 1664 301056 10.4966 6.73587 154.998 209.326 381.691 381.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.000256 2048 380 1024 59904 9.32109 7.02685 78.8018 208.676 303.927 304.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 370 0.001024 1024 110 1024 3840 1.3657 0.690176 2.89712 26.1501 31.2003 31.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.001024 2048 215 1120 11904 1.36554 13.9734 52.4621 67.8408 67.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 550 0.001024 2048 150 768 10560 1.36278 23.8087 52.3782 77.5929 77.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 3.2e-05 1024 490 608 405504 76.4588 26.4419 180.005 824.992 1108.11 1108.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 3.2e-05 512 80 448 466944 36.5029 13.1277 77.758 412.24 539.867 540.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 3.2e-05 2048 400 1312 488448 121.582 56.1002 2372.54 1675.03 4225.46 4225.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 0.000512 2048 230 992 31968 3.48102 83.5584 140.363 227.446 227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.000128 4096 215 2112 103392 38.5756 28.3847 1437.73 837.984 2342.78 2342.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 6.4e-05 512 110 1664 301248 10.5207 6.75021 429.102 209.535 656.036 656.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.000256 2048 380 1024 60480 9.39648 7.07302 200.321 209.672 426.562 426.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 370 0.001024 1024 110 1024 4608 1.35146 0.692064 8.21264 27.7908 38.1478 38.2387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.001024 2048 215 1120 12024 1.36806 35.3409 52.4668 89.2184 89.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.001024 2048 150 768 10656 1.37008 21.7844 52.3222 75.5191 75.5738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 3.2e-05 1024 490 608 414720 77.1598 26.864 466.599 834.571 1405.41 1405.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 3.2e-05 512 80 448 470016 36.6777 13.2196 198.31 414.29 662.738 662.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 3.2e-05 2048 400 1312 483840 121.608 55.8871 1478.85 1670.18 3326.72 3326.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 0.000512 2048 230 992 31824 3.47933 52.3229 141.812 197.657 197.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.000128 4096 215 2112 103104 38.5193 28.3806 911.566 838.8 1817.38 1817.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 6.4e-05 512 110 1664 300672 10.486 6.73997 277.197 209.888 504.441 504.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.000256 2048 380 1024 59904 9.36986 7.06006 124.22 209.232 349.981 350.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 370 0.001024 1024 110 1024 4032 1.34518 0.681984 4.90336 27.3502 34.3821 34.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.001024 2048 215 1120 11952 1.36298 22.237 52.5003 76.1451 76.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.001024 2048 150 768 10512 1.35366 13.5004 52.161 67.0593 67.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 3.2e-05 1024 490 608 405504 77.0988 26.579 289.115 829.001 1222.01 1222.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 3.2e-05 512 80 448 460800 36.3015 13.0464 126.138 408.434 584.16 584.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 3.2e-05 2048 400 1312 483840 121.837 55.9596 1221.77 1668.59 3068.36 3068.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 0.000512 2048 230 992 31752 3.47133 43.1391 140.627 187.281 187.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.000128 4096 215 2112 102816 38.566 28.3953 745.151 835.2 1647.42 1647.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 6.4e-05 512 110 1664 298944 10.5118 6.73773 228.362 208.777 454.518 454.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.000256 2048 380 1024 59616 9.40918 7.03606 103.077 209.205 328.829 328.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 370 0.001024 1024 110 1024 4320 1.3497 0.684032 4.23088 27.4141 33.7763 33.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.001024 2048 215 1120 11880 1.36579 18.4156 52.4469 72.2717 72.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.001024 2048 150 768 10368 1.35373 11.0219 51.9148 64.3335 64.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 3.2e-05 1024 490 608 414720 77.1294 26.8677 245.327 834.369 1183.91 1184.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 3.2e-05 512 80 448 442368 38.1294 13.0571 100.218 408.024 559.667 559.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 3.2e-05 2048 400 1312 488960 121.262 56.1275 2210.54 1676.87 4065 4065.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 0.000512 2048 230 992 31920 3.47546 77.8809 141.65 223.051 223.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 0.000128 4096 215 2112 103360 38.4974 28.3832 1349.3 838.929 2255.21 2255.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 6.4e-05 512 110 1664 301440 10.5084 6.73997 405.429 209.767 632.571 632.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.000256 2048 380 1024 60160 9.34192 7.01674 185.646 209.067 411.172 411.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 370 0.001024 1024 110 1024 4480 1.34506 0.68656 7.52422 26.5996 36.2563 36.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.001024 2048 215 1120 12000 1.37011 33.1982 52.4582 87.0697 87.1254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.001024 2048 150 768 10640 1.36192 20.1898 52.3344 73.9289 73.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 3.2e-05 1024 490 608 414720 77.3143 26.9183 437.264 840.204 1381.91 1382.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 3.2e-05 512 80 448 481280 36.5146 13.3717 192.035 419.374 661.534 661.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 3.2e-05 2048 400 1312 486400 121.61 56 1482.51 1675.93 3336.25 3336.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 0.000512 2048 230 992 31840 3.47632 52.4195 139.226 195.167 195.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 0.000128 4096 215 2112 102400 38.3405 28.3171 902.139 835.223 1804.12 1804.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 6.4e-05 512 110 1664 300800 10.485 6.7361 268.42 209.674 495.45 495.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.000256 2048 380 1024 59520 9.32067 7.01558 123.922 208.271 348.632 348.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 370 0.001024 1024 110 1024 4480 1.34586 0.688128 5.40061 26.112 33.6513 33.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.001024 2048 215 1120 11840 1.35782 22.3867 52.2075 75.9944 76.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.001024 2048 150 768 10560 1.36192 13.7564 52.2997 67.4599 67.5165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 3.2e-05 1024 490 608 409600 77.9831 26.8885 288.691 838.035 1231.81 1231.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 3.2e-05 512 80 448 471040 36.0813 13.1262 124.983 412.272 586.708 586.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 3.2e-05 2048 400 1312 483840 121.654 55.977 1234.68 1669.31 3081.81 3081.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 0.000512 2048 230 992 31680 3.46112 43.5478 140.542 187.592 187.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.000128 4096 215 2112 102720 38.4476 28.3767 758.111 835.653 1660.69 1660.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 6.4e-05 512 110 1664 299520 10.4911 6.73613 225.83 208.869 452.052 452.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.000256 2048 380 1024 59520 9.38192 7.07786 103.916 209.346 329.826 329.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 370 0.001024 1024 110 1024 3840 1.3695 0.691328 3.8249 26.6608 32.642 32.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.001024 2048 215 1120 11760 1.35987 18.5774 52.2086 72.1882 72.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.001024 2048 150 768 10320 1.35168 11.1329 51.8718 64.399 64.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 3.2e-05 1024 490 608 399360 77.4404 26.4756 236.51 824.447 1165.09 1165.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 3.2e-05 512 80 448 460800 37.1506 13.142 103.528 412.468 566.523 566.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 3.2e-05 2048 400 1312 488448 121.009 56.072 2100.09 1674.34 3951.72 3951.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 0.000512 2048 230 992 31968 3.49494 74.1115 140.345 217.996 218.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.000128 4096 215 2112 102912 38.4367 28.3303 1267.49 837.706 2172.08 2172.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 6.4e-05 512 110 1664 301056 10.4802 6.73402 384.46 209.467 611.274 611.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.000256 2048 380 1024 60288 9.34749 7.03283 176.938 209.646 403.068 403.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 0.001024 1024 110 1024 4224 1.3529 0.691712 6.58394 26.0483 34.7773 34.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.001024 2048 215 1120 12000 1.36944 31.5198 52.5094 85.4417 85.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.001024 2048 150 768 10656 1.3696 19.3961 52.4285 73.2378 73.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 3.2e-05 1024 490 608 411648 76.8475 26.7284 412.669 833.253 1349.71 1349.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 3.2e-05 512 80 448 466944 36.4833 13.1331 174.847 412.555 637.263 637.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 3.2e-05 2048 400 1312 485376 120.583 55.6866 1352.09 1666.36 3194.92 3195.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 0.000512 2048 230 992 31872 3.4936 47.7757 137.503 188.816 188.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.000128 4096 215 2112 102912 38.4661 28.3397 820.901 838.101 1725.91 1726.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 6.4e-05 512 110 1664 301056 10.4748 6.73587 249.645 209.517 476.503 476.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.000256 2048 380 1024 59904 9.32406 7.00448 113.808 208.865 339.101 339.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 370 0.001024 1024 110 1024 3840 1.36445 0.690752 4.10413 26.1762 32.4356 32.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.001024 2048 215 1120 11904 1.36534 20.1283 52.507 74.043 74.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.001024 2048 150 768 10560 1.36192 12.4939 52.4296 66.325 66.3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 3.2e-05 1024 490 608 405504 76.447 26.4434 263.222 825.012 1191.34 1191.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 3.2e-05 512 80 448 466944 36.5097 13.1261 114.958 412.608 577.448 577.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 3.2e-05 2048 400 1312 479232 120.676 55.4988 1164.3 1658.2 2998.86 2999.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 0.000512 2048 230 992 31680 3.47949 41.8816 139.734 185.139 185.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.000128 4096 215 2112 102528 38.3721 28.332 712.649 836.499 1615.95 1616.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 6.4e-05 512 110 1664 299520 10.4544 6.72787 214.541 209.051 440.902 441.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.000256 2048 380 1024 58752 9.31949 6.97069 97.1907 208.073 321.654 321.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 370 0.001024 1024 110 1024 3456 1.32602 0.670464 3.65504 25.6061 31.3586 31.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 0.001024 2048 215 1120 11808 1.36573 17.9244 52.5005 71.8326 71.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.001024 2048 150 768 10368 1.3536 10.6721 52.1625 64.2307 64.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 3.2e-05 1024 490 608 387072 77.7931 26.2307 219.31 816.826 1140.37 1140.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 3.2e-05 512 80 448 442368 35.5418 12.8089 94.1672 396.145 538.899 539.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 3.2e-05 2048 400 1312 486400 121.936 56.12 2057.18 1673.72 3909.15 3909.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 0.000512 2048 230 992 31900 3.47139 72.5426 141.165 217.222 217.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 0.000128 4096 215 2112 103200 38.721 28.4111 1254.11 837.444 2158.78 2158.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 6.4e-05 512 110 1664 300800 10.5251 6.75405 376.428 209.392 603.228 603.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.000256 2048 380 1024 60400 9.41683 7.0984 174.345 209.58 400.544 400.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 370 0.001024 1024 110 1024 4400 1.3521 0.68864 6.80336 26.645 35.5891 35.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.001024 2048 215 1120 12000 1.36902 30.8679 52.4638 84.7436 84.7982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.001024 2048 150 768 10600 1.36378 18.8928 52.2383 72.5373 72.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 3.2e-05 1024 490 608 409600 77.3634 26.8247 402.326 832.747 1339.47 1339.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 3.2e-05 512 80 448 460800 37.1766 13.1702 171.139 412.141 633.861 634.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 3.2e-05 2048 400 1312 480000 122.08 55.8102 1408.63 1666.74 3253.45 3253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 0.000512 2048 230 992 31800 3.47901 49.9894 139.452 192.963 193.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 0.000128 4096 215 2112 103200 38.6083 28.4293 876.425 838.701 1782.27 1782.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 6.4e-05 512 110 1664 300800 10.5319 6.74627 262.199 209.614 489.216 489.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.000256 2048 380 1024 60000 9.36349 7.1168 119.72 208.934 345.235 345.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 370 0.001024 1024 110 1024 4000 1.36656 0.691392 4.44957 26.5454 33.1484 33.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.001024 2048 215 1120 11800 1.35978 21.0637 52.2391 74.7051 74.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.001024 2048 150 768 10400 1.35373 12.843 52.006 66.2452 66.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 3.2e-05 1024 490 608 396800 77.9282 26.4991 270.638 824.855 1200.13 1200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 3.2e-05 512 80 448 460800 37.2148 13.1607 119.293 412.552 582.456 582.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 3.2e-05 2048 400 1312 480000 123.606 56.2913 1173.09 1674.68 3027.86 3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 0.000512 2048 230 992 31500 3.45702 41.3046 139.635 184.439 184.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.000128 4096 215 2112 102000 38.5963 28.3428 716.727 832.106 1615.88 1616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 6.4e-05 512 110 1664 300000 10.5709 6.75379 217.662 209.557 444.669 444.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.000256 2048 380 1024 58800 9.32131 6.95296 98.7604 206.934 322.07 322.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 370 0.001024 1024 110 1024 3600 1.38326 0.69376 3.86845 27.6028 33.644 33.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.001024 2048 215 1120 11700 1.3553 17.8913 52.2136 71.5 71.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.001024 2048 150 768 10200 1.34941 10.7849 51.7098 63.8869 63.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 3.2e-05 1024 490 608 403200 77.0024 26.5175 229.915 825.827 1159.47 1159.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 3.2e-05 512 80 448 460800 37.2442 13.1718 99.4226 412.363 562.442 562.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 3.2e-05 2048 400 1312 487424 121.414 55.9916 2005.31 1672.44 3855.36 3855.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 0.000512 2048 230 992 31920 3.47341 70.9477 142.244 216.708 216.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.000128 4096 215 2112 103040 38.4701 28.3652 1222.76 836.724 2126.42 2126.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 6.4e-05 512 110 1664 301056 10.4953 6.73792 367.138 209.236 593.733 593.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.000256 2048 380 1024 60032 9.39418 7.12294 168.99 209.444 395.049 395.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 370 0.001024 1024 110 1024 4480 1.35184 0.69312 6.77914 26.7039 35.6265 35.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.001024 2048 215 1120 11984 1.37523 30.338 52.4496 84.2065 84.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.001024 2048 150 768 10640 1.36717 18.3987 52.3674 72.1749 72.2268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 3.2e-05 1024 490 608 415744 77.1116 26.8948 396.203 836.482 1336.91 1337.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 3.2e-05 512 80 448 473088 36.2005 13.185 171.388 413.463 634.474 634.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 3.2e-05 2048 400 1312 487424 121.186 55.9882 1397.16 1674.68 3249.21 3249.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 0.000512 2048 230 992 31808 3.47344 48.7772 141.27 193.567 193.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.000128 4096 215 2112 103040 38.4154 28.332 849.488 838.285 1754.63 1754.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 6.4e-05 512 110 1664 301056 10.4729 6.7345 254.623 209.543 481.501 481.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.000256 2048 380 1024 59136 9.27139 6.96666 115.284 207.578 339.2 339.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 370 0.001024 1024 110 1024 3584 1.3471 0.677888 4.05069 25.9588 32.133 32.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.001024 2048 215 1120 11872 1.36429 20.5298 52.5067 74.4438 74.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.001024 2048 150 768 10528 1.36192 12.4559 52.4295 66.2892 66.3483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 3.2e-05 1024 490 608 401408 77.3911 26.6547 266.752 828.948 1199.96 1200.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 3.2e-05 512 80 448 458752 35.7217 13.0325 115.342 404.391 568.724 568.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 3.2e-05 2048 400 1312 483840 122.172 56.167 1142.62 1673.44 2994.6 2994.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 0.000512 2048 230 992 31584 3.46522 40.0855 139.866 183.459 183.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.000128 4096 215 2112 102144 38.5896 28.3764 692.235 838.109 1597.41 1597.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 6.4e-05 512 110 1664 301056 10.4967 6.7425 210.94 209.423 437.729 437.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.000256 2048 380 1024 57792 9.2791 6.93891 94.3239 206.487 317.128 317.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 370 0.001024 1024 110 1024 4032 1.34787 0.680192 4.1824 25.8315 32.1433 32.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.001024 2048 215 1120 11760 1.36614 17.4633 52.4587 71.3313 71.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.001024 2048 150 768 10416 1.3633 10.2774 52.3774 64.0604 64.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 3.2e-05 1024 490 608 408576 78.1072 26.9017 225.813 836.798 1167.83 1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 3.2e-05 512 80 448 430080 38.5154 13.0437 89.9821 404.093 545.871 546.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 3.2e-05 2048 400 1312 483840 121.896 55.9642 1949.47 1670.11 3797.64 3797.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 0.000512 2048 230 992 31920 3.48125 69.4778 143.149 216.153 216.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.000128 4096 215 2112 103200 38.6009 28.3709 1206.06 838.296 2111.43 2111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 6.4e-05 512 110 1664 301440 10.5105 6.75357 355.536 209.588 582.516 582.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.000256 2048 380 1024 60000 9.40019 7.0287 165.398 209.175 391.1 391.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 370 0.001024 1024 110 1024 4320 1.35738 0.691872 6.60272 27.7105 36.4615 36.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.001024 2048 215 1120 11880 1.36419 29.4298 52.2482 83.0835 83.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.001024 2048 150 768 10560 1.36416 18.0679 52.2299 71.7027 71.7599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 3.2e-05 1024 490 608 414720 77.1205 26.8667 383.774 836.788 1324.76 1324.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 3.2e-05 512 80 448 460800 37.2012 13.1587 162.956 412.588 626.143 626.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 3.2e-05 2048 400 1312 483840 121.641 55.9237 1397.86 1670.45 3246.07 3246.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 0.000512 2048 230 992 31680 3.46355 49.5186 139.559 192.584 192.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.000128 4096 215 2112 102720 38.4239 28.3465 850.619 836.229 1753.72 1753.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 6.4e-05 512 110 1664 299520 10.4859 6.73178 253.895 209.017 480.258 480.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.000256 2048 380 1024 59520 9.38576 7.036 117.307 209.488 343.317 343.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 370 0.001024 1024 110 1024 3840 1.36771 0.692096 4.3664 26.6776 33.2066 33.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.001024 2048 215 1120 11760 1.3593 20.9142 52.2423 74.5576 74.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.001024 2048 150 768 10320 1.35069 12.8164 51.9071 66.1142 66.1744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 3.2e-05 1024 490 608 399360 77.449 26.4712 268.455 824.992 1197.58 1197.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 3.2e-05 512 80 448 460800 37.1719 13.1523 116.486 412.615 579.662 579.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 3.2e-05 2048 400 1312 483840 121.931 56.0917 1154 1669.05 3001.27 3001.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 0.000512 2048 230 992 31680 3.48682 41.0666 140.864 185.46 185.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.000128 4096 215 2112 102240 38.6481 28.3972 701.625 836.018 1604.8 1604.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 6.4e-05 512 110 1664 299520 10.5216 6.74266 211.985 208.883 438.255 438.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.000256 2048 380 1024 59040 9.45136 7.17005 97.1766 209.601 323.499 323.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 370 0.001024 1024 110 1024 2880 1.36803 0.67952 2.99754 27.2688 32.4168 32.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 0.001024 2048 215 1120 11520 1.35168 17.0455 51.8696 70.3085 70.3659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.001024 2048 150 768 10080 1.34522 10.2356 51.5277 63.1512 63.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 3.2e-05 1024 490 608 414720 77.1169 26.8837 231.393 834.614 1170.22 1170.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 3.2e-05 512 80 448 414720 39.6223 13.0393 87.3187 401.97 542.2 542.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 3.2e-05 2048 400 1312 487424 121.049 55.9273 1976.16 1670.1 3823.43 3823.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 0.000512 2048 230 992 31872 3.47712 69.7416 141.949 215.211 215.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.000128 4096 215 2112 102912 38.4056 28.3259 1199.29 835.71 2101.84 2101.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 6.4e-05 512 110 1664 301056 10.5024 6.73053 360.497 209.623 587.48 587.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.000256 2048 380 1024 59904 9.36426 7.02259 166.367 209.187 392.041 392.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 0.001024 1024 110 1024 4096 1.33942 0.68064 6.38995 27.3569 35.8673 35.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.001024 2048 215 1120 11904 1.36397 29.4062 52.2818 83.0975 83.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.001024 2048 150 768 10624 1.36746 18.2909 52.3818 72.0815 72.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 3.2e-05 1024 490 608 409600 77.67 26.9355 385.501 835.321 1325.64 1325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 3.2e-05 512 80 448 475136 36.9296 13.3272 168.472 417.739 636.713 636.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 3.2e-05 2048 400 1312 483328 121.879 56.2125 1327.51 1672.12 3177.92 3178.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 0.000512 2048 230 992 31744 3.47949 46.9893 139.899 190.411 190.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.000128 4096 215 2112 102400 38.4886 28.3204 804.429 837.092 1708.44 1708.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 6.4e-05 512 110 1664 299008 10.4859 6.73018 245.205 209.225 471.78 471.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.000256 2048 380 1024 59392 9.38774 7.03024 112.721 209.735 338.975 339.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 370 0.001024 1024 110 1024 3072 1.33325 0.667872 3.69997 25.8126 31.6134 31.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 0.001024 2048 215 1120 11776 1.36416 19.805 52.3311 73.5449 73.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.001024 2048 150 768 10496 1.36662 12.3597 52.4268 66.1965 66.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 3.2e-05 1024 490 608 409600 77.6885 26.8227 261.93 836.187 1202.84 1203.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 3.2e-05 512 80 448 458752 38.3679 13.33 110.774 420.063 582.772 582.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 3.2e-05 2048 400 1312 479232 119.649 55.2327 1193.32 1649.11 3017.51 3017.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 0.000512 2048 230 992 31488 3.47277 42.1319 138.718 184.367 184.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.000128 4096 215 2112 101376 38.4826 28.3136 732.326 834.38 1633.6 1633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 6.4e-05 512 110 1664 297984 10.4927 6.71414 217.226 208.46 443.022 443.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.000256 2048 380 1024 58368 9.29277 6.9655 99.5993 207.166 323.125 323.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 370 0.001024 1024 110 1024 3072 1.34208 0.671744 3.14851 25.6375 30.8986 30.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 0.001024 2048 215 1120 11520 1.35373 17.1904 51.9513 70.5377 70.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.001024 2048 150 768 10368 1.36394 10.7684 52.3913 64.5668 64.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 3.2e-05 1024 490 608 393216 78.2467 26.4417 226.131 825.384 1156.42 1156.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 3.2e-05 512 80 448 442368 35.6151 12.8164 96.0559 395.946 540.672 540.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 3.2e-05 2048 400 1320 489472 121.099 56.1848 1561.35 1675.61 3414.45 3414.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 0.000512 2048 230 1000 31968 3.49312 54.6105 143.108 201.254 201.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 760 0.000128 4096 215 2120 103808 38.4536 28.3338 997.261 838.091 1902.24 1902.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 6.4e-05 512 110 1680 301824 10.4836 6.73712 280.78 209.593 507.722 507.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000256 2048 380 1040 60160 9.40851 7.05539 216.053 209.651 442.27 442.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 370 0.001024 1024 110 1040 4992 1.34851 0.697632 5.81293 27.5537 35.5134 35.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.001024 2048 215 1120 12064 1.37149 22.9657 52.4652 76.8448 76.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 550 0.001024 2048 150 760 10848 1.37421 24.4696 52.4841 78.3705 78.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1230 3.2e-05 1024 490 600 413696 77.66 26.8764 477.227 837.971 1419.95 1420.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 3.2e-05 512 80 480 491520 35.3585 13.3267 141.378 417.68 607.984 608.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1310 3.2e-05 2048 400 1320 489472 121.706 56.0284 2281.32 1676.69 4135.93 4136.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1060 0.000512 2048 230 1000 31936 3.49149 98.6558 141.824 244.012 244.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 760 0.000128 4096 215 2120 103680 38.5907 28.3525 1765.7 838.695 2671.45 2671.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 6.4e-05 512 110 1680 301568 10.5002 6.71754 181.257 209.741 408.345 408.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1250 0.000256 2048 380 1040 59904 9.39494 7.01571 232.974 209.173 458.658 458.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 370 0.001024 1024 110 1040 4864 1.35373 0.702464 3.86662 28.144 34.1693 34.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 710 0.001024 2048 215 1120 12032 1.37014 40.2676 52.4964 94.1775 94.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 550 0.001024 2048 150 760 10816 1.37546 24.3707 52.523 78.3095 78.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 3.2e-05 1024 490 600 409600 78.1383 26.8165 448.856 835.771 1389.79 1389.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 3.2e-05 512 80 480 491520 35.3821 13.323 91.4414 418.206 558.597 558.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 3.2e-05 2048 400 1320 490240 121.434 56.1132 1753.66 1676.95 3608.35 3608.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 0.000512 2048 230 1000 31960 3.4927 62.0032 141.614 207.154 207.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 760 0.000128 4096 215 2120 103840 38.609 28.3975 1125.5 838.791 2031.41 2031.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 6.4e-05 512 110 1680 301760 10.5242 6.74864 315.476 209.77 542.651 542.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000256 2048 380 1040 60160 9.41853 7.06557 150.316 209.837 376.742 376.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 370 0.001024 1024 110 1040 4960 1.34579 0.692608 6.62429 26.1853 34.9445 35.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 0.001024 2048 215 1120 12040 1.37046 26.1366 52.4657 80.0158 80.0727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 550 0.001024 2048 150 760 10840 1.37216 28.0366 52.5255 81.9777 82.0347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 3.2e-05 1024 490 600 412160 77.8643 26.9435 339.999 840.12 1285.15 1285.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 3.2e-05 512 80 480 496640 35.1641 13.3878 162.072 419.399 630.265 630.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 3.2e-05 2048 400 1320 488960 121.23 56.1398 1115.66 1675.48 2968.72 2968.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 0.000512 2048 230 1000 31920 3.49824 39.2008 140.417 183.161 183.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 760 0.000128 4096 215 2120 103680 38.4922 28.3779 749.613 838.095 1654.68 1654.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 6.4e-05 512 110 1680 301440 10.4991 6.74816 205.101 209.674 432.152 432.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000256 2048 380 1040 59840 9.35194 7.01965 94.8508 208.892 320.217 320.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 370 0.001024 1024 110 1040 4800 1.3376 0.686176 4.14093 27.5435 33.807 33.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 0.001024 2048 215 1120 12000 1.36806 16.5663 52.4165 70.3936 70.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 550 0.001024 2048 150 760 10800 1.37366 27.7589 52.4779 81.6534 81.7106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 3.2e-05 1024 490 600 409600 78.1141 26.9184 215.541 837.824 1158.61 1158.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 3.2e-05 512 80 480 491520 35.5908 13.3711 102.913 419.029 571.142 571.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 3.2e-05 2048 400 1320 487680 121.097 56.0005 912.3 1668.31 2757.91 2758.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1060 0.000512 2048 230 1000 31800 3.47555 32.2005 139.597 175.319 175.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 760 0.000128 4096 215 2120 103680 38.6814 28.376 2002.98 837.269 2907.42 2907.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 6.4e-05 512 110 1680 301440 10.5161 6.72765 168.219 209.359 394.953 395.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000256 2048 380 1040 59520 9.41507 7.02877 233.78 208.957 459.288 459.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 370 0.001024 1024 110 1040 4800 1.34778 0.6912 3.64141 28.0666 33.8487 33.9414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 0.001024 2048 215 1120 11880 1.36755 13.6294 52.1871 67.227 67.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 550 0.001024 2048 150 760 10680 1.36602 27.9654 52.2529 81.6268 81.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 3.2e-05 1024 490 600 407040 78.4868 26.8705 501.32 834.443 1441.34 1441.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 3.2e-05 512 80 480 476160 35.7933 13.1544 82.4886 412.193 543.88 544.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 3.2e-05 2048 400 1320 488448 121.243 56.0435 1617.49 1674.22 3469.19 3469.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 0.000512 2048 230 1000 31968 3.49024 56.645 144.924 205.104 205.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.000128 4096 215 2120 103680 38.4957 28.3607 979.417 838.501 1884.87 1884.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 6.4e-05 512 110 1680 301440 10.4986 6.74816 293.927 209.686 520.99 521.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000256 2048 380 1040 60096 9.39187 7.09018 137.288 209.513 363.385 363.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 370 0.001024 1024 110 1040 4992 1.34598 0.693184 6.06035 26.9628 35.1615 35.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.001024 2048 215 1120 12048 1.3721 24.0044 52.5119 77.9298 77.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 550 0.001024 2048 150 760 10800 1.36762 24.4533 52.4419 78.3065 78.3625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 3.2e-05 1024 490 600 411648 77.675 26.9005 311.3 837.283 1253.38 1253.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 3.2e-05 512 80 480 491520 35.0159 13.2937 148.163 416.646 613.362 613.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 3.2e-05 2048 400 1320 488448 121.008 55.9392 1058.52 1672.91 2908.58 2908.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 0.000512 2048 230 1000 31872 3.48477 37.2868 137.994 178.81 178.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 760 0.000128 4096 215 2120 103296 38.3827 28.3301 699.879 836.827 1603.53 1603.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 6.4e-05 512 110 1680 301056 10.4669 6.72752 191.346 209.262 417.93 418.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000256 2048 380 1040 59904 9.36592 7.06333 89.5059 209.453 315.49 315.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 370 0.001024 1024 110 1040 4608 1.34256 0.688128 3.8441 26.4604 32.4367 32.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.001024 2048 215 1120 12000 1.36419 15.835 52.4573 69.6984 69.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 550 0.001024 2048 150 760 10752 1.36602 24.1673 52.3939 77.9692 78.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 3.2e-05 1024 490 600 405504 77.6875 26.7243 201.676 832.363 1138.66 1138.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 3.2e-05 512 80 480 479232 35.3622 13.1235 94.2983 413.576 556.603 556.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 3.2e-05 2048 400 1320 483840 121.653 55.978 860.254 1669.95 2708.03 2708.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 0.000512 2048 230 1000 31824 3.47584 30.52 140.876 174.917 174.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 760 0.000128 4096 215 2120 103680 38.4536 28.3775 592.383 838.692 1498.01 1498.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 6.4e-05 512 110 1680 300672 10.5055 6.7465 158.648 209.703 385.734 385.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000256 2048 380 1040 59904 9.36867 7.09904 73.7371 209.203 299.511 299.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 370 0.001024 1024 110 1040 4608 1.3352 0.683296 3.4392 26.2903 31.8436 31.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 0.001024 2048 215 1120 11952 1.36602 13.0579 52.4947 66.9607 67.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 550 0.001024 2048 150 760 10656 1.3616 24.3214 52.2981 78.0258 78.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 3.2e-05 1024 490 600 405504 77.1233 26.583 166.781 828.87 1099.57 1099.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 3.2e-05 512 80 480 479232 34.6634 13.05 78.7394 408.371 535.062 535.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 3.2e-05 2048 400 1320 489216 121.286 56.0406 2330.86 1674.04 4182.44 4182.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 0.000512 2048 230 1000 31920 3.47459 81.9159 141.308 226.744 226.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.000128 4096 215 2120 103712 38.5727 28.3736 1400.84 839.439 2307.34 2307.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 6.4e-05 512 110 1680 301504 10.5362 6.75021 416.168 209.71 643.298 643.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000256 2048 380 1040 60032 9.41603 7.05229 197.115 209.513 423.201 423.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 370 0.001024 1024 110 1040 4704 1.34794 0.688128 8.38042 26.0773 36.5923 36.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.001024 2048 215 1120 12040 1.37011 34.7198 52.5056 88.642 88.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.001024 2048 150 760 10808 1.37123 21.1804 52.478 75.0716 75.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 3.2e-05 1024 490 600 412160 77.69 27.023 457.504 837.186 1399.63 1399.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 3.2e-05 512 80 480 494592 35.2598 13.3714 212.341 418.678 679.893 680.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 3.2e-05 2048 400 1320 487424 121.343 56.0342 1458.46 1674.21 3310.26 3310.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 0.000512 2048 230 1000 31808 3.47114 51.3044 139.008 193.827 193.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.000128 4096 215 2120 103488 38.4693 28.3668 879.734 837.706 1784.38 1784.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 6.4e-05 512 110 1680 301056 10.4935 6.73997 266.468 209.45 493.285 493.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000256 2048 380 1040 60032 9.38342 7.092 123.635 209.664 349.878 349.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 370 0.001024 1024 110 1040 4480 1.35024 0.689792 5.12691 26.1499 33.4188 33.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.001024 2048 215 1120 11984 1.36563 21.9612 52.503 75.8762 75.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.001024 2048 150 760 10752 1.36723 13.2509 52.4863 67.1479 67.2066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 3.2e-05 1024 490 600 408576 78.0571 26.8934 281.565 837.195 1223.93 1224.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 3.2e-05 512 80 480 487424 34.8824 13.1912 133.644 413.896 595.859 596.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 3.2e-05 2048 400 1320 489216 121.245 56.0579 1194.28 1673.19 3044.97 3045.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 0.000512 2048 230 1000 31752 3.47341 41.7581 141.044 186.318 186.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 760 0.000128 4096 215 2120 103488 38.5724 28.3795 828.751 837.661 1733.47 1733.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 6.4e-05 512 110 1680 301056 10.515 6.75402 217.558 209.342 444.302 444.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000256 2048 380 1040 59808 9.40083 7.05133 101.602 209.672 327.827 327.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 370 0.001024 1024 110 1040 4032 1.33958 0.678912 3.86899 27.1415 33.1278 33.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 0.001024 2048 215 1120 11928 1.36397 17.8821 52.4678 71.7549 71.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 550 0.001024 2048 150 760 10584 1.35782 37.7797 52.1421 91.3224 91.3801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 3.2e-05 1024 490 600 408576 78.2042 26.9245 230.464 836.69 1172.49 1172.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 3.2e-05 512 80 480 494592 35.2344 13.3775 111.242 418.459 578.555 578.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 3.2e-05 2048 400 1320 489472 121.086 56.2997 2162.55 1676.8 4016.93 4017.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 0.000512 2048 230 1000 31936 3.49235 76.0526 142.658 222.247 222.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.000128 4096 215 2120 103680 38.459 28.357 1301.94 838.827 2207.69 2207.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 6.4e-05 512 110 1680 301568 10.4874 6.73651 388.509 209.757 615.62 615.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000256 2048 380 1040 59904 9.35747 7.01235 182.091 209.193 407.757 407.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 370 0.001024 1024 110 1040 4864 1.35328 0.698016 8.11014 26.9239 37.1928 37.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.001024 2048 215 1120 12032 1.36931 32.1387 52.501 86.0495 86.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.001024 2048 150 760 10816 1.37584 19.884 52.5244 73.8274 73.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 3.2e-05 1024 490 600 409600 77.6665 26.8268 421.84 835.804 1362.36 1362.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 3.2e-05 512 80 480 491520 35.373 13.3304 197.238 417.981 664.171 664.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 3.2e-05 2048 400 1320 487424 121.032 56.0631 1378.39 1671.68 3227.36 3227.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 0.000512 2048 230 1000 31872 3.49414 48.4977 141.107 193.143 193.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.000128 4096 215 2120 102912 38.4144 28.3274 825.25 836.413 1728.51 1728.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 6.4e-05 512 110 1680 301056 10.4989 6.73667 240.126 209.819 467.311 467.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000256 2048 380 1040 59904 9.36538 7.02042 116.147 209.381 342.012 342.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 370 0.001024 1024 110 1040 4096 1.34026 0.681056 4.70019 27.2414 34.0612 34.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 0.001024 2048 215 1120 11904 1.35987 20.4186 52.332 74.1524 74.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.001024 2048 150 760 10752 1.36851 12.6511 52.5271 66.5897 66.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 3.2e-05 1024 490 600 409600 77.6661 26.8282 266.686 835.911 1207.31 1207.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 3.2e-05 512 80 480 491520 35.3686 13.3295 128.69 418.07 595.695 595.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 3.2e-05 2048 400 1320 485376 120.608 55.7263 1113.4 1666.02 2955.95 2956.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 0.000512 2048 230 1000 31680 3.46733 39.1491 139.225 181.883 181.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.000128 4096 215 2120 102912 38.4731 28.3382 670.523 838.005 1575.44 1575.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 6.4e-05 512 110 1680 301056 10.4987 6.73242 194.824 209.484 421.661 421.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000256 2048 380 1040 59136 9.34493 7.01002 93.1957 208.83 318.479 318.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 370 0.001024 1024 110 1040 4608 1.34934 0.69152 4.15606 28.3692 34.6644 34.7566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 0.001024 2048 215 1120 11904 1.36621 16.6193 52.4945 70.5236 70.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.001024 2048 150 760 10560 1.36054 10.2206 52.1735 63.7982 63.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 3.2e-05 1024 490 600 393216 78.2012 26.45 207.482 824.866 1137.22 1137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 3.2e-05 512 80 480 466944 36.5228 13.1339 98.927 412.538 561.354 561.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 3.2e-05 2048 400 1320 488448 121.575 56.1036 2205.9 1675.99 4059.77 4059.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 0.000512 2048 230 1000 31896 3.47168 77.4287 142.486 223.432 223.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.000128 4096 215 2120 103680 38.5564 28.3874 1329.48 838.738 2235.28 2235.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 6.4e-05 512 110 1680 301248 10.5287 6.7471 405.402 209.658 632.462 632.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000256 2048 380 1040 60192 9.40906 7.06554 187.719 209.801 414.093 414.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 370 0.001024 1024 110 1040 4896 1.3463 0.69184 8.13344 27.8077 38.0791 38.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.001024 2048 215 1120 12024 1.36842 32.8245 52.4976 86.7326 86.7882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.001024 2048 150 760 10800 1.36602 20.054 52.4952 73.9594 74.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 3.2e-05 1024 490 600 410112 77.6379 26.8668 426.778 835.11 1366.61 1366.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 3.2e-05 512 80 480 488448 34.9606 13.2184 203.857 416.38 668.659 668.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 3.2e-05 2048 400 1320 483840 121.596 56.1334 1424.19 1668.81 3270.92 3271.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 0.000512 2048 230 1000 31824 3.48128 50.5919 139.75 193.866 193.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.000128 4096 215 2120 103680 38.4872 28.3847 867.654 838.101 1772.73 1772.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 6.4e-05 512 110 1680 300672 10.504 6.7441 260.822 209.555 487.752 487.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000256 2048 380 1040 59904 9.36141 7.02054 122.19 209.06 347.732 347.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 370 0.001024 1024 110 1040 4608 1.33315 0.68176 5.53014 26.2715 33.9163 34.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 0.001024 2048 215 1120 11952 1.36358 21.6453 53.5316 76.5804 76.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.001024 2048 150 760 10656 1.36163 13.0064 52.2619 66.6729 66.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 3.2e-05 1024 490 600 405504 77.1274 26.5851 275.116 828.295 1207.34 1207.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 3.2e-05 512 80 480 479232 34.6586 13.0598 129.163 408.092 585.208 585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 3.2e-05 2048 400 1320 483840 121.875 56.1172 1255.66 1670.2 3104.05 3104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 0.000512 2048 230 1000 31752 3.48067 44.8287 140.872 189.225 189.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.000128 4096 215 2120 102816 38.5593 28.393 760.9 836.591 1664.55 1664.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 6.4e-05 512 110 1680 298944 10.5022 6.73994 227.492 208.986 453.854 453.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.000256 2048 380 1040 59616 9.41658 7.03648 107.696 209.41 333.66 333.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 370 0.001024 1024 110 1040 4320 1.3521 0.684032 4.45846 25.95 32.5428 32.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.001024 2048 215 1120 11880 1.36624 18.7566 52.495 72.6648 72.7201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.001024 2048 150 760 10584 1.36298 11.4068 52.2989 65.1091 65.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 3.2e-05 1024 490 600 400896 78.9892 26.871 238.749 835.204 1180.03 1180.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 3.2e-05 512 80 480 470016 35.6007 13.0576 110.971 408.434 568.301 568.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 3.2e-05 2048 400 1320 479232 120.69 55.3226 1105.1 1656.8 2938.11 2938.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 0.000512 2048 230 1000 31680 3.4808 39.5516 137.701 180.775 180.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.000128 4096 215 2120 102528 38.4035 28.3198 672.517 835.778 1575.12 1575.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 6.4e-05 512 110 1680 299520 10.4512 6.73382 205.063 208.874 431.248 431.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000256 2048 380 1040 58752 9.32582 6.97248 93.7086 207.905 318.008 318.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 370 0.001024 1024 110 1040 3456 1.32813 0.669696 3.35296 26.6342 32.0825 32.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 0.001024 2048 215 1120 11808 1.36694 16.511 52.4554 70.3772 70.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 550 0.001024 2048 150 760 10368 1.352 31.0071 51.8778 84.2787 84.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 3.2e-05 1024 490 600 387072 77.8034 26.2332 206.516 816.69 1127.46 1127.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 3.2e-05 512 80 480 442368 35.5538 12.8067 94.4741 395.819 538.891 539.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 3.2e-05 2048 400 1320 488960 121.286 56.0599 2075.7 1675.07 3928.32 3928.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 0.000512 2048 230 1000 31920 3.49389 72.8105 142.549 218.898 218.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.000128 4096 215 2120 103680 38.4836 28.3771 1254.02 838.558 2159.55 2159.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 6.4e-05 512 110 1680 301440 10.5001 6.75181 377.105 209.557 604.05 604.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000256 2048 380 1040 59840 9.35834 7.02934 175.115 208.84 400.45 400.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 370 0.001024 1024 110 1040 4800 1.33917 0.68864 7.52506 26.5709 36.2286 36.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.001024 2048 215 1120 12000 1.36758 30.7569 52.4059 84.5756 84.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.001024 2048 150 760 10800 1.37616 18.8399 52.4694 72.7282 72.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 3.2e-05 1024 490 600 409600 78.1493 26.9251 399.69 837.622 1342.61 1342.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 3.2e-05 512 80 480 491520 35.6217 13.3796 191.014 421.856 662.121 662.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 3.2e-05 2048 400 1320 486400 121.651 56.1019 1401.7 1675.48 3255.14 3255.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 0.000512 2048 230 1000 31840 3.48762 49.3549 141.451 194.338 194.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.000128 4096 215 2120 103040 38.3233 28.3093 845.768 834.993 1747.5 1747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 6.4e-05 512 110 1680 300800 10.498 6.73418 259.96 209.63 486.955 487.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000256 2048 380 1040 59520 9.31603 6.97981 119.283 208.224 343.905 344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 370 0.001024 1024 110 1040 4480 1.35104 0.6928 5.0697 27.2445 34.4596 34.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.001024 2048 215 1120 11840 1.36218 20.8996 52.1953 74.4996 74.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.001024 2048 150 760 10720 1.37059 12.8105 52.4732 66.6973 66.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 3.2e-05 1024 490 600 409600 77.9799 26.8861 271.667 837.931 1214.68 1214.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 3.2e-05 512 80 480 471040 36.0803 13.1311 125.613 412.172 587.238 587.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 3.2e-05 2048 400 1320 483840 121.655 55.9368 1171.9 1669.29 3018.99 3019.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 0.000512 2048 230 1000 31680 3.47162 41.3244 139.634 184.473 184.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.000128 4096 215 2120 102720 38.4044 28.3614 707.092 835.633 1609.6 1609.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 6.4e-05 512 110 1680 299520 10.4799 6.73206 215.441 208.873 441.657 441.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000256 2048 380 1040 59520 9.38461 7.03283 99.8646 209.355 325.736 325.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 370 0.001024 1024 110 1040 4800 1.35139 0.692288 4.66314 26.2222 33.0291 33.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 0.001024 2048 215 1120 11760 1.35987 17.6785 52.2082 71.2898 71.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.001024 2048 150 760 10560 1.36192 10.9107 52.271 64.5883 64.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 3.2e-05 1024 490 600 399360 77.4286 26.4754 223.209 824.416 1151.75 1151.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 3.2e-05 512 80 480 460800 37.1529 13.1441 103.346 412.323 566.216 566.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 3.2e-05 2048 400 1320 481280 122.962 56.0233 1152.18 1677.54 3008.9 3009.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 0.000512 2048 230 1000 31680 3.49024 41.161 139.487 184.183 184.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.000128 4096 215 2120 102400 38.3672 28.2892 706.94 833.435 1607.14 1607.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 6.4e-05 512 110 1680 296960 10.4585 6.68899 205.403 208.217 430.901 431.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.000256 2048 380 1040 58880 9.27174 6.94058 96.679 207.136 320.126 320.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 370 0.001024 1024 110 1040 3840 1.37558 0.696768 3.63437 26.3491 32.1541 32.2478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 0.001024 2048 215 1120 11520 1.35162 16.0214 51.8163 69.2324 69.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.001024 2048 150 760 10560 1.37421 10.5076 52.522 64.445 64.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 3.2e-05 1024 490 600 389120 78.9452 26.4435 211.018 825.116 1141.74 1141.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 3.2e-05 512 80 480 450560 38.1423 13.1245 97.7375 412.672 561.922 562.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 3.2e-05 2048 400 1320 488448 120.983 55.9194 1954.45 1674.19 3805.75 3805.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 0.000512 2048 230 1000 31872 3.47558 68.5609 141.295 213.376 213.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.000128 4096 215 2120 103296 38.4269 28.3443 1189.85 837.638 2094.37 2094.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 6.4e-05 512 110 1680 301056 10.461 6.73997 352.108 209.437 578.878 578.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000256 2048 380 1040 59904 9.3655 7.05315 165.251 209.625 391.402 391.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 370 0.001024 1024 110 1040 4608 1.34342 0.690176 7.10134 26.6236 35.8603 35.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.001024 2048 215 1120 12000 1.36659 29.0376 52.5079 82.9552 83.0138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.001024 2048 150 760 10752 1.3681 17.7832 52.4394 71.6361 71.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 3.2e-05 1024 490 600 405504 77.7143 26.7284 369.293 834.661 1308.62 1308.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 3.2e-05 512 80 480 479232 35.3848 13.1291 174.975 412.523 636.25 636.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 3.2e-05 2048 400 1320 485376 120.607 55.7239 1382.89 1664.67 3224.1 3224.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 0.000512 2048 230 1000 31680 3.46726 48.4659 139.142 191.118 191.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.000128 4096 215 2120 102912 38.4801 28.3376 834.425 837.269 1738.62 1738.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 6.4e-05 512 110 1680 301056 10.49 6.73382 250.721 209.876 477.953 478.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000256 2048 380 1040 59136 9.36765 6.99597 116.189 208.658 341.313 341.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 370 0.001024 1024 110 1040 4608 1.35053 0.689728 5.09411 27.5643 34.7987 34.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 0.001024 2048 215 1120 11904 1.36406 20.5669 52.4554 74.4308 74.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.001024 2048 150 760 10560 1.3567 12.5304 52.1304 66.0609 66.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 3.2e-05 1024 490 600 393216 78.1938 26.4354 257.384 824.179 1186.41 1186.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 3.2e-05 512 80 480 466944 36.524 13.131 121.349 412.208 583.457 583.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 3.2e-05 2048 400 1320 479232 120.691 55.4423 1126.68 1656.82 2959.84 2960
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 0.000512 2048 230 1000 31680 3.47155 40.2166 138.755 182.487 182.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.000128 4096 215 2120 102528 38.3654 28.3264 685.175 835.796 1587.77 1587.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 6.4e-05 512 110 1680 299520 10.4772 6.73149 208.14 208.881 434.358 434.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000256 2048 380 1040 58752 9.31798 6.97808 95.0667 207.901 319.371 319.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 370 0.001024 1024 110 1040 3456 1.3271 0.669824 3.42573 25.5818 31.1062 31.2018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 0.001024 2048 215 1120 11808 1.36784 16.6318 52.4608 70.5003 70.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.001024 2048 150 760 10368 1.35312 10.5984 51.8749 63.8711 63.9285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 3.2e-05 1024 490 600 387072 77.8039 26.2472 210.015 816.143 1130.42 1130.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 3.2e-05 512 80 480 442368 35.5295 12.8108 96.0397 397.61 542.233 542.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 3.2e-05 2048 400 1320 479232 119.638 55.0676 1060.73 1650.19 2885.82 2885.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 0.000512 2048 230 1000 31488 3.46784 38.0324 136.826 178.371 178.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.000128 4096 215 2120 101376 38.5124 28.311 636.878 834.93 1538.74 1538.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 6.4e-05 512 110 1680 297984 10.4855 6.71702 193.762 208.596 419.692 419.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000256 2048 380 1040 58368 9.29258 6.9417 91.0326 207.301 314.667 314.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 370 0.001024 1024 110 1040 3072 1.34173 0.674112 3.49408 25.6515 31.2612 31.3538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 0.001024 2048 215 1120 11520 1.35498 16.0644 51.9863 69.4471 69.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.001024 2048 150 760 10368 1.36051 9.88365 52.1769 63.4647 63.5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 3.2e-05 1024 490 600 393216 78.2609 26.4477 201.188 826.657 1132.77 1132.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 3.2e-05 512 80 480 442368 35.6012 12.8195 89.8983 396.212 534.776 534.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 3.2e-05 2048 400 1320 489600 121.514 56.2044 2033.91 1674.09 3885.91 3886.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 0.000512 2048 230 1000 31900 3.49453 71.6231 142.5 217.661 217.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.000128 4096 215 2120 103600 38.6867 28.4119 1225.67 849.578 2142.45 2142.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 6.4e-05 512 110 1680 300800 10.5392 6.75434 370.259 209.436 597.119 597.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000256 2048 380 1040 60000 9.4225 7.04739 172.319 209.619 398.511 398.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 370 0.001024 1024 110 1040 4800 1.34701 0.690368 7.57706 27.6996 37.4105 37.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.001024 2048 215 1120 12000 1.36435 30.3597 52.4783 84.2453 84.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.001024 2048 150 760 10700 1.36602 18.2404 52.2695 71.9185 71.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 3.2e-05 1024 490 600 409600 77.3691 26.8173 390.348 849.064 1354.5 1354.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 3.2e-05 512 80 480 486400 34.7799 25.3361 185.172 417.111 662.638 662.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 3.2e-05 2048 400 1320 486400 120.737 55.806 1375.71 1665.17 3217.62 3217.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 0.000512 2048 230 1000 31800 3.49754 48.5832 141.605 193.73 193.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.000128 4096 215 2120 103200 38.598 28.4058 830.615 837.684 1735.41 1735.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 6.4e-05 512 110 1680 300800 10.5346 6.74442 250.556 209.407 477.375 477.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000256 2048 380 1040 59200 9.39357 7.0223 116.024 208.731 341.267 341.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 370 0.001024 1024 110 1040 4800 1.35229 0.68848 5.33658 27.5686 35.047 35.1399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.001024 2048 215 1120 11800 1.35891 20.5824 52.1882 74.1732 74.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.001024 2048 150 760 10600 1.35987 12.3558 52.2502 66.0097 66.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 3.2e-05 1024 490 600 396800 77.9467 26.5032 258.49 824.047 1187.21 1187.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 3.2e-05 512 80 480 486400 34.7861 13.1578 126.043 412.135 586.361 586.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 3.2e-05 2048 400 1320 489600 121.544 56.1244 1200.01 1675.59 3053.46 3053.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 0.000512 2048 230 1000 31500 3.45907 41.5716 140.903 185.977 186.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.000128 4096 215 2120 102000 38.5945 28.3791 722.212 832.94 1622.23 1622.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 6.4e-05 512 110 1680 300000 10.5651 7.33597 216.19 209.682 443.905 444.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.000256 2048 380 1040 58800 9.3199 6.95866 99.7139 207.055 323.145 323.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 370 0.001024 1024 110 1040 4800 1.35885 0.69248 5.25222 27.6163 35.0211 35.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.001024 2048 215 1120 11700 1.35834 17.7831 52.2383 71.4225 71.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.001024 2048 150 760 10500 1.35798 10.6666 52.301 64.3687 64.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 3.2e-05 1024 490 600 403200 77.0093 26.5234 227.761 824.988 1156.49 1156.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 3.2e-05 512 80 480 460800 37.2447 13.1685 103.921 412.604 567.181 567.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 3.2e-05 2048 400 1320 473600 121.003 55.1287 1066.9 1664.7 2907.92 2908.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 0.000512 2048 230 1000 31600 3.49184 39.2127 139.119 181.865 181.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.000128 4096 215 2120 102400 38.4238 28.3458 656.971 842.676 1566.52 1566.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 6.4e-05 512 110 1680 297600 10.4933 6.72717 197.281 210.524 425.156 425.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.000256 2048 380 1040 57600 9.31024 6.95354 91.6375 209.159 317.159 317.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 370 0.001024 1024 110 1040 3200 1.27546 0.642912 3.69949 24.7761 30.4897 30.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.001024 2048 215 1120 11600 1.35987 15.9289 52.7092 70.0399 70.0985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.001024 2048 150 760 10400 1.36192 10.6084 52.7633 64.7752 64.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 3.2e-05 1024 490 600 384000 79.7427 26.4734 200.443 832.436 1139.31 1139.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 3.2e-05 512 80 480 460800 37.1842 13.2416 95.7464 416.336 562.744 562.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 3.2e-05 2048 400 1296 491520 120.564 56.2069 1642.28 1676.94 3496.19 3496.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 0.000512 2048 230 1008 31904 3.47866 59.5417 141.8 204.863 204.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 760 0.000128 4096 215 2112 102784 38.4613 28.3382 1073.37 851.192 1991.47 1991.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 6.4e-05 512 110 1680 301312 10.4871 6.73814 303.573 209.763 530.693 530.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000256 2048 380 1056 59392 9.39443 7.09792 235.285 209.826 461.708 461.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 370 0.001024 1024 110 1008 4736 1.35152 0.695296 5.85978 26.3108 34.3151 34.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.001024 2048 215 1152 11840 1.36963 25.2373 52.4778 79.1257 79.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 550 0.001024 2048 150 768 10752 1.37021 26.2963 52.5147 80.2226 80.2777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1230 3.2e-05 1024 490 624 417792 87.7206 26.882 345.953 858.968 1319.74 1319.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 3.2e-05 512 80 480 483328 36.055 13.3269 153.682 430.361 633.669 633.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 3.2e-05 2048 400 1296 491520 120.62 56.0128 1065.55 1675.66 2918.04 2918.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1060 0.000512 2048 230 1008 31872 3.48566 102.773 142.515 248.819 248.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 760 0.000128 4096 215 2112 102656 38.5988 28.3525 2014.32 838.198 2919.58 2919.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 6.4e-05 512 110 1680 301056 10.5017 6.71152 196.849 209.614 423.809 423.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.000256 2048 380 1056 59136 9.39827 7.00838 223.942 209.05 449.504 449.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 370 0.001024 1024 110 1008 4608 1.36019 0.700096 3.9655 28.4548 34.5815 34.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.001024 2048 215 1152 11776 1.3681 16.3108 52.353 70.0756 70.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 550 0.001024 2048 150 768 10688 1.36397 26.381 52.3858 80.1776 80.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 3.2e-05 1024 490 624 413696 77.2463 26.8184 505.988 835.292 1445.58 1445.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 3.2e-05 512 80 480 483328 36.1238 13.3345 99.4247 417.741 566.875 567.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 3.2e-05 2048 400 1296 488448 121.559 55.9926 2847.48 1674.16 4699.4 4699.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1060 0.000512 2048 230 1008 31776 3.47498 103.022 142.426 248.967 249.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 760 0.000128 4096 215 2112 102528 38.5172 28.3443 2010.79 837.627 2915.39 2915.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 6.4e-05 512 110 1680 300288 10.4937 6.71133 161.999 209.439 388.774 388.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1250 0.000256 2048 380 1056 59136 9.40909 7.0311 255.369 209.629 481.546 481.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 370 0.001024 1024 110 1008 4224 1.35299 0.689216 3.02246 26.1819 31.3428 31.4393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 710 0.001024 2048 215 1152 11712 1.3656 43.8067 52.2998 97.518 97.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 550 0.001024 2048 150 768 10656 1.37002 26.1931 52.4296 80.0394 80.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 3.2e-05 1024 490 624 411648 77.1412 26.729 572.329 833.221 1509.65 1509.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 3.2e-05 512 80 480 466944 36.4963 13.1215 79.4594 412.606 541.935 542.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 3.2e-05 2048 400 1296 491520 120.935 56.1852 1588.12 1676.94 3442.39 3442.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 0.000512 2048 230 1008 31920 3.48774 57.1597 141.797 202.489 202.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 760 0.000128 4096 215 2112 102720 38.6575 28.3894 1016.72 838.775 1922.65 1922.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 6.4e-05 512 110 1680 301440 10.529 6.74816 295.975 209.771 523.156 523.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000256 2048 380 1056 59360 9.43696 7.05011 137.332 209.845 363.768 363.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 370 0.001024 1024 110 1008 4640 1.35149 0.694272 5.5105 26.186 33.8413 33.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.001024 2048 215 1152 11840 1.37034 24.2084 52.4985 78.1216 78.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 550 0.001024 2048 150 768 10720 1.37331 25.1475 52.4502 79.0136 79.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 3.2e-05 1024 490 624 417280 77.1975 26.9476 326.032 840.265 1270.66 1270.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 3.2e-05 512 80 480 486400 36.0842 13.3837 148.968 419.446 618.122 618.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 3.2e-05 2048 400 1296 491520 120.646 56.0721 1041.21 1677.07 2895.19 2895.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 0.000512 2048 230 1008 31840 3.47955 37.3483 140.454 181.325 181.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 760 0.000128 4096 215 2112 102720 38.5574 28.3804 695.626 838.894 1601.57 1601.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 6.4e-05 512 110 1680 301440 10.4989 6.74611 193.365 209.796 420.535 420.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000256 2048 380 1056 58880 9.37683 7.0159 89.7055 209.089 315.283 315.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 370 0.001024 1024 110 1008 4480 1.34758 0.688192 3.7032 26.6051 32.4438 32.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.001024 2048 215 1152 11760 1.36406 15.8865 52.3899 69.6845 69.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 550 0.001024 2048 150 768 10640 1.36397 23.9124 52.3389 77.6587 77.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 3.2e-05 1024 490 624 414720 77.2869 26.9201 212.552 838.714 1155.7 1155.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 3.2e-05 512 80 480 481280 36.5167 13.3734 97.0543 419.416 566.603 566.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 3.2e-05 2048 400 1296 487680 121.061 56.096 842.669 1684.75 2704.77 2704.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 0.000512 2048 230 1008 31800 3.47693 30.5098 139.719 173.749 173.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 760 0.000128 4096 215 2112 102240 38.6574 28.3867 587.393 845.512 1500.05 1500.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 6.4e-05 512 110 1680 300480 10.5328 6.7503 159.734 211.425 388.569 388.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000256 2048 380 1056 59040 9.44762 7.02294 208.516 211.011 436.106 436.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 370 0.001024 1024 110 1008 4320 1.3592 0.687072 3.28352 26.3041 31.7316 31.8267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.001024 2048 215 1152 11760 1.36442 13.0971 52.9572 67.4633 67.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 550 0.001024 2048 150 768 10560 1.35987 24.5718 52.6824 78.656 78.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1230 3.2e-05 1024 490 624 414720 77.1201 26.8675 183.957 842.453 1130.61 1130.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 3.2e-05 512 80 480 476160 35.7562 13.1597 80.0324 416.141 545.329 545.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 3.2e-05 2048 400 1296 489984 120.77 56.1009 2211.98 1672.65 4061.71 4061.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 0.000512 2048 230 1008 31872 3.48314 79.8839 141.226 224.638 224.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.000128 4096 215 2112 102720 38.4966 28.3644 1341.98 838.086 2247.03 2247.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 6.4e-05 512 110 1680 301056 10.4956 6.74093 405.956 209.483 632.807 632.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000256 2048 380 1056 59136 9.39706 7.05043 190.501 209.321 416.37 416.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 370 0.001024 1024 110 1008 4608 1.35226 0.690176 7.64285 26.7956 36.5818 36.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.001024 2048 215 1152 11808 1.36554 33.7408 52.3836 87.5306 87.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 550 0.001024 2048 150 768 10704 1.36864 34.8015 52.3796 88.5922 88.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 3.2e-05 1024 490 624 414720 77.1558 26.8902 460.678 836.488 1401.43 1401.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 3.2e-05 512 80 480 479232 36.1556 13.2938 204.025 416.259 669.973 670.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 3.2e-05 2048 400 1296 488448 120.947 55.9432 1386.36 1673.03 3236.48 3236.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 0.000512 2048 230 1008 31776 3.47357 50.0592 141.063 194.641 194.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 760 0.000128 4096 215 2112 102528 38.4385 28.3402 946.874 836.948 1850.7 1850.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 6.4e-05 512 110 1680 300288 10.4844 6.73382 261.716 209.291 488.357 488.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.000256 2048 380 1056 59136 9.3841 7.02851 120.82 209.479 346.812 346.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 370 0.001024 1024 110 1008 4224 1.35296 0.688128 4.67827 27.658 34.4773 34.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.001024 2048 215 1152 11712 1.36602 21.4749 52.2586 75.1417 75.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 550 0.001024 2048 150 768 10656 1.36992 34.7314 52.3955 88.5405 88.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 3.2e-05 1024 490 624 411648 76.7947 26.7209 283.661 832.59 1219.98 1220.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 3.2e-05 512 80 480 466944 36.4754 13.1215 128.111 412.232 590.184 590.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 3.2e-05 2048 400 1296 488448 120.613 56.0316 1119.64 1668.81 2965.28 2965.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 0.000512 2048 230 1008 31680 3.46317 40.0384 141.625 185.169 185.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 760 0.000128 4096 215 2112 102528 38.5649 28.3955 789.02 838.665 1694.75 1694.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 6.4e-05 512 110 1680 300672 10.5156 6.74362 214.27 209.558 441.211 441.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.000256 2048 380 1056 58752 9.37648 7.13974 96.3731 209.096 322.086 322.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 370 0.001024 1024 110 1008 4032 1.34541 0.684096 3.57718 27.3553 33.0596 33.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 0.001024 2048 215 1152 11664 1.36109 17.0354 52.2506 70.6892 70.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 550 0.001024 2048 150 768 10512 1.35613 33.8953 52.1191 87.4135 87.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 3.2e-05 1024 490 624 405504 77.1172 26.5789 227.084 828.308 1159.3 1159.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 3.2e-05 512 80 480 460800 36.3157 13.0519 103.242 408.083 560.935 561.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 3.2e-05 2048 400 1296 485376 120.598 55.7556 940.646 1664.81 2782.01 2782.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 0.000512 2048 230 1008 31680 3.4775 33.8122 139.298 176.63 176.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 760 0.000128 4096 215 2112 102144 38.541 28.3326 691.556 837.341 1595.87 1595.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 6.4e-05 512 110 1680 299520 10.5276 6.73178 179.311 209.329 406.023 406.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.000256 2048 380 1056 58368 9.37907 7.01651 80.7585 208.667 305.927 306.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 370 0.001024 1024 110 1008 3840 1.36477 0.692224 3.38541 26.5201 32.0594 32.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.001024 2048 215 1152 11520 1.35331 14.4459 51.9965 67.8376 67.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 550 0.001024 2048 150 768 10560 1.36275 34.1504 52.3764 87.9345 87.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 3.2e-05 1024 490 624 405504 76.443 26.4417 191.959 824.252 1119.32 1119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 3.2e-05 512 80 480 466944 36.5308 13.1232 88.4965 412.234 550.623 550.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 3.2e-05 2048 400 1296 489216 121.296 56.0922 2049 1674.25 3900.84 3900.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 0.000512 2048 230 1008 31864 3.47754 73.6538 140.263 217.437 217.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.000128 4096 215 2112 102592 38.6626 28.3853 1242.65 838.694 2148.5 2148.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 6.4e-05 512 110 1680 301056 10.5393 6.74816 377.497 209.735 604.648 604.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000256 2048 380 1056 59136 9.41942 7.04307 176.313 210.688 403.568 403.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 370 0.001024 1024 110 1008 4480 1.35011 0.693952 7.00317 26.6557 35.8035 35.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.001024 2048 215 1152 11816 1.36778 31.3686 52.5597 85.3381 85.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.001024 2048 150 768 10696 1.36813 18.9144 52.429 72.7536 72.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 3.2e-05 1024 490 624 415744 77.2557 26.9248 429.324 837.258 1370.98 1371.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 3.2e-05 512 80 480 480256 36.5402 13.3766 189.999 418.717 658.874 659.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 3.2e-05 2048 400 1296 487424 121.281 56.0503 1292.25 1674.4 3144.18 3144.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 0.000512 2048 230 1008 31808 3.47546 46.594 141.267 191.379 191.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.000128 4096 215 2112 102144 38.5516 28.3732 785.202 837.697 1689.93 1690.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 6.4e-05 512 110 1680 300160 10.4948 6.74342 246.761 209.468 473.599 473.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.000256 2048 380 1056 59136 9.40522 7.06138 112.387 209.687 338.639 338.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 370 0.001024 1024 110 1008 4480 1.34934 0.691808 4.81584 26.5978 33.5526 33.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.001024 2048 215 1152 11760 1.36227 20.0847 52.4812 73.9709 74.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.001024 2048 150 768 10640 1.37245 12.2818 52.4282 66.127 66.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 3.2e-05 1024 490 624 415744 77.055 26.8983 269.359 837.279 1210.8 1210.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 3.2e-05 512 80 480 473088 36.155 13.183 122.675 413.946 586.2 586.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 3.2e-05 2048 400 1296 489216 121.286 56.0527 1066.47 1672.95 2916.96 2917.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 0.000512 2048 230 1008 31752 3.47597 38.5039 139.069 181.089 181.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 760 0.000128 4096 215 2112 102144 38.6589 28.3919 742.211 837.276 1646.64 1646.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 6.4e-05 512 110 1680 299712 10.5543 6.7481 200.139 209.308 426.876 426.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000256 2048 380 1056 59136 9.44765 7.07712 92.4527 209.643 318.721 318.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 370 0.001024 1024 110 1008 4032 1.33802 0.679712 3.61942 26.0909 31.8262 31.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 0.001024 2048 215 1152 11592 1.35933 16.1407 52.1249 69.6678 69.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 550 0.001024 2048 150 768 10584 1.36352 31.5971 52.3781 85.3814 85.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 3.2e-05 1024 490 624 408576 78.1526 26.9271 217.04 836.565 1158.9 1159.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 3.2e-05 512 80 480 473088 37.1923 13.3796 99.8818 418.387 569.083 569.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 3.2e-05 2048 400 1296 487424 121.183 56.0826 960.431 1673.08 2810.98 2811.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 0.000512 2048 230 1008 31584 3.45866 34.6724 138.773 176.947 177.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 760 0.000128 4096 215 2112 102144 38.4809 28.33 685.387 837.533 1589.83 1589.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 6.4e-05 512 110 1680 299264 10.5206 6.73181 181.909 209.339 408.635 408.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.000256 2048 380 1056 58240 9.30995 6.95536 83.6213 207.384 307.372 307.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 370 0.001024 1024 110 1008 3584 1.34938 0.681984 2.80496 26.0681 31.0024 31.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 0.001024 2048 215 1152 11648 1.36806 14.9065 52.4267 68.7432 68.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 550 0.001024 2048 150 768 10528 1.36794 33.0257 52.3799 86.8172 86.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 3.2e-05 1024 490 624 401408 77.4045 26.5198 193.012 827.154 1124.31 1124.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 3.2e-05 512 80 480 458752 35.7581 13.0387 87.7443 404.007 540.783 540.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 3.2e-05 2048 400 1296 491520 120.674 56.015 1996.08 1677.01 3849.98 3850.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 0.000512 2048 230 1008 31872 3.4857 71.5129 140.538 215.579 215.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.000128 4096 215 2112 102656 38.5296 28.3451 1204.82 838.896 2110.69 2110.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 6.4e-05 512 110 1680 301056 10.4971 6.73238 365.552 209.784 592.697 592.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.000256 2048 380 1056 59136 9.36886 7.00986 170.966 209.215 396.657 396.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 370 0.001024 1024 110 1008 4608 1.35875 0.69712 7.18077 26.9257 36.265 36.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.001024 2048 215 1152 11776 1.36486 30.2367 52.3944 84.0396 84.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.001024 2048 150 768 10688 1.36563 18.568 52.4264 72.4023 72.4587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 3.2e-05 1024 490 624 413696 77.0801 26.8164 408.478 836.017 1348.6 1348.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 3.2e-05 512 80 480 483328 36.1185 13.3282 190.111 418.036 657.83 658.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 3.2e-05 2048 400 1296 487424 121.022 55.8688 1284.63 1670.12 3131.84 3132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 0.000512 2048 230 1008 31744 3.47542 46.2374 139.762 189.518 189.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.000128 4096 215 2112 101888 38.4708 28.3152 776.382 835.617 1678.89 1678.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 6.4e-05 512 110 1680 301056 10.5027 6.73258 232.58 209.624 459.572 459.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.000256 2048 380 1056 58880 9.4007 7.08016 110.711 209.192 336.486 336.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 370 0.001024 1024 110 1008 4096 1.34262 0.679712 3.87712 25.7254 31.7236 31.8165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 0.001024 2048 215 1152 11648 1.35955 19.7932 52.1689 73.3647 73.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.001024 2048 150 768 10624 1.36314 12.0569 52.3773 65.8405 65.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 3.2e-05 1024 490 624 409600 77.6826 26.8227 260.967 835.141 1200.83 1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 3.2e-05 512 80 480 475136 36.9262 13.3324 119.348 417.745 587.597 587.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 3.2e-05 2048 400 1296 485376 120.6 55.7384 1071.28 1666.52 2914.34 2914.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 0.000512 2048 230 1008 31680 3.4752 38.7366 140.451 182.707 182.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.000128 4096 215 2112 102144 38.5258 28.3319 655.09 838.128 1560.18 1560.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 6.4e-05 512 110 1680 299520 10.5234 6.73146 186.616 209.523 413.519 413.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.000256 2048 380 1056 58368 9.3976 7.02163 92.4023 208.866 317.78 317.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 370 0.001024 1024 110 1008 3840 1.36355 0.690624 3.68816 26.5357 32.3796 32.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.001024 2048 215 1152 11520 1.35258 16.5503 52.0479 69.9948 70.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.001024 2048 150 768 10560 1.36797 9.83245 52.4289 63.6719 63.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 3.2e-05 1024 490 624 405504 76.4326 26.4335 217.099 825.164 1145.34 1145.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 3.2e-05 512 80 480 466944 36.5332 13.129 99.163 412.615 561.673 561.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 3.2e-05 2048 400 1296 483328 121.892 55.9022 940.618 1670.78 2789.39 2789.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 0.000512 2048 230 1008 31488 3.46339 33.8168 138.381 175.705 175.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.000128 4096 215 2112 101376 38.5809 28.3253 572.355 836.427 1475.79 1475.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 6.4e-05 512 110 1680 299008 10.5036 6.72797 163.863 209.061 390.283 390.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.000256 2048 380 1056 58368 9.43994 7.05824 81.7038 209.565 307.865 307.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 370 0.001024 1024 110 1008 3072 1.33702 0.665888 2.63987 25.6602 30.3998 30.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 0.001024 2048 215 1152 11520 1.35782 14.1517 52.1768 67.7294 67.7883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 550 0.001024 2048 150 768 10496 1.36701 30.0599 52.3864 83.8568 83.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 3.2e-05 1024 490 624 409600 77.683 26.882 193.131 836.164 1134.07 1134.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 3.2e-05 512 80 480 458752 38.398 13.329 85.8996 417.825 555.698 555.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 3.2e-05 2048 400 1296 490752 121.212 56.1309 1940.82 1676.35 3794.71 3794.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 0.000512 2048 230 1008 31824 3.48387 69.902 141.411 214.842 214.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.000128 4096 215 2112 102528 38.6202 28.3878 1188.01 838.599 2093.72 2093.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 6.4e-05 512 110 1680 301248 10.5311 6.74787 365.163 209.74 592.316 592.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.000256 2048 380 1056 59328 9.43936 7.05402 168.068 209.839 394.503 394.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 370 0.001024 1024 110 1008 4608 1.35168 0.691808 6.812 26.7612 35.7149 35.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.001024 2048 215 1152 11808 1.36842 29.7259 52.4966 83.6334 83.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.001024 2048 150 768 10656 1.37011 17.9137 52.3655 71.6907 71.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 3.2e-05 1024 490 624 414720 77.1292 26.8677 394.063 837.162 1335.45 1335.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 3.2e-05 512 80 480 479232 35.8112 13.224 182.138 414.68 646.099 646.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 3.2e-05 2048 400 1296 488448 120.629 55.9148 1343.57 1669.03 3189.35 3189.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 0.000512 2048 230 1008 31680 3.46685 48.1566 138.479 190.146 190.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.000128 4096 215 2112 102528 38.5546 28.3832 821.169 838.222 1726.44 1726.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 6.4e-05 512 110 1680 300672 10.5076 6.74662 251.936 209.585 478.908 479.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.000256 2048 380 1056 58752 9.39622 7.07232 115.335 209.091 340.994 341.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 370 0.001024 1024 110 1008 4032 1.34637 0.679904 4.33418 26.2759 32.7347 32.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 0.001024 2048 215 1152 11664 1.36192 20.5789 52.2605 74.2438 74.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.001024 2048 150 768 10512 1.35978 12.6429 52.1307 66.1773 66.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 3.2e-05 1024 490 624 405504 77.1181 26.6671 270.724 828.409 1203.14 1203.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 3.2e-05 512 80 480 460800 36.3113 13.0458 121.888 408.142 579.631 579.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 3.2e-05 2048 400 1296 483840 121.871 55.9695 1128.27 1670.19 2976.49 2976.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 0.000512 2048 230 1008 31536 3.46112 41.2383 139.402 184.145 184.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.000128 4096 215 2112 101952 38.6131 28.3853 691.577 836.015 1594.7 1594.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 6.4e-05 512 110 1680 298944 10.5153 6.74371 212.712 208.977 439.074 439.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.000256 2048 380 1056 58752 9.42838 7.03466 97.6988 209.404 323.668 323.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 370 0.001024 1024 110 1008 4320 1.34614 0.68672 4.44192 26.3906 32.966 33.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 0.001024 2048 215 1152 11664 1.36486 17.9265 52.4858 71.8232 71.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.001024 2048 150 768 10368 1.35178 10.7547 51.9677 64.1177 64.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 3.2e-05 1024 490 624 414720 77.1667 26.8766 235.557 836.013 1175.84 1176.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 3.2e-05 512 80 480 470016 35.5995 13.0601 105.399 408.422 562.724 562.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 3.2e-05 2048 400 1296 479232 120.696 55.5603 1120.07 1658.38 2954.91 2955.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 0.000512 2048 230 1008 31392 3.45488 41.0113 137.176 181.686 181.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.000128 4096 215 2112 101376 38.4723 28.326 691.547 836.565 1595.02 1595.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 6.4e-05 512 110 1680 299520 10.4674 6.72768 211.097 209.068 437.49 437.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.000256 2048 380 1056 57600 9.35104 7.01002 96.539 208.714 321.716 321.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 370 0.001024 1024 110 1008 3456 1.33469 0.666272 3.40208 25.6063 31.112 31.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 0.001024 2048 215 1152 11520 1.35782 17.5227 52.3029 71.2259 71.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.001024 2048 150 768 10368 1.35766 10.8093 52.1684 64.3777 64.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 3.2e-05 1024 490 624 387072 77.7779 26.2298 219.353 816.902 1140.48 1140.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 3.2e-05 512 80 480 442368 35.5504 12.809 99.4054 396.197 544.201 544.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 3.2e-05 2048 400 1296 491520 120.749 56.1029 1928.2 1691.92 3797.19 3797.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 0.000512 2048 230 1008 31840 3.4775 69.3801 141.416 214.32 214.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.000128 4096 215 2112 102720 38.5227 28.3812 1186.44 846.42 2099.87 2099.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 6.4e-05 512 110 1680 301440 10.511 6.74611 355.997 211.65 585.035 585.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000256 2048 380 1056 58880 9.37011 7.03078 164.509 212.495 393.507 393.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 370 0.001024 1024 110 1008 4480 1.34381 0.688736 6.82781 26.2556 35.2175 35.3132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.001024 2048 215 1152 11760 1.36326 29.2937 52.8532 83.555 83.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.001024 2048 150 768 10640 1.36582 17.8155 52.8056 72.0319 72.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 3.2e-05 1024 490 624 414720 77.3183 26.9251 390.822 846.085 1341.37 1341.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 3.2e-05 512 80 480 481280 36.5072 13.3808 180.047 423.135 653.314 653.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 3.2e-05 2048 400 1296 491520 120.483 56.1101 1379.72 1675.95 3232.47 3232.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 0.000512 2048 230 1008 31680 3.47165 49.5572 139.113 192.188 192.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 0.000128 4096 215 2112 101760 38.398 28.3128 832.781 835.219 1734.81 1734.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 6.4e-05 512 110 1680 300800 10.4896 6.73587 254.748 209.676 481.776 481.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.000256 2048 380 1056 58240 9.35123 6.99187 117.035 208.276 341.756 341.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 370 0.001024 1024 110 1008 4480 1.34912 0.690176 4.79408 26.4811 33.4134 33.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.001024 2048 215 1152 11680 1.36304 20.9284 52.35 74.6824 74.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.001024 2048 150 768 10560 1.35978 12.7735 52.299 66.4754 66.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 3.2e-05 1024 490 624 409600 77.9803 26.8841 279.204 838.061 1222.35 1222.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 3.2e-05 512 80 480 471040 36.071 13.1277 126.384 412.273 588.099 588.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 3.2e-05 2048 400 1296 483840 121.663 55.9295 1121.55 1668.6 2967.95 2968.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 0.000512 2048 230 1008 31680 3.48435 40.7449 139.746 184.022 184.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.000128 4096 215 2112 101760 38.5025 28.3484 685.797 835.309 1588.06 1588.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 6.4e-05 512 110 1680 299520 10.4976 6.7368 211.955 208.79 438.105 438.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000256 2048 380 1056 58560 9.41594 7.02906 97.247 209.265 323.063 323.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 370 0.001024 1024 110 1008 3840 1.37082 0.69024 3.45974 26.6517 32.2748 32.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.001024 2048 215 1152 11520 1.35773 16.9882 52.1136 70.5039 70.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.001024 2048 150 768 10320 1.3535 10.8391 51.8509 64.0875 64.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 3.2e-05 1024 490 624 399360 77.4468 26.4746 225.539 824.823 1154.51 1154.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 3.2e-05 512 80 480 460800 37.1544 13.145 103.144 412.155 565.842 566.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 3.2e-05 2048 400 1296 491520 120.668 55.9961 1065.37 1677.52 2919.76 2919.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 0.000512 2048 230 1008 31360 3.45514 38.3078 139.835 181.642 181.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 0.000128 4096 215 2112 101120 38.4409 28.2905 639.395 833.221 1539.45 1539.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 6.4e-05 512 110 1680 296960 10.463 6.69869 195.412 208.212 420.922 421.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.000256 2048 380 1056 57600 9.29939 7.01011 90.1999 207.689 314.301 314.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 370 0.001024 1024 110 1008 3840 1.37501 0.69376 3.6385 26.3472 32.1516 32.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.001024 2048 215 1152 11520 1.36362 16.078 52.3871 69.8717 69.9302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.001024 2048 150 768 10240 1.35069 9.90394 51.9073 63.2024 63.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 3.2e-05 1024 490 624 389120 78.9652 26.4367 205.142 825.113 1135.87 1136.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 3.2e-05 512 80 480 450560 38.1282 13.1297 94.3001 412.661 558.462 558.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 3.2e-05 2048 400 1300 485376 121.883 55.9843 1727.92 1676.76 3582.74 3582.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 0.000512 2048 230 1000 31968 3.48736 62.1134 140.661 206.304 206.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 760 0.000128 4096 215 2100 104192 38.3659 28.3421 1117.86 839.071 2023.74 2023.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 6.4e-05 512 110 1700 301824 10.4679 6.73792 315.923 209.739 543.001 543.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.000256 2048 380 1050 60416 9.38317 7.05331 240.387 209.795 466.721 466.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 370 0.001024 1024 110 1050 4224 1.36509 0.700416 5.56208 26.3086 34.0345 34.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.001024 2048 215 1150 11872 1.37216 26.5106 52.5248 80.4485 80.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 550 0.001024 2048 150 750 10944 1.37194 27.4412 52.4736 81.3309 81.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1230 3.2e-05 1024 490 600 409600 78.015 26.8883 349.942 838.53 1293.59 1293.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 3.2e-05 512 80 450 483328 36.0712 13.3269 154.564 417.965 622.171 622.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1310 3.2e-05 2048 400 1300 485376 122.003 56.0002 1107.1 1676.84 2962.13 2962.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1060 0.000512 2048 230 1000 31936 3.4985 110.672 140.501 254.714 254.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 760 0.000128 4096 215 2100 104192 38.4959 28.3505 1988.54 838.716 2894.21 2894.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 6.4e-05 512 110 1700 301568 10.4853 6.71146 205.082 209.759 432.167 432.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.000256 2048 380 1050 60160 9.36538 7.02627 229.364 209.194 455.049 455.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 370 0.001024 1024 110 1050 4096 1.37008 0.699808 3.57994 27.4436 33.1912 33.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.001024 2048 215 1150 11840 1.37565 17.1279 52.5231 71.0679 71.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 550 0.001024 2048 150 750 10880 1.36861 27.3633 52.3877 81.1626 81.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 3.2e-05 1024 490 600 405504 78.5353 26.8219 486.815 835.874 1428.26 1428.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 3.2e-05 512 80 450 483328 36.1237 13.3259 100.442 417.994 568.121 568.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1310 3.2e-05 2048 400 1300 482304 122.989 55.9556 2867.93 1672.82 4719.9 4720.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1060 0.000512 2048 230 1000 31872 3.48346 110.76 141.363 255.653 255.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 760 0.000128 4096 215 2100 103680 38.4768 28.3302 1974.49 836.946 2878.35 2878.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 6.4e-05 512 110 1700 301056 10.4941 6.71232 168.789 209.267 395.393 395.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1250 0.000256 2048 380 1050 60288 9.3793 7.03283 260.753 209.461 486.732 486.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 370 0.001024 1024 110 1050 3840 1.3593 0.691968 3.12589 27.413 32.692 32.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 710 0.001024 2048 215 1150 11808 1.3751 44.4108 52.4789 98.3104 98.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 550 0.001024 2048 150 750 10848 1.36864 27.215 52.3532 80.9802 81.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 3.2e-05 1024 490 600 405504 78.1308 26.8779 537.188 832.556 1474.98 1475.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 3.2e-05 512 80 450 466944 36.4841 13.1316 79.9757 412.176 542.014 542.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 3.2e-05 2048 400 1300 485120 122.497 56.1646 1601.26 1675.36 3455.49 3455.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 0.000512 2048 230 1000 31960 3.48982 57.088 139.66 200.281 200.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 760 0.000128 4096 215 2100 104160 38.5875 28.3873 1023.72 837.974 1928.77 1928.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 6.4e-05 512 110 1700 301760 10.5357 6.75574 298.378 209.58 525.383 525.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.000256 2048 380 1050 60320 9.42474 7.07843 139.385 209.652 365.641 365.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 370 0.001024 1024 110 1050 4000 1.37053 0.693856 4.95341 26.1614 33.2776 33.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.001024 2048 215 1150 11840 1.36982 24.4382 52.4151 78.267 78.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 550 0.001024 2048 150 750 10960 1.37421 24.4859 52.493 78.3947 78.4548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 3.2e-05 1024 490 600 409600 78.2841 26.9419 317.913 837.93 1261.29 1261.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 3.2e-05 512 80 450 486400 36.0938 13.3857 145.907 420.735 616.363 616.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 3.2e-05 2048 400 1300 483840 122.395 56.1869 1025.35 1677.06 2881.2 2881.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 0.000512 2048 230 1000 31920 3.49357 37.0122 139.692 180.245 180.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 760 0.000128 4096 215 2100 104000 38.5121 28.3813 688.017 838.895 1593.91 1594.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 6.4e-05 512 110 1700 301440 10.4998 6.74688 191.392 209.796 418.565 418.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.000256 2048 380 1050 59840 9.35322 7.03638 89.7492 209.164 315.404 315.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 370 0.001024 1024 110 1050 3840 1.35747 0.690176 3.24278 26.6447 32.0367 32.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.001024 2048 215 1150 11760 1.36378 15.7173 52.3613 69.4847 69.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 550 0.001024 2048 150 750 10880 1.37011 23.3416 52.435 77.1894 77.2463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 3.2e-05 1024 490 600 409600 78.1549 26.9682 204.865 838.717 1148.92 1149.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 3.2e-05 512 80 450 481280 36.5065 13.3755 93.0831 419.414 562.62 562.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 3.2e-05 2048 400 1300 480000 122.742 55.9994 849.36 1670.11 2698.41 2698.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 0.000512 2048 230 1000 31800 3.47702 30.7345 140.77 175.023 175.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 760 0.000128 4096 215 2100 103680 38.5588 28.3764 591.167 838.159 1496.37 1496.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 6.4e-05 512 110 1700 301440 10.514 6.7497 160.455 209.589 387.443 387.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.000256 2048 380 1050 60000 9.41894 7.03984 209.947 209.172 435.682 435.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 370 0.001024 1024 110 1050 3840 1.37011 0.690912 2.70326 27.2476 32.1114 32.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.001024 2048 215 1150 11760 1.36602 13.3482 52.467 67.2273 67.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 550 0.001024 2048 150 750 10800 1.36141 24.0087 52.3221 77.733 77.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 3.2e-05 1024 490 600 407040 78.1887 26.8726 178.176 835.153 1118.61 1118.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 3.2e-05 512 80 450 476160 35.7545 13.1584 77.6119 412.526 539.291 539.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1310 3.2e-05 2048 400 1300 481280 122.734 56.0205 731.788 1677.3 2588.04 2588.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1060 0.000512 2048 230 1000 31840 3.49421 97.2101 141.568 242.316 242.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 760 0.000128 4096 215 2100 103040 38.4481 28.3104 1710.91 835.883 2613.65 2613.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 6.4e-05 512 110 1700 300800 10.4945 6.71334 138.627 209.849 365.812 365.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.000256 2048 380 1050 59520 9.34666 6.98566 201.458 208.449 426.345 426.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 370 0.001024 1024 110 1050 3840 1.36144 0.690944 2.68941 28.6086 33.4504 33.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.001024 2048 215 1150 11680 1.36646 11.404 52.357 65.1699 65.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 550 0.001024 2048 150 750 10720 1.36608 23.5548 52.2178 77.1813 77.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 3.2e-05 1024 490 600 409600 78.3761 27.0534 430.974 840.159 1376.78 1376.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 3.2e-05 512 80 450 471040 36.0715 13.122 66.8451 412.618 528.905 529.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 3.2e-05 2048 400 1300 483840 122.226 56.1 2180.45 1673.03 4032.01 4032.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 0.000512 2048 230 1000 31968 3.49238 78.037 141.34 222.914 222.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.000128 4096 215 2100 104064 38.4313 28.3546 1325.55 837.792 2230.24 2230.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 6.4e-05 512 110 1700 301824 10.4785 6.73875 399.607 209.515 626.472 626.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.000256 2048 380 1050 60288 9.37082 7.03603 189.327 209.344 415.18 415.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 370 0.001024 1024 110 1050 4032 1.36278 0.694272 6.81677 26.7923 35.7699 35.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.001024 2048 215 1150 11856 1.37264 33.3848 52.4841 87.2858 87.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 550 0.001024 2048 150 750 10944 1.36915 32.8581 52.4803 86.7535 86.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 3.2e-05 1024 490 600 408576 78.0656 26.8957 436.332 836.684 1378.2 1378.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 3.2e-05 512 80 450 479232 36.1511 13.2957 193.91 416.312 659.908 660.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 3.2e-05 2048 400 1300 482304 122.205 56.1118 1351.94 1673.02 3203.47 3203.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 0.000512 2048 230 1000 31872 3.47939 48.3838 140.114 192.019 192.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 760 0.000128 4096 215 2100 103680 38.3808 28.3286 920.676 836.931 1824.42 1824.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 6.4e-05 512 110 1700 301056 10.4592 6.72563 254.584 209.293 481.194 481.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.000256 2048 380 1050 60288 9.36893 7.03318 117.759 209.545 343.805 343.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 370 0.001024 1024 110 1050 3840 1.35651 0.68608 4.49002 27.5188 34.1541 34.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.001024 2048 215 1150 11808 1.36998 20.7383 52.4882 74.6404 74.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 550 0.001024 2048 150 750 10848 1.36154 34.5092 52.3508 88.2634 88.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 3.2e-05 1024 490 600 405504 77.6784 26.7603 268.492 833.511 1206.65 1206.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 3.2e-05 512 80 450 466944 36.4779 13.13 120.387 412.235 582.47 582.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 3.2e-05 2048 400 1300 479232 122.585 55.9832 1096.65 1668.64 2944.06 2944.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 0.000512 2048 230 1000 31824 3.48282 39.2496 139.739 182.513 182.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 760 0.000128 4096 215 2100 103680 38.4747 28.3875 775.926 838.036 1680.93 1681.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 6.4e-05 512 110 1700 301824 10.4969 6.74646 209.253 209.532 436.158 436.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.000256 2048 380 1050 59904 9.35853 7.03283 96.4453 209.042 321.978 322.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 370 0.001024 1024 110 1050 3456 1.35661 0.68336 3.36112 26.3103 31.8119 31.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 0.001024 2048 215 1150 11664 1.36192 16.8836 52.2158 70.5036 70.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 550 0.001024 2048 150 750 10800 1.36365 34.4589 52.3379 88.2027 88.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 3.2e-05 1024 490 600 396288 78.3891 26.585 214.464 828.225 1147.88 1148.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 3.2e-05 512 80 450 460800 36.3173 13.0488 97.3453 408.047 554.998 555.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 3.2e-05 2048 400 1300 479232 121.793 55.6833 932.36 1665.03 2775.06 2775.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 0.000512 2048 230 1000 31680 3.47136 33.4295 141.277 178.219 178.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 760 0.000128 4096 215 2100 103680 38.4198 28.3328 681.686 837.846 1586.39 1586.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 6.4e-05 512 110 1700 301056 10.4918 6.73357 177.698 209.354 404.407 404.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.000256 2048 380 1050 59904 9.33389 7.01046 81.8248 208.705 306.972 307.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 370 0.001024 1024 110 1050 3840 1.3655 0.693632 3.45955 26.5166 32.1334 32.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.001024 2048 215 1150 11712 1.37059 14.2111 52.4859 68.1111 68.1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 550 0.001024 2048 150 750 10752 1.36598 34.2178 52.353 87.9812 88.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 3.2e-05 1024 490 600 393216 78.2159 26.4492 181.739 824.375 1110.99 1111.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 3.2e-05 512 80 450 466944 36.5338 13.1297 84.5487 412.289 546.741 546.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 3.2e-05 2048 400 1300 483840 122.493 56.1854 2011.26 1672.85 3862.99 3863.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 0.000512 2048 230 1000 31920 3.47136 71.7286 140.167 215.407 215.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.000128 4096 215 2100 104160 38.556 28.3901 1220.32 837.813 2125.19 2125.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 6.4e-05 512 110 1700 301504 10.5354 6.75069 367.04 209.541 594.002 594.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.000256 2048 380 1050 60256 9.40858 7.04896 174.926 210.667 402.151 402.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 370 0.001024 1024 110 1050 4032 1.35901 0.691616 6.67437 26.0578 34.8844 34.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.001024 2048 215 1150 11816 1.36794 30.6381 52.3924 84.4428 84.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.001024 2048 150 750 10920 1.36806 18.8946 52.4327 72.7355 72.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 3.2e-05 1024 490 600 408576 78.2076 26.9198 404.078 836.514 1345.93 1346.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 3.2e-05 512 80 450 480256 36.5407 13.3756 179.251 418.325 647.738 647.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 3.2e-05 2048 400 1300 483840 122.167 56.2305 1276.42 1672.8 3127.83 3127.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 0.000512 2048 230 1000 31808 3.47482 45.3898 138.915 187.823 187.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.000128 4096 215 2100 103936 38.4321 28.3894 773.817 837.138 1677.88 1677.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 6.4e-05 512 110 1700 301056 10.4946 6.7431 244.897 209.271 471.54 471.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.000256 2048 380 1050 60032 9.37744 7.04694 111.156 209.487 337.167 337.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 370 0.001024 1024 110 1050 4032 1.35965 0.6896 4.68358 26.1284 32.9597 33.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.001024 2048 215 1150 11760 1.37075 19.5831 52.3919 73.3897 73.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.001024 2048 150 750 10864 1.37011 12.0758 52.433 65.9215 65.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 3.2e-05 1024 490 600 408576 78.0774 26.8958 256.411 837.829 1199.43 1199.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 3.2e-05 512 80 450 473088 36.1698 13.1877 116.621 413.543 579.77 579.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 3.2e-05 2048 400 1300 483840 122.313 56.0903 1048.79 1672.8 2900.21 2900.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 0.000512 2048 230 1000 31752 3.47181 37.3871 139.96 180.865 180.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.000128 4096 215 2100 103488 38.569 28.3935 636.464 837.744 1541.27 1541.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 6.4e-05 512 110 1700 301056 10.5278 6.75226 196.787 209.285 423.481 423.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.000256 2048 380 1050 59808 9.42694 7.0615 90.3724 209.619 316.582 316.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 370 0.001024 1024 110 1050 3360 1.35069 0.67584 3.36445 25.6063 31.0943 31.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 0.001024 2048 215 1150 11592 1.36 15.8492 52.0847 69.3383 69.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 550 0.001024 2048 150 750 10752 1.35894 32.0368 52.2731 85.7111 85.7705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 3.2e-05 1024 490 600 408576 78.2112 26.9238 209.493 836.482 1151.33 1151.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 3.2e-05 512 80 450 473088 37.182 13.3692 94.7552 418.351 563.899 564.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 3.2e-05 2048 400 1300 480256 122.798 56.0531 937.929 1674.34 2791.32 2791.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 0.000512 2048 230 1000 31584 3.46304 33.6773 140.807 177.991 178.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 760 0.000128 4096 215 2100 103936 38.3531 28.3253 670.658 838.111 1575.55 1575.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 6.4e-05 512 110 1700 301056 10.4772 6.74118 176.715 209.502 403.565 403.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.000256 2048 380 1050 59136 9.26845 6.97978 81.1082 207.542 305.002 305.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 370 0.001024 1024 110 1050 3584 1.3481 0.679552 2.82486 25.7002 30.6503 30.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 0.001024 2048 215 1150 11648 1.36272 14.2727 52.4309 68.1089 68.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 550 0.001024 2048 150 750 10752 1.36541 31.1414 52.467 85.0178 85.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 3.2e-05 1024 490 600 401408 77.4245 26.5175 185.625 827.795 1117.57 1117.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 3.2e-05 512 80 450 458752 35.7565 13.0396 82.8013 405.37 537.207 537.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 3.2e-05 2048 400 1300 485376 122.079 56.0251 1993.04 1676.79 3848.14 3848.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 0.000512 2048 230 1000 31936 3.49594 70.9472 139.49 213.977 214.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.000128 4096 215 2100 104192 38.4349 28.3445 1212.18 838.717 2117.78 2117.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 6.4e-05 512 110 1700 301568 10.4932 6.73584 367.36 209.743 594.463 594.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.000256 2048 380 1050 60160 9.33098 7.01466 172.751 209.164 398.363 398.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 370 0.001024 1024 110 1050 4096 1.36954 0.694272 6.29664 26.3432 34.8055 34.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.001024 2048 215 1150 11840 1.37216 30.4478 52.5163 84.3799 84.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.001024 2048 150 750 10880 1.36602 18.3412 52.3826 72.1314 72.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 3.2e-05 1024 490 600 405504 78.3078 26.8288 393.244 835.727 1334.33 1334.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 3.2e-05 512 80 450 483328 36.1278 13.3304 182.639 417.935 650.273 650.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 3.2e-05 2048 400 1300 483328 121.905 55.9762 1287.16 1670.14 3135.38 3135.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 0.000512 2048 230 1000 31872 3.49046 46.23 139.949 189.714 189.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.000128 4096 215 2100 103424 38.3947 28.322 783.107 835.62 1685.55 1685.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 6.4e-05 512 110 1700 301056 10.4977 6.74182 234.87 209.634 461.874 461.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.000256 2048 380 1050 59904 9.35222 7.0641 112.306 209.194 338.015 338.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 370 0.001024 1024 110 1050 3584 1.3505 0.684736 3.79782 27.3508 33.2849 33.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 0.001024 2048 215 1150 11776 1.37475 20.083 52.478 73.9794 74.0356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.001024 2048 150 750 10752 1.36064 11.9682 52.1705 65.5443 65.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 3.2e-05 1024 490 600 401408 78.8111 26.8247 251.579 835.265 1192.7 1192.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 3.2e-05 512 80 450 475136 36.9273 13.328 116.278 417.69 584.465 584.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 3.2e-05 2048 400 1300 479232 121.799 55.6687 1083.58 1666.17 2927.42 2927.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 0.000512 2048 230 1000 31680 3.47034 39.1435 138.189 180.844 180.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.000128 4096 215 2100 103680 38.4123 28.3355 664.705 838.029 1569.58 1569.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 6.4e-05 512 110 1700 301056 10.4996 6.7319 193.865 209.5 420.728 420.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.000256 2048 380 1050 59904 9.31757 7.00122 95.8449 208.851 321.112 321.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 370 0.001024 1024 110 1050 3840 1.36381 0.690176 3.91056 26.1704 32.235 32.3256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.001024 2048 215 1150 11712 1.36602 16.6992 52.5212 70.6281 70.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.001024 2048 150 750 10752 1.36064 10.3128 52.3878 64.1031 64.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 3.2e-05 1024 490 600 393216 78.1759 26.4392 210.247 825.596 1140.67 1140.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 3.2e-05 512 80 450 466944 36.5212 13.1308 97.0208 412.569 559.482 559.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 3.2e-05 2048 400 1300 483328 121.961 56.1049 969.909 1670.45 2818.62 2818.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 0.000512 2048 230 1000 31744 3.49645 34.7997 139.948 178.291 178.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.000128 4096 215 2100 103424 38.418 28.3217 588.651 836.298 1491.79 1491.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 6.4e-05 512 110 1700 299008 10.4939 6.7281 167.48 209.553 394.383 394.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.000256 2048 380 1050 59392 9.38582 7.17459 83.7709 209.529 309.959 310.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 370 0.001024 1024 110 1050 3072 1.33686 0.668 2.77213 25.2074 30.0812 30.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 0.001024 2048 215 1150 11520 1.35926 14.8534 52.1339 68.39 68.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 550 0.001024 2048 150 750 10496 1.34963 27.5395 51.8305 80.7609 80.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 3.2e-05 1024 490 600 393216 80.1093 26.8259 185.928 835.308 1128.39 1128.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 3.2e-05 512 80 450 458752 38.3956 13.3328 84.6726 417.769 554.41 554.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 3.2e-05 2048 400 1300 483840 122.643 56.0906 2028.79 1676.34 3884.06 3884.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 0.000512 2048 230 1000 31896 3.4839 72.5257 142.813 218.866 218.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.000128 4096 215 2100 103968 38.5446 28.3873 1241.28 839.006 2147.32 2147.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 6.4e-05 512 110 1700 301824 10.5154 6.75322 377.486 209.703 604.59 604.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.000256 2048 380 1050 60192 9.41312 7.06563 176.585 209.834 402.999 403.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 370 0.001024 1024 110 1050 4032 1.36262 0.692224 6.71059 26.7507 35.6178 35.7091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.001024 2048 215 1150 11808 1.37226 31.0129 52.4644 84.8927 84.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.001024 2048 150 750 10872 1.36637 18.7719 52.3916 72.5723 72.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 3.2e-05 1024 490 600 405504 78.4288 26.871 399.217 835.263 1340 1340.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 3.2e-05 512 80 450 479232 35.8389 13.2118 183.703 414.645 647.64 647.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 3.2e-05 2048 400 1300 479232 122.546 55.9463 1429.71 1670.36 3278.76 3278.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 0.000512 2048 230 1000 31824 3.47568 51.393 139.848 194.758 194.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.000128 4096 215 2100 103680 38.4695 28.3812 880.057 838.888 1785.9 1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 6.4e-05 512 110 1700 301824 10.5026 6.74365 268.168 209.752 495.298 495.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.000256 2048 380 1050 59904 9.36755 7.09296 125.29 209.256 351.108 351.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 370 0.001024 1024 110 1050 3456 1.35475 0.682048 4.31309 25.8548 32.3031 32.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 0.001024 2048 215 1150 11664 1.36285 22.057 52.2733 75.7355 75.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.001024 2048 150 750 10800 1.36352 13.4328 52.4003 67.2397 67.2958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 3.2e-05 1024 490 600 396288 78.3785 26.583 277.834 829.087 1212.09 1212.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 3.2e-05 512 80 450 460800 36.3189 13.0516 125.358 408.476 583.447 583.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1310 3.2e-05 2048 400 1300 476928 123.587 55.9857 1171.18 1670.53 3021.49 3021.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 0.000512 2048 230 1000 31752 3.47546 42.6046 139.848 185.971 186.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.000128 4096 215 2100 102816 38.5532 28.3929 717.708 836.176 1620.94 1621.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 6.4e-05 512 110 1700 300672 10.4787 6.74611 222.348 209.018 448.717 448.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.000256 2048 380 1050 59616 9.40509 7.04717 103.441 209.457 329.45 329.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 370 0.001024 1024 110 1050 3456 1.37002 0.684032 3.39206 26.3906 31.9332 32.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 0.001024 2048 215 1150 11664 1.36454 18.4402 52.4626 72.3104 72.3673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.001024 2048 150 750 10584 1.35718 10.6766 52.0065 64.0825 64.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 3.2e-05 1024 490 600 400896 78.999 26.8726 232.667 835.35 1174.11 1174.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 3.2e-05 512 80 450 470016 35.5761 13.06 106.144 408.511 563.532 563.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 3.2e-05 2048 400 1300 470016 123.025 55.3615 1097.44 1656.79 2932.81 2932.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 0.000512 2048 230 1000 31680 3.4753 40.7522 138.744 183.014 183.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.000128 4096 215 2100 102528 38.3816 28.3279 680.816 835.775 1583.4 1583.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 6.4e-05 512 110 1700 299520 10.4614 6.728 208.925 208.876 435.12 435.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.000256 2048 380 1050 58752 9.32422 7.0103 96.1019 207.897 320.439 320.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 370 0.001024 1024 110 1050 2304 1.34602 0.667232 2.81674 25.5787 30.5062 30.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 0.001024 2048 215 1150 11520 1.36192 17.293 52.2199 70.915 70.9755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.001024 2048 150 750 10656 1.36384 11.1354 52.3459 64.888 64.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 3.2e-05 1024 490 600 387072 77.7889 26.4991 213.896 816.129 1134.53 1134.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 3.2e-05 512 80 450 442368 35.552 13.4257 95.3545 395.815 540.387 540.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 3.2e-05 2048 400 1300 472320 124.536 55.9862 1009.87 1670.77 2861.36 2861.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 0.000512 2048 230 1000 31320 3.44474 36.6981 139.112 179.297 179.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.000128 4096 215 2100 102240 38.6482 28.3976 621.845 836.89 1525.88 1525.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 6.4e-05 512 110 1700 299520 10.5207 6.7423 192.39 209.098 418.878 418.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.000256 2048 380 1050 59040 9.45248 7.07763 89.092 209.816 315.538 315.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 370 0.001024 1024 110 1050 2880 1.37094 0.677888 3.25056 26.237 31.6343 31.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 0.001024 2048 215 1150 11520 1.36771 15.6492 52.4543 69.5141 69.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 550 0.001024 2048 150 750 10440 1.35373 26.0991 52.0001 79.494 79.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 3.2e-05 1024 490 600 391680 80.5281 26.882 197.627 836.829 1142.08 1142.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 3.2e-05 512 80 450 460800 35.3303 13.0458 90.9525 402.388 541.957 542.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 3.2e-05 2048 400 1300 483840 122.457 56.0591 1969.86 1675.91 3824.49 3824.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 0.000512 2048 230 1000 31920 3.48976 70.6973 141.635 215.864 215.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.000128 4096 215 2100 104000 38.4532 28.376 1203.37 838.364 2108.68 2108.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 6.4e-05 512 110 1700 301440 10.5011 6.74282 369.725 209.627 596.729 596.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.000256 2048 380 1050 59840 9.3448 7.00448 170.306 208.92 395.678 395.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 370 0.001024 1024 110 1050 3840 1.36006 0.686816 5.99549 27.634 35.7778 35.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.001024 2048 215 1150 11760 1.36806 29.993 52.3178 83.721 83.7778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.001024 2048 150 750 10880 1.36499 17.9775 52.3945 71.7804 71.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 3.2e-05 1024 490 600 409600 78.1473 27.0672 392.433 838.037 1335.9 1336.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 3.2e-05 512 80 450 481280 36.4851 13.3677 179.947 419.077 649.116 649.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 3.2e-05 2048 400 1300 481280 122.727 56.028 1348.49 1677.11 3204.54 3204.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 0.000512 2048 230 1000 31840 3.48256 48.5385 139.457 191.521 191.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.000128 4096 215 2100 103040 38.3138 28.3114 820.107 835.799 1722.63 1722.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 6.4e-05 512 110 1700 300800 10.4856 6.73587 251.343 209.826 478.523 478.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.000256 2048 380 1050 59520 9.32003 7.06262 116.75 208.418 341.646 341.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 370 0.001024 1024 110 1050 3840 1.36333 0.690592 4.56134 26.4891 33.2052 33.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.001024 2048 215 1150 11680 1.36189 20.5892 52.3542 74.3481 74.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.001024 2048 150 750 10720 1.35811 12.3554 52.2149 65.9694 66.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 3.2e-05 1024 490 600 409600 77.9989 26.8869 270.711 838.629 1214.44 1214.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 3.2e-05 512 80 450 471040 36.0714 13.1321 120.756 414.229 584.424 584.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 3.2e-05 2048 400 1300 476160 123.599 55.9145 1131.04 1670.43 2981.18 2981.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 0.000512 2048 230 1000 31680 3.4737 40.7038 140.763 184.983 185.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.000128 4096 215 2100 102720 38.4297 28.3534 696.69 836.233 1599.81 1599.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 6.4e-05 512 110 1700 299520 10.4834 6.73085 213.521 209.014 439.875 439.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.000256 2048 380 1050 59520 9.38256 7.0656 98.8796 209.493 324.921 325.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 370 0.001024 1024 110 1050 3840 1.37347 0.691616 3.61715 26.6769 32.4566 32.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.001024 2048 215 1150 11520 1.3593 17.7153 52.135 71.2532 71.3114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.001024 2048 150 750 10560 1.35702 10.3916 51.9967 63.7892 63.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 3.2e-05 1024 490 600 399360 77.4649 26.4728 224.054 825.716 1153.92 1154.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 3.2e-05 512 80 450 460800 37.1579 13.1445 100.827 412.599 563.974 564.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 3.2e-05 2048 400 1300 481280 122.996 56.0105 1056.94 1676.4 2912.55 2912.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 0.000512 2048 230 1000 31680 3.49184 38.4021 141.525 183.462 183.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.000128 4096 215 2100 102400 38.3612 28.2904 639.283 832.672 1538.72 1538.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 6.4e-05 512 110 1700 296960 10.4633 6.69286 195.432 208.075 420.797 420.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.000256 2048 380 1050 58880 9.26333 6.94474 91.0451 206.994 314.348 314.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 370 0.001024 1024 110 1050 3840 1.37603 0.69632 3.79987 26.5779 32.5492 32.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.001024 2048 215 1150 11520 1.35987 16.6431 52.3121 70.3595 70.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.001024 2048 150 750 10560 1.36112 10.2295 52.1805 63.8127 63.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 3.2e-05 1024 490 600 389120 78.9477 26.4598 201.706 824.563 1131.89 1132.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 3.2e-05 512 80 450 450560 38.1387 13.1297 91.1001 412.391 554.996 555.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 3.2e-05 2048 400 1300 473600 121.037 55.1406 999.594 1648.46 2824.44 2824.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 0.000512 2048 230 1000 31600 3.49226 36.8898 137.063 177.487 177.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.000128 4096 215 2100 102400 38.4366 28.3484 616.479 834.456 1517.83 1517.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 6.4e-05 512 110 1700 297600 10.5137 6.72781 187.322 208.471 413.166 413.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.000256 2048 380 1050 57600 9.3184 6.95706 86.1918 207.117 309.685 309.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 370 0.001024 1024 110 1050 1600 1.30787 0.643072 2.54765 24.2803 28.8744 28.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.001024 2048 215 1150 11200 1.34698 15.3682 51.6478 68.4041 68.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.001024 2048 150 750 10400 1.35373 9.17504 51.946 62.5166 62.5746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 3.2e-05 1024 490 600 384000 79.7599 26.4768 191.705 824.315 1122.48 1122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 3.2e-05 512 80 450 460800 37.1815 13.1449 89.9413 412.271 552.784 552.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1310 3.2e-05 2048 400 1320 485376 121.951 56.0433 1608.03 1675.45 3461.68 3461.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 0.000512 2048 230 1020 31840 3.48538 57.7073 141.871 203.109 203.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 760 0.000128 4096 215 2100 103680 38.4141 28.3576 1022.96 837.844 1927.68 1927.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 6.4e-05 512 110 1680 301824 10.4834 6.73597 291.686 209.561 518.597 518.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.000256 2048 380 1020 59520 9.39862 7.04515 211.224 209.629 437.404 437.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 370 0.001024 1024 110 1020 4992 1.34768 0.699552 6.05638 27.3349 35.5373 35.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.001024 2048 215 1140 11936 1.37325 24.2889 52.4717 78.1762 78.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 550 0.001024 2048 150 780 10624 1.37312 25.1779 52.4854 79.0821 79.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1230 3.2e-05 1024 490 600 393216 80.5991 26.879 308.875 837.862 1254.43 1254.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 3.2e-05 512 80 480 475136 36.8984 13.3203 144.478 417.689 612.624 612.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1310 3.2e-05 2048 400 1320 485376 121.983 56.1024 1054.25 1675.67 2908.21 2908.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1060 0.000512 2048 230 1020 31808 3.48986 38.1357 138.359 180.031 180.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 760 0.000128 4096 215 2100 103680 38.6029 28.3382 1718.26 838.12 2623.43 2623.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 6.4e-05 512 110 1680 301568 10.5049 6.71926 191.114 209.609 418.079 418.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.000256 2048 380 1020 59136 9.4039 7.03152 202.307 209.057 427.902 427.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 370 0.001024 1024 110 1020 4864 1.35626 0.697888 3.87971 27.6523 33.6889 33.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.001024 2048 215 1140 11904 1.37216 15.9785 52.4799 69.8733 69.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 550 0.001024 2048 150 780 10560 1.37421 25.0778 52.4096 78.9055 78.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 3.2e-05 1024 490 600 389120 81.1114 26.8284 424.492 836.141 1368.79 1368.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 3.2e-05 512 80 480 475136 36.9281 13.3202 94.7685 417.695 562.957 563.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1310 3.2e-05 2048 400 1320 482304 123.096 55.9132 2672.96 1672.88 4525.06 4525.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1060 0.000512 2048 230 1020 31776 3.4863 100.346 140.504 244.382 244.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 760 0.000128 4096 215 2100 103296 38.5681 28.3325 1713.92 837.489 2618.41 2618.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 6.4e-05 512 110 1680 301056 10.4803 6.71437 158.576 209.275 385.176 385.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1250 0.000256 2048 380 1020 59136 9.4151 7.03024 228.684 209.458 454.69 454.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 370 0.001024 1024 110 1020 4608 1.34547 0.694112 3.32061 26.7304 32.1912 32.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 710 0.001024 2048 215 1140 11808 1.36499 37.574 52.316 91.2956 91.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 550 0.001024 2048 150 780 10560 1.37626 25.1083 52.4946 79.0206 79.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 3.2e-05 1024 490 600 387072 80.9249 26.7249 414.999 832.508 1355.37 1355.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 3.2e-05 512 80 480 466944 36.4904 13.1258 77.406 412.759 540.026 540.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1310 3.2e-05 2048 400 1320 483328 122.67 56.0936 2648.79 1670.34 4498.11 4498.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1060 0.000512 2048 230 1020 31744 3.48774 100.415 140.296 244.244 244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 760 0.000128 4096 215 2100 102912 38.5835 28.3316 1705.14 835.741 2607.91 2608.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 6.4e-05 512 110 1680 301056 10.5049 6.71475 136.168 209.661 363.178 363.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1250 0.000256 2048 380 1020 58880 9.43594 7.02384 225.484 209.216 451.262 451.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 370 0.001024 1024 110 1020 4096 1.34547 0.689568 2.58432 27.4967 32.2132 32.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 710 0.001024 2048 215 1140 11776 1.36602 37.837 52.3057 91.553 91.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 550 0.001024 2048 150 780 10496 1.37251 24.9009 52.4191 78.7357 78.7924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 3.2e-05 1024 490 600 385024 81.8463 26.8227 501.511 835.385 1445.78 1445.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 3.2e-05 512 80 480 475136 36.9332 13.3243 67.9596 417.736 536.197 536.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 3.2e-05 2048 400 1320 485120 122.396 56.2071 2203.96 1676.57 4059.34 4059.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 0.000512 2048 230 1020 31800 3.48202 79.3313 140.486 223.343 223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 760 0.000128 4096 215 2100 103680 38.5929 28.4011 1400.3 838.606 2306.02 2306.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 6.4e-05 512 110 1680 301760 10.5194 6.74803 394.528 209.713 621.64 621.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.000256 2048 380 1020 59520 9.43005 7.05418 185.954 209.792 412.331 412.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 370 0.001024 1024 110 1020 4800 1.35142 0.69136 8.01267 27.8483 38.0017 38.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.001024 2048 215 1140 11920 1.36787 33.4053 52.4885 87.3048 87.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 550 0.001024 2048 150 780 10600 1.37216 36.8303 52.4816 90.7272 90.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 3.2e-05 1024 490 600 394240 80.4734 27.4106 421.904 838.378 1368.39 1368.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 3.2e-05 512 80 480 476160 37.0248 13.3833 196.221 419.304 666.178 666.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 3.2e-05 2048 400 1320 483840 122.351 56.1009 1368.14 1675.17 3221.97 3222.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 0.000512 2048 230 1020 31760 3.48192 49.3023 139.295 192.123 192.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 760 0.000128 4096 215 2100 103680 38.4662 28.3924 923.713 837.947 1828.63 1828.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 6.4e-05 512 110 1680 301440 10.5051 6.74243 252.853 209.56 479.789 479.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.000256 2048 380 1020 59200 9.34982 7.02042 115.419 208.851 340.743 340.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 370 0.001024 1024 110 1020 4480 1.34422 0.688128 4.75808 26.5763 33.4695 33.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.001024 2048 215 1140 11840 1.3656 20.8421 52.3333 74.5845 74.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 550 0.001024 2048 150 780 10560 1.37216 36.6784 52.4335 90.5291 90.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 3.2e-05 1024 490 600 394240 80.3777 26.9169 259.407 837.801 1204.72 1204.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 3.2e-05 512 80 480 471040 37.5094 13.382 124.246 420.437 595.813 596.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 3.2e-05 2048 400 1320 480000 122.726 56.0189 1108.87 1668.71 2956.52 2956.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 0.000512 2048 230 1020 31680 3.4816 39.8579 140.728 184.11 184.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 760 0.000128 4096 215 2100 103200 38.5656 28.3853 777.832 837.456 1682.34 1682.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 6.4e-05 512 110 1680 301440 10.5187 6.74755 207.857 209.405 434.658 434.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.000256 2048 380 1020 59040 9.41142 7.02669 94.1507 208.992 319.682 319.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 370 0.001024 1024 110 1020 4320 1.35808 0.690464 3.66438 26.548 32.3636 32.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.001024 2048 215 1140 11760 1.36397 16.8653 52.2359 70.5097 70.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 550 0.001024 2048 150 780 10440 1.3599 35.7016 52.2258 89.3306 89.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 3.2e-05 1024 490 600 391680 80.4872 26.8657 210.835 835.114 1153.52 1153.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 3.2e-05 512 80 480 460800 37.1898 13.16 100.226 412.181 562.999 563.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1310 3.2e-05 2048 400 1320 481280 122.752 56.0447 940.81 1675.68 2795.48 2795.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 0.000512 2048 230 1020 31680 3.48186 34.0351 141.418 178.976 179.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 760 0.000128 4096 215 2100 103040 38.3206 28.312 677.16 835.096 1578.99 1579.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 6.4e-05 512 110 1680 300800 10.509 6.73587 176.101 209.641 403.115 403.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.000256 2048 380 1020 58880 9.35069 6.98163 250.191 208.243 474.863 474.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 370 0.001024 1024 110 1020 4480 1.35357 0.69632 3.48461 26.5485 32.1868 32.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.001024 2048 215 1140 11680 1.35968 14.2702 52.138 67.8089 67.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 550 0.001024 2048 150 780 10400 1.36304 35.5498 52.2241 89.1785 89.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1230 3.2e-05 1024 490 600 389120 81.025 26.8841 197.323 837.923 1143.36 1143.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 3.2e-05 512 80 480 450560 38.0913 13.122 83.7226 412.214 547.391 547.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 3.2e-05 2048 400 1320 483840 122.212 55.9807 2020.79 1674.37 3873.55 3873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 0.000512 2048 230 1020 31824 3.48998 72.6374 142.469 218.641 218.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.000128 4096 215 2100 103680 38.4615 28.3689 1217.12 838.84 2122.9 2122.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 6.4e-05 512 110 1680 301824 10.4919 6.73779 361.623 209.696 588.68 588.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.000256 2048 380 1020 59328 9.39715 7.03283 169.477 209.523 395.527 395.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 370 0.001024 1024 110 1020 4800 1.3481 0.690848 7.54515 26.8187 36.5039 36.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.001024 2048 215 1140 11904 1.37053 30.6109 52.48 84.5046 84.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.001024 2048 150 780 10608 1.37216 18.9905 52.5361 72.9401 72.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 3.2e-05 1024 490 600 393216 80.3158 26.893 384.982 837.367 1329.78 1329.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 3.2e-05 512 80 480 473088 36.6981 13.2959 177.836 418.463 646.543 646.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 3.2e-05 2048 400 1320 482304 122.191 55.9396 1263.39 1674.03 3115.75 3115.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 0.000512 2048 230 1020 31776 3.48979 45.4431 140.298 189.275 189.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 760 0.000128 4096 215 2100 103296 38.4001 28.3382 841.71 837.429 1745.98 1746.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 6.4e-05 512 110 1680 301056 10.4769 6.72989 241.203 209.421 467.956 468.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.000256 2048 380 1020 59136 9.38726 7.03478 106.226 209.695 332.441 332.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 370 0.001024 1024 110 1020 4608 1.34432 0.688128 4.74224 27.5404 34.4146 34.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.001024 2048 215 1140 11808 1.36003 19.1693 52.3382 72.9092 72.9672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 550 0.001024 2048 150 780 10560 1.36618 31.9206 52.5233 85.8538 85.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 3.2e-05 1024 490 600 387072 80.5076 26.7263 237.99 833.614 1179.05 1179.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 3.2e-05 512 80 480 466944 36.476 13.1336 117.066 412.473 579.385 579.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 3.2e-05 2048 400 1320 479232 122.596 55.9028 1031.33 1670.02 2880.05 2880.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 0.000512 2048 230 1020 31680 3.48278 37.3043 140.874 181.703 181.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 760 0.000128 4096 215 2100 103680 38.4807 28.4037 715.824 838.722 1621.53 1621.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 6.4e-05 512 110 1680 301824 10.4979 6.74634 195.111 209.718 422.201 422.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.000256 2048 380 1020 58752 9.3959 7.04125 87.2311 209.218 312.982 313.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 370 0.001024 1024 110 1020 4032 1.34653 0.681792 3.44083 26.4305 32.0016 32.0926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.001024 2048 215 1140 11808 1.37133 15.618 52.4677 69.5005 69.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 550 0.001024 2048 150 780 10512 1.37043 31.8633 52.5241 85.8006 85.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 3.2e-05 1024 490 600 387072 79.8536 26.5748 194.851 828.909 1130.4 1130.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 3.2e-05 512 80 480 460800 36.3119 13.0458 93.7681 408.383 551.751 551.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 3.2e-05 2048 400 1320 479232 121.821 55.8 931.178 1666.03 2775.02 2775.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 0.000512 2048 230 1020 31680 3.48979 34.1122 139.606 177.253 177.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 760 0.000128 4096 215 2100 102912 38.4573 28.3348 655.716 838.584 1561.2 1561.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 6.4e-05 512 110 1680 301056 10.4895 6.73507 172.858 209.484 399.693 399.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.000256 2048 380 1020 58368 9.38371 7.05082 78.4762 208.83 303.841 303.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 370 0.001024 1024 110 1020 4608 1.35277 0.690432 3.68678 26.5337 32.361 32.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.001024 2048 215 1140 11712 1.35894 14.5756 52.3407 68.3169 68.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 550 0.001024 2048 150 780 10368 1.3616 31.4363 52.2653 85.1061 85.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 3.2e-05 1024 490 600 380928 80.1349 26.4356 173.17 824.865 1104.82 1104.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 3.2e-05 512 80 480 466944 36.5284 13.124 84.938 412.55 547.383 547.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 3.2e-05 2048 400 1320 476160 123.555 56.0257 802.667 1685.4 2667.85 2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 0.000512 2048 230 1020 31440 3.46112 28.9034 139.322 171.73 171.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 760 0.000128 4096 215 2100 102720 38.432 28.3652 581.688 843.73 1492.32 1492.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 6.4e-05 512 110 1680 299520 10.4907 6.73347 150.53 210.895 378.78 378.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.000256 2048 380 1020 58560 9.42445 7.03488 67.7756 211.367 295.698 295.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 370 0.001024 1024 110 1020 3840 1.36915 0.692224 2.65923 26.4728 31.2919 31.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.001024 2048 215 1140 11520 1.35315 12.0381 52.4237 65.8573 65.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 550 0.001024 2048 150 780 10320 1.36102 31.1285 52.7401 85.2706 85.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 3.2e-05 1024 490 600 384000 79.6951 26.4743 151.842 833.205 1091.44 1091.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 3.2e-05 512 80 480 460800 37.1574 13.1462 73.7512 416.302 540.594 540.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 3.2e-05 2048 400 1320 483840 122.55 56.2048 1932.71 1672.72 3784.4 3784.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 0.000512 2048 230 1020 31808 3.49587 69.5706 140.245 213.359 213.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.000128 4096 215 2100 103712 38.5927 28.3893 1172.05 837.93 2077.07 2077.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 6.4e-05 512 110 1680 301504 10.5237 6.75027 355.67 209.535 582.614 582.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.000256 2048 380 1020 59360 9.4289 7.04842 162.573 209.335 388.494 388.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 370 0.001024 1024 110 1020 4704 1.34794 0.689664 6.9073 26.0579 35.1041 35.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.001024 2048 215 1140 11872 1.3696 29.3376 52.3633 83.1161 83.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.001024 2048 150 780 10584 1.37306 18.1783 52.4415 72.0371 72.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 3.2e-05 1024 490 600 390656 80.9829 26.9226 363.765 836.507 1308.4 1308.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 3.2e-05 512 80 480 473088 37.199 13.3829 176.254 418.307 645.386 645.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 3.2e-05 2048 400 1320 483840 122.152 56.0733 1228.23 1674.24 3080.9 3081.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 0.000512 2048 230 1020 31696 3.47942 44.1505 140.13 187.802 187.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.000128 4096 215 2100 103488 38.4966 28.3679 743.68 837.61 1648.26 1648.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 6.4e-05 512 110 1680 301056 10.4894 6.74042 227.388 209.452 454.196 454.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.000256 2048 380 1020 59136 9.40525 7.03898 103.82 209.667 330.031 330.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 370 0.001024 1024 110 1020 4480 1.35546 0.693408 4.41178 26.1517 32.7111 32.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.001024 2048 215 1140 11760 1.35987 18.6982 52.2567 72.3569 72.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.001024 2048 150 780 10528 1.36822 11.3538 52.4907 65.2534 65.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 3.2e-05 1024 490 600 387072 81.2741 26.8958 228.828 837.214 1174.43 1174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 3.2e-05 512 80 480 458752 37.5053 13.1849 109.207 413.903 574.043 574.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 3.2e-05 2048 400 1320 483840 122.333 56.0982 1034.34 1672.84 2885.82 2885.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 0.000512 2048 230 1020 31584 3.47021 36.9418 138.842 179.297 179.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.000128 4096 215 2100 103488 38.5782 28.3913 625.868 837.124 1530.06 1530.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 6.4e-05 512 110 1680 301056 10.5339 6.75411 191.335 209.292 418.05 418.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.000256 2048 380 1020 59136 9.44605 7.05494 87.3094 209.625 313.536 313.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 370 0.001024 1024 110 1020 4032 1.3416 0.677888 3.54957 25.6032 31.2735 31.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.001024 2048 215 1140 11760 1.36112 15.5612 52.3633 69.3286 69.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.001024 2048 150 780 10416 1.36179 9.48429 52.2858 63.1755 63.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 3.2e-05 1024 490 600 387072 81.3613 26.9226 194.05 836.503 1139.05 1139.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 3.2e-05 512 80 480 473088 37.1684 13.3796 95.471 420.076 566.339 566.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 3.2e-05 2048 400 1320 480256 122.825 55.986 902.913 1674.69 2756.61 2756.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 0.000512 2048 230 1020 31584 3.48003 32.9933 140.147 176.663 176.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 760 0.000128 4096 215 2100 103040 38.4247 28.3259 626.898 838.276 1532.03 1532.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 6.4e-05 512 110 1680 301056 10.4732 6.73126 168.555 209.596 395.489 395.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.000256 2048 380 1020 58240 9.30874 6.9632 75.8812 207.581 299.836 299.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 370 0.001024 1024 110 1020 3584 1.35315 0.677888 2.74115 27.0554 31.9275 32.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.001024 2048 215 1140 11648 1.35987 13.4888 52.2612 67.1534 67.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 550 0.001024 2048 150 780 10304 1.35965 28.3014 52.1912 81.8949 81.9493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 3.2e-05 1024 490 600 372736 81.8194 26.5809 163.72 828.547 1100.89 1101.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 3.2e-05 512 80 480 430080 38.4718 13.0269 76.1 404.397 532.236 532.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 3.2e-05 2048 400 1320 474880 122.151 55.5008 795.327 1660.42 2633.6 2633.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 0.000512 2048 230 1020 31360 3.46416 28.7683 139.594 171.87 171.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 760 0.000128 4096 215 2100 103040 38.6251 28.3929 570.137 837.477 1474.74 1474.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 6.4e-05 512 110 1680 300160 10.5136 6.74541 147.87 209.291 374.549 374.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.000256 2048 380 1020 58240 9.38803 6.99078 67.671 208.337 292.488 292.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 370 0.001024 1024 110 1020 4480 1.35606 0.687552 3.03939 26.4068 31.5894 31.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.001024 2048 215 1140 11480 1.35216 12.0954 51.9655 65.4586 65.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 550 0.001024 2048 150 780 10360 1.37008 28.6017 52.4943 82.5104 82.5653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 3.2e-05 1024 490 600 376320 79.9517 26.6386 147.803 818.266 1072.88 1073.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 3.2e-05 512 80 480 430080 39.4439 13.0812 67.3301 409.251 529.343 529.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 3.2e-05 2048 400 1320 485376 122.046 55.9966 1845.76 1675.68 3699.69 3699.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 0.000512 2048 230 1020 31808 3.48957 66.687 140.628 210.848 210.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.000128 4096 215 2100 103680 38.4472 28.3465 1110.89 838.252 2016.04 2016.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 6.4e-05 512 110 1680 301568 10.4985 6.73997 332.595 209.614 559.576 559.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.000256 2048 380 1020 59136 9.36979 7.07536 154.403 209.047 379.999 380.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 370 0.001024 1024 110 1020 4864 1.35578 0.696 6.71363 26.9052 35.7672 35.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.001024 2048 215 1140 11904 1.36685 27.865 52.4779 81.7518 81.8091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.001024 2048 150 780 10560 1.3689 17.0849 52.4042 70.9022 70.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 3.2e-05 1024 490 600 389120 80.7476 26.8472 344.513 836.883 1289.21 1289.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 3.2e-05 512 80 480 475136 36.93 13.3304 171.074 417.696 639.274 639.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 3.2e-05 2048 400 1320 483328 121.889 55.9137 1250.55 1671.69 3100.24 3100.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 0.000512 2048 230 1020 31744 3.49184 44.9229 140.09 188.547 188.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.000128 4096 215 2100 102912 38.3945 28.3218 751.82 836.411 1655.05 1655.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 6.4e-05 512 110 1680 301056 10.5026 6.73587 217.078 209.832 444.278 444.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.000256 2048 380 1020 58880 9.39418 7.02342 105.026 209.388 330.932 331.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 370 0.001024 1024 110 1020 4096 1.34189 0.681504 3.94106 26.1938 32.2582 32.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.001024 2048 215 1140 11776 1.36045 18.741 52.3483 72.4919 72.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.001024 2048 150 780 10496 1.368 11.5784 52.4536 65.4406 65.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 3.2e-05 1024 490 600 385024 81.1975 26.8222 231.066 835.945 1175.25 1175.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 3.2e-05 512 80 480 475136 36.9387 13.3285 114.735 418.079 583.324 583.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 3.2e-05 2048 400 1320 479232 121.797 55.6503 1031.68 1664.83 2874.16 2874.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 0.000512 2048 230 1020 31680 3.49776 37.9036 140.574 182.017 182.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.000128 4096 215 2100 102912 38.4569 28.3382 626.659 837.334 1530.89 1530.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 6.4e-05 512 110 1680 301056 10.4937 6.74026 178.737 209.328 405.426 405.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.000256 2048 380 1020 58368 9.37478 6.99715 87.2495 208.679 312.401 312.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 370 0.001024 1024 110 1020 4608 1.34979 0.689984 4.02422 26.5196 32.6835 32.7742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.001024 2048 215 1140 11712 1.36192 16.0658 52.2984 69.7685 69.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.001024 2048 150 780 10368 1.36672 9.83997 52.2332 63.4828 63.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 3.2e-05 1024 490 600 380928 80.134 26.4322 191.306 824.271 1122.36 1122.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 3.2e-05 512 80 480 466944 36.5115 13.1309 93.6143 412.238 555.735 555.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 3.2e-05 2048 400 1320 483328 121.923 55.8939 966.01 1672.2 2816.22 2816.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 0.000512 2048 230 1020 31488 3.46774 34.6697 138.693 176.873 176.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.000128 4096 215 2100 102400 38.4717 28.3365 578.8 837.082 1482.79 1482.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 6.4e-05 512 110 1680 299008 10.4822 6.73062 158.35 209.42 385.112 385.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.000256 2048 380 1020 58368 9.42493 7.03584 80.575 209.837 306.974 307.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 370 0.001024 1024 110 1020 3072 1.33562 0.6656 2.68003 25.23 30.0121 30.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 0.001024 2048 215 1140 11520 1.35194 14.395 52.0051 67.7946 67.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.001024 2048 150 780 10240 1.3576 8.9359 52.105 62.4402 62.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 3.2e-05 1024 490 600 376832 82.732 26.8262 175.606 836.109 1121.49 1121.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 3.2e-05 512 80 480 458752 38.3925 13.3244 85.4023 418.149 555.511 555.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 3.2e-05 2048 400 1320 481280 122.991 56.1291 877.205 1677.8 2734.32 2734.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 0.000512 2048 230 1020 31360 3.46685 31.8646 139.033 174.407 174.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.000128 4096 215 2100 102400 38.3419 28.3078 527.79 833.312 1427.85 1427.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 6.4e-05 512 110 1680 296960 10.4669 6.69075 144.971 208.242 370.502 370.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.000256 2048 380 1020 57600 9.31344 6.93965 72.5752 207.159 296.09 296.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 370 0.001024 1024 110 1020 3840 1.3783 0.694496 3.04691 27.6484 32.8672 32.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.001024 2048 215 1140 11520 1.36042 13.7437 52.1759 67.3235 67.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 550 0.001024 2048 150 780 10240 1.36234 25.7516 52.2755 79.4329 79.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 3.2e-05 1024 490 600 368640 82.0953 26.4408 156.68 825.202 1090.63 1090.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 3.2e-05 512 80 480 450560 38.138 13.1287 77.1417 412.707 541.352 541.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 3.2e-05 2048 400 1344 485376 121.968 56.0692 1610.78 1676.92 3465.95 3466.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 0.000512 2048 230 1024 31808 3.48947 57.0081 142.804 203.343 203.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 760 0.000128 4096 215 2112 102016 38.5425 28.3282 999.984 838.639 1905.6 1905.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 6.4e-05 512 110 1664 301568 10.4785 6.73843 287.79 209.76 514.903 515.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.000256 2048 380 1024 59648 9.42547 7.0681 204.488 209.826 430.911 431.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 370 0.001024 1024 110 1024 4736 1.35354 0.698272 5.65414 27.5092 35.3156 35.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.001024 2048 215 1152 11840 1.3759 23.8874 52.4762 77.7813 77.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 550 0.001024 2048 150 768 10752 1.37443 22.9478 52.5155 76.882 76.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1230 3.2e-05 1024 490 640 395264 80.1489 26.876 325.04 838.713 1271 1271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 3.2e-05 512 80 448 466944 37.5826 13.3224 136.479 418.008 605.64 605.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1310 3.2e-05 2048 400 1344 485376 122.025 56.2194 1040.3 1675.39 2894.13 2894.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1060 0.000512 2048 230 1024 31744 3.47984 36.9437 140.403 180.869 180.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 760 0.000128 4096 215 2112 101888 38.7291 28.3709 1679.96 837.996 2585.17 2585.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 6.4e-05 512 110 1664 301568 10.5031 6.72154 185.287 209.58 412.222 412.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.000256 2048 380 1024 59392 9.41437 7.02038 194.481 209.015 420.036 420.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 370 0.001024 1024 110 1024 4608 1.3599 0.695232 3.70355 27.6533 33.5116 33.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.001024 2048 215 1152 11776 1.3711 15.5869 52.3459 69.3468 69.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 550 0.001024 2048 150 768 10688 1.3672 22.8762 52.3777 76.6631 76.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 3.2e-05 1024 490 640 393216 80.554 26.8274 444.849 836.213 1388.67 1388.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 3.2e-05 512 80 448 466944 37.5808 13.3278 87.8072 417.743 556.708 556.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1310 3.2e-05 2048 400 1344 482304 122.902 55.9783 2191.27 1673 4043.34 4043.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1060 0.000512 2048 230 1024 31680 3.4785 94.4271 140.325 238.273 238.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 760 0.000128 4096 215 2112 101760 38.6564 28.3218 1683.31 836.922 2587.33 2587.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 6.4e-05 512 110 1664 301056 10.4752 6.7104 155.246 209.295 381.859 381.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1250 0.000256 2048 380 1024 59520 9.41962 7.03414 197.422 209.474 423.451 423.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 370 0.001024 1024 110 1024 4224 1.35478 0.692352 2.8976 26.2454 31.2876 31.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 710 0.001024 2048 215 1152 11712 1.36486 37.8548 52.2594 91.5227 91.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 550 0.001024 2048 150 768 10656 1.37139 22.8086 52.3955 76.6164 76.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 3.2e-05 1024 490 640 387072 81.2231 26.7263 430.382 832.597 1371.14 1371.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 3.2e-05 512 80 448 454656 37.6405 13.1243 72.2708 412.226 535.505 535.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1310 3.2e-05 2048 400 1344 483328 122.792 55.9739 2606.61 1669.68 4455.26 4455.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1060 0.000512 2048 230 1024 31616 3.47136 94.6843 139.952 238.152 238.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 760 0.000128 4096 215 2112 101376 38.6901 28.3539 1671.93 835.396 2574.48 2574.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 6.4e-05 512 110 1664 301056 10.5211 6.71744 133.374 209.575 360.323 360.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1250 0.000256 2048 380 1024 59392 9.41578 7.0615 218.261 209.983 444.825 444.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 370 0.001024 1024 110 1024 4096 1.34595 0.688224 2.71312 26.3936 31.2424 31.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 710 0.001024 2048 215 1152 11648 1.36806 37.5775 52.1545 91.1449 91.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 550 0.001024 2048 150 768 10624 1.37197 22.7633 52.3814 76.5588 76.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 3.2e-05 1024 490 640 393216 80.6836 26.8247 530.414 835.034 1473.18 1473.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 3.2e-05 512 80 448 458752 38.4196 13.3311 62.8431 417.585 532.424 532.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 3.2e-05 2048 400 1344 485120 122.352 56.2036 2157.88 1675.4 4012.03 4012.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 0.000512 2048 230 1024 31800 3.48979 76.884 142.59 223.009 223.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 760 0.000128 4096 215 2112 102080 38.7195 28.3955 1337.09 838.02 2242.34 2242.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 6.4e-05 512 110 1664 301760 10.5307 6.75021 379.468 209.572 606.445 606.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.000256 2048 380 1024 59680 9.42694 7.05344 178 209.646 404.228 404.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 370 0.001024 1024 110 1024 4640 1.35213 0.693856 7.58611 27.567 37.3007 37.3965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.001024 2048 215 1152 11840 1.36864 32.3399 52.4473 86.1993 86.2544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 550 0.001024 2048 150 768 10720 1.37069 34.4518 52.401 88.2675 88.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 3.2e-05 1024 490 640 394240 80.4771 26.945 429.374 837.847 1374.86 1375.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 3.2e-05 512 80 448 465920 37.9617 13.3756 179.791 418.997 650.37 650.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 3.2e-05 2048 400 1344 483840 122.362 56.104 1314.53 1675.48 3168.67 3168.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 0.000512 2048 230 1024 31760 3.49072 46.7707 140.841 191.147 191.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 760 0.000128 4096 215 2112 102080 38.5735 28.3719 865.661 838.102 1770.81 1770.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 6.4e-05 512 110 1664 301440 10.4948 6.73968 241.565 209.588 468.519 468.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.000256 2048 380 1024 59200 9.36438 7.02544 107.954 208.883 333.326 333.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 370 0.001024 1024 110 1024 4480 1.34349 0.688128 4.81216 26.4412 33.3832 33.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.001024 2048 215 1152 11760 1.36422 19.4376 52.3417 73.1876 73.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 550 0.001024 2048 150 768 10640 1.35888 31.04 52.2931 84.734 84.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 3.2e-05 1024 490 640 394240 80.3973 26.9196 262.084 837.846 1207.46 1207.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 3.2e-05 512 80 448 460800 38.4258 13.3743 113.577 419.411 585.031 585.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 3.2e-05 2048 400 1344 480000 122.778 55.9683 1079.14 1669.9 2927.98 2928.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 0.000512 2048 230 1024 31680 3.47597 38.7747 139.82 182.115 182.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 760 0.000128 4096 215 2112 101760 38.6789 28.3832 739.58 838.043 1644.79 1644.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 6.4e-05 512 110 1664 301440 10.5253 6.75034 197.208 209.55 424.167 424.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.000256 2048 380 1024 59040 9.40669 7.0279 88.8834 209.142 314.558 314.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 370 0.001024 1024 110 1024 4320 1.35696 0.688128 3.75062 26.5185 32.4131 32.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.001024 2048 215 1152 11760 1.36586 16.0346 52.4899 69.9324 69.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 550 0.001024 2048 150 768 10560 1.3617 34.3653 52.2187 87.99 88.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 3.2e-05 1024 490 640 391680 80.4654 26.8759 213.891 835.029 1156.47 1156.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 3.2e-05 512 80 448 445440 38.6605 13.1543 89.7194 412.474 554.248 554.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 3.2e-05 2048 400 1344 481280 122.708 56.0229 927.638 1675.77 2782.34 2782.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 0.000512 2048 230 1024 31680 3.49126 33.2204 142.562 179.316 179.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 760 0.000128 4096 215 2112 101120 38.4531 28.3201 651.653 835.497 1554.02 1554.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 6.4e-05 512 110 1664 300800 10.5073 6.72816 171.109 209.656 398.126 398.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.000256 2048 380 1024 58880 9.34259 6.97782 240.632 208.254 465.308 465.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 370 0.001024 1024 110 1024 4480 1.3487 0.689504 3.59162 26.6336 32.3618 32.4533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.001024 2048 215 1152 11680 1.36186 14.1016 52.3445 67.8501 67.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 550 0.001024 2048 150 768 10560 1.36083 32.8766 52.2909 86.5713 86.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1230 3.2e-05 1024 490 640 389120 81.0125 26.8865 202.053 837.97 1148.13 1148.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 3.2e-05 512 80 448 450560 38.0979 13.1302 79.0847 412.233 542.787 542.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1310 3.2e-05 2048 400 1344 480000 122.142 55.81 846.776 1666.49 2691.41 2691.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1060 0.000512 2048 230 1024 31600 3.47898 133.187 138.466 275.177 275.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 760 0.000128 4096 215 2112 101600 38.7911 28.3953 2249.9 838.384 3155.58 3155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 6.4e-05 512 110 1664 300800 10.5203 6.73002 155.737 209.584 382.7 382.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.000256 2048 380 1024 59200 9.40109 7.02006 266.249 208.902 491.678 491.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 370 0.001024 1024 110 1024 4000 1.36992 0.694272 2.86493 26.1771 31.206 31.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.001024 2048 215 1152 11600 1.36397 12.9289 52.2608 66.5999 66.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 550 0.001024 2048 150 768 10400 1.36122 33.4499 52.0028 86.8569 86.9136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 3.2e-05 1024 490 640 384000 79.9262 26.4995 580.273 824.851 1511.78 1511.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 3.2e-05 512 80 448 435200 39.6306 13.1604 69.0721 412.541 534.648 534.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 3.2e-05 2048 400 1344 483840 122.194 56.0961 1988.57 1672.65 3839.7 3839.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 0.000512 2048 230 1024 31776 3.48035 70.5006 141.654 215.679 215.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.000128 4096 215 2112 101952 38.565 28.3587 1166.61 837.726 2071.36 2071.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 6.4e-05 512 110 1664 301440 10.4941 6.73792 349.593 209.489 576.441 576.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.000256 2048 380 1024 59520 9.3897 7.03142 163.11 209.314 388.948 389.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 370 0.001024 1024 110 1024 4608 1.35334 0.694304 7.06819 26.79 36.0089 36.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.001024 2048 215 1152 11808 1.36413 29.7685 52.3821 83.5597 83.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.001024 2048 150 768 10704 1.36854 18.217 52.3784 72.008 72.0622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 3.2e-05 1024 490 640 393216 80.3816 27.2079 395.744 836.608 1340.16 1340.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 3.2e-05 512 80 448 460800 37.808 13.2944 164.341 416.26 631.947 632.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 3.2e-05 2048 400 1344 482304 122.248 56.0655 1238.27 1672.97 3089.76 3089.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 0.000512 2048 230 1024 31680 3.48067 43.7924 140.042 187.357 187.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 760 0.000128 4096 215 2112 101760 38.5088 28.3218 804.882 836.831 1708.65 1708.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 6.4e-05 512 110 1664 301056 10.475 6.7361 231.707 209.261 458.313 458.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.000256 2048 380 1024 59520 9.36851 7.03488 101.668 209.45 327.623 327.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 370 0.001024 1024 110 1024 4224 1.35325 0.684032 4.05875 26.4644 32.6625 32.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.001024 2048 215 1152 11712 1.35898 18.5295 52.2564 72.1859 72.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 550 0.001024 2048 150 768 10656 1.36755 29.6734 52.3786 83.4628 83.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 3.2e-05 1024 490 640 387072 80.5125 26.7243 243.99 832.371 1183.82 1183.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 3.2e-05 512 80 448 454656 37.6055 13.1247 107.423 412.167 570.557 570.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 3.2e-05 2048 400 1344 479232 122.553 55.8958 1011.47 1670.47 2860.58 2860.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 0.000512 2048 230 1024 31680 3.48528 36.0873 138.862 178.475 178.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 760 0.000128 4096 215 2112 101952 38.5867 28.3658 687.75 838.9 1593.7 1593.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 6.4e-05 512 110 1664 300672 10.5068 6.74406 187.159 210.369 414.906 415.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.000256 2048 380 1024 59328 9.37472 7.02464 84.2927 209.256 310.052 310.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 370 0.001024 1024 110 1024 4032 1.34701 0.68192 3.51357 27.398 33.0404 33.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.001024 2048 215 1152 11664 1.36275 15.2301 52.3042 68.9382 68.9951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 550 0.001024 2048 150 768 10512 1.35901 29.3034 52.1723 82.8771 82.9317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 3.2e-05 1024 490 640 387072 79.8657 26.5827 199.584 829.087 1135.34 1135.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 3.2e-05 512 80 448 442368 38.0965 13.0437 84.4822 408.471 544.328 544.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 3.2e-05 2048 400 1344 479232 121.831 55.8408 898.651 1666.35 2742.87 2743.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 0.000512 2048 230 1024 31488 3.46259 32.1471 141.297 176.948 177.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 760 0.000128 4096 215 2112 101376 38.6054 28.3341 621.448 838.469 1526.96 1527.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 6.4e-05 512 110 1664 301056 10.4889 6.72995 163.616 209.522 390.488 390.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.000256 2048 380 1024 59136 9.35773 7.0031 74.9872 208.869 300.315 300.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 370 0.001024 1024 110 1024 3840 1.36928 0.689728 2.92198 27.5941 32.6728 32.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.001024 2048 215 1152 11520 1.35546 13.1931 52.0458 66.6371 66.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 550 0.001024 2048 150 768 10560 1.36288 29.5404 52.4324 83.3785 83.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 3.2e-05 1024 490 640 380928 80.1243 26.4378 174.751 825.026 1106.55 1106.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 3.2e-05 512 80 448 442368 38.8455 13.1256 74.3476 412.613 539.178 539.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 3.2e-05 2048 400 1344 476160 123.625 55.9515 785.516 1669.03 2634.32 2634.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 0.000512 2048 230 1024 31440 3.4745 27.8296 138.384 169.734 169.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 760 0.000128 4096 215 2112 100800 38.5875 28.3572 557.661 835.531 1460.24 1460.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 6.4e-05 512 110 1664 299520 10.4901 6.74019 144.828 208.846 371.031 371.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.000256 2048 380 1024 58560 9.4263 7.08198 64.8144 209.311 290.734 290.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 370 0.001024 1024 110 1024 3840 1.37104 0.690176 2.7281 27.7078 32.5977 32.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.001024 2048 215 1152 11520 1.35718 11.5117 52.1236 65.0356 65.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 550 0.001024 2048 150 768 10320 1.35312 28.7826 51.8619 82.0403 82.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 3.2e-05 1024 490 640 384000 79.7062 26.474 155.442 824.292 1086.14 1086.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 3.2e-05 512 80 448 430080 40.0081 13.1478 64.5425 412.262 530.204 530.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 3.2e-05 2048 400 1344 483840 122.562 56.0621 1867.76 1672.66 3719.24 3719.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 0.000512 2048 230 1024 31752 3.47901 66.4205 140.172 210.115 210.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.000128 4096 215 2112 101920 38.6992 28.4027 1099.46 837.915 2004.58 2004.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 6.4e-05 512 110 1664 301504 10.5345 6.74803 337.609 209.531 564.553 564.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.000256 2048 380 1024 59360 9.41325 7.04307 153.171 209.34 379.071 379.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 370 0.001024 1024 110 1024 4480 1.34982 0.688128 6.27382 26.6302 35.0398 35.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.001024 2048 215 1152 11816 1.37062 27.7706 52.4339 81.6207 81.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.001024 2048 150 768 10696 1.36483 16.8856 52.3761 70.6691 70.7269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 3.2e-05 1024 490 640 394240 80.3256 26.9225 370.55 836.578 1314.59 1314.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 3.2e-05 512 80 448 465920 37.8776 13.3749 160.008 418.315 629.821 630.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 3.2e-05 2048 400 1344 483840 122.133 56.0374 1189.23 1672.35 3039.94 3040.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 0.000512 2048 230 1024 31696 3.4744 42.2476 139.047 184.812 184.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.000128 4096 215 2112 101696 38.5858 28.354 700.478 836.653 1604.18 1604.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 6.4e-05 512 110 1664 301056 10.4885 6.74266 218.377 209.22 444.96 445.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.000256 2048 380 1024 59136 9.40272 7.13386 98.3292 209.431 324.395 324.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 370 0.001024 1024 110 1024 4480 1.35168 0.690912 4.14925 26.1224 32.415 32.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 0.001024 2048 215 1152 11760 1.36941 17.7835 52.4166 71.6116 71.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.001024 2048 150 768 10640 1.3648 10.9097 52.3625 64.678 64.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 3.2e-05 1024 490 640 394240 80.1553 26.9025 236.476 836.266 1180.01 1180.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 3.2e-05 512 80 448 458752 37.5019 13.1884 101.789 413.431 566.15 566.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 3.2e-05 2048 400 1344 483840 122.327 56.1563 1007.62 1673 2859.3 2859.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 0.000512 2048 230 1024 31584 3.47955 35.9977 139.977 179.495 179.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.000128 4096 215 2112 101472 38.7113 28.3867 592.712 837.214 1497.13 1497.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 6.4e-05 512 110 1664 301056 10.5289 6.75226 182.827 209.312 409.552 409.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.000256 2048 380 1024 59136 9.44592 7.05082 82.5442 209.646 308.785 308.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 370 0.001024 1024 110 1024 4032 1.34262 0.676256 3.60976 26.0927 31.8196 31.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 0.001024 2048 215 1152 11592 1.35747 15.0975 52.1258 68.6222 68.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.001024 2048 150 768 10584 1.36205 9.64176 52.3785 63.4231 63.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 3.2e-05 1024 490 640 387072 81.3761 26.9251 197.382 836.584 1142.48 1142.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 3.2e-05 512 80 448 451584 39.2807 13.3776 84.4733 418.402 555.777 555.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 3.2e-05 2048 400 1344 480256 122.812 55.9667 879.563 1674.21 2732.75 2732.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 0.000512 2048 230 1024 31584 3.48096 31.914 140.191 175.63 175.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 760 0.000128 4096 215 2112 101248 38.5843 28.3264 598.949 838.047 1504.01 1504.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 6.4e-05 512 110 1664 301056 10.4816 6.73757 160.749 209.488 387.586 387.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.000256 2048 380 1024 58240 9.31101 6.95734 72.2973 207.519 296.188 296.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 370 0.001024 1024 110 1024 3584 1.34858 0.679936 2.79325 27.0054 31.9237 32.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 0.001024 2048 215 1152 11648 1.36602 12.9004 52.4611 66.7697 66.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 550 0.001024 2048 150 768 10528 1.36602 26.7395 52.4126 80.562 80.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 3.2e-05 1024 490 640 387072 79.551 26.5176 173.637 827.574 1107.5 1107.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 3.2e-05 512 80 448 430080 38.4465 13.0335 71.2669 404.985 527.972 528.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 3.2e-05 2048 400 1344 474880 122.201 55.5092 780.592 1660.4 2618.91 2619.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 0.000512 2048 230 1024 31360 3.46627 28.2975 139.668 171.473 171.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 760 0.000128 4096 215 2112 100800 38.8382 28.388 543.778 837.389 1448.5 1448.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 6.4e-05 512 110 1664 300160 10.5193 6.74298 141.967 209.286 368.646 368.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.000256 2048 380 1024 58240 9.40032 6.9895 65.3321 208.33 290.153 290.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 370 0.001024 1024 110 1024 3360 1.37584 0.685568 2.58966 27.4607 32.2087 32.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.001024 2048 215 1152 11480 1.3567 11.2879 52.1737 64.8612 64.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 550 0.001024 2048 150 768 10360 1.35824 26.0506 52.1226 79.5759 79.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 3.2e-05 1024 490 640 376320 79.9414 26.3169 151.411 818.266 1076.15 1076.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 3.2e-05 512 80 448 430080 39.3975 13.0774 63.0314 410.072 525.819 526.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 3.2e-05 2048 400 1344 485376 122.021 55.9739 1854.75 1675.45 3708.39 3708.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 0.000512 2048 230 1024 31744 3.47949 65.8514 141.601 210.976 211.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.000128 4096 215 2112 101888 38.5878 28.3439 1090.05 838.149 1995.23 1995.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 6.4e-05 512 110 1664 301568 10.4832 6.73677 327.47 209.582 554.403 554.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.000256 2048 380 1024 59392 9.36346 7.03034 152.541 209.019 378.053 378.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 370 0.001024 1024 110 1024 4608 1.3584 0.695712 6.49997 26.9201 35.5764 35.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.001024 2048 215 1152 11776 1.36746 27.5213 52.3438 81.2775 81.3342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.001024 2048 150 768 10688 1.36957 16.9305 53.8792 72.223 72.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 3.2e-05 1024 490 640 393216 80.0187 26.8264 367.075 846.887 1321.02 1321.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 3.2e-05 512 80 448 466944 37.5838 13.3309 161.032 422.821 635.016 635.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 3.2e-05 2048 400 1344 483328 121.892 55.9787 1245.88 1671.33 3095.28 3095.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 0.000512 2048 230 1024 31616 3.47334 44.4948 138.74 186.751 186.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.000128 4096 215 2112 101376 38.5128 28.3334 731.377 836.228 1634.56 1634.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 6.4e-05 512 110 1664 301056 10.5 6.73382 210.864 209.783 438.008 438.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.000256 2048 380 1024 59392 9.37059 7.02403 103.249 209.339 329.084 329.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 370 0.001024 1024 110 1024 4096 1.34099 0.683264 4.0895 26.1894 32.401 32.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 0.001024 2048 215 1152 11648 1.35782 18.7982 52.2056 72.404 72.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.001024 2048 150 768 10624 1.35987 11.3682 52.4165 65.1857 65.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 3.2e-05 1024 490 640 393216 80.0445 26.8203 246.921 835.756 1189.75 1189.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 3.2e-05 512 80 448 458752 38.3762 13.332 105.619 417.984 575.552 575.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 3.2e-05 2048 400 1344 479232 121.806 55.8095 1025.15 1665.05 2868.02 2868.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 0.000512 2048 230 1024 31488 3.46496 36.6733 139.1 179.28 179.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.000128 4096 215 2112 101376 38.5958 28.3326 606.52 838.02 1511.57 1511.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 6.4e-05 512 110 1664 301056 10.4907 6.73626 172.93 209.353 399.641 399.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.000256 2048 380 1024 59136 9.35872 7.04922 85.4894 208.705 310.703 310.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 370 0.001024 1024 110 1024 3840 1.36934 0.692352 3.21232 27.5716 32.9431 33.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.001024 2048 215 1152 11520 1.35373 14.9074 52.0068 68.3082 68.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.001024 2048 150 768 10560 1.36448 9.38368 52.3853 63.1774 63.2354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 3.2e-05 1024 490 640 380928 80.129 27.2652 198.499 824.371 1130.48 1130.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 3.2e-05 512 80 448 442368 38.872 13.1341 84.3758 412.294 548.915 549.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 3.2e-05 2048 400 1344 483328 121.968 55.874 953.694 1671.63 2803.36 2803.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 0.000512 2048 230 1024 31488 3.47805 33.6351 139.795 176.953 177.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.000128 4096 215 2112 101376 38.558 28.3199 559.058 836.885 1462.92 1463.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 6.4e-05 512 110 1664 299008 10.4895 6.72829 153.506 209.185 380.036 380.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.000256 2048 380 1024 59392 9.39997 7.03395 79.6995 209.676 305.909 306.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 370 0.001024 1024 110 1024 3072 1.33664 0.666592 2.76854 26.7189 31.5891 31.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 0.001024 2048 215 1152 11520 1.36147 13.7243 52.2035 67.3336 67.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.001024 2048 150 768 10496 1.36192 9.06554 52.4179 62.8866 62.9438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 3.2e-05 1024 490 640 393216 80.0858 26.8288 189.077 835.91 1132.12 1132.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 3.2e-05 512 80 448 458752 38.401 13.3244 80.7574 418.058 550.781 550.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 3.2e-05 2048 400 1344 481280 123.02 55.9985 874.396 1677.72 2731.34 2731.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 0.000512 2048 230 1024 31360 3.46653 31.9221 141.206 176.636 176.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.000128 4096 215 2112 99840 38.5494 28.2788 509.55 833.313 1409.8 1409.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 6.4e-05 512 110 1664 296960 10.47 6.69091 140.629 208.243 366.168 366.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.000256 2048 380 1024 57600 9.30819 6.94272 70.5036 207.154 294.008 294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 370 0.001024 1024 110 1024 3840 1.37421 0.69408 3.18067 26.5973 31.9444 32.0384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.001024 2048 215 1152 11520 1.36234 13.2245 52.9021 67.532 67.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 550 0.001024 2048 150 768 10240 1.34816 23.7588 51.9111 77.0616 77.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 3.2e-05 1024 490 640 368640 82.1031 26.447 163.728 825.189 1097.69 1097.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 3.2e-05 512 80 448 450560 38.1338 13.1274 73.5034 412.707 537.711 537.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 3.2e-05 2048 400 1344 466944 122.617 55.0977 808.019 1648.92 2634.84 2634.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 0.000512 2048 230 1024 31104 3.44064 30.2673 137.228 170.98 171.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 760 0.000128 4096 215 2112 99840 38.658 28.3075 552.243 834.452 1453.76 1453.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 6.4e-05 512 110 1664 297984 10.4953 6.71318 129.919 208.448 355.705 355.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.000256 2048 380 1024 58368 9.29792 6.9447 68.1342 207.138 291.616 291.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 370 0.001024 1024 110 1024 3072 1.34464 0.67104 2.75642 25.6384 30.5082 30.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 0.001024 2048 215 1152 11136 1.34032 12.0381 51.4857 64.9077 64.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 550 0.001024 2048 150 768 10368 1.36602 24.2168 52.3837 78.0085 78.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 3.2e-05 1024 490 640 368640 82.0941 26.4394 155.174 824.531 1088.45 1088.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 3.2e-05 512 80 448 393216 40.2706 12.8097 60.7186 395.903 509.937 510.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1310 3.2e-05 2048 400 1408 471552 126.234 56.1971 3062.91 1675.57 4921.12 4921.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1060 0.000512 2048 230 1024 31824 3.48979 93.066 149.816 246.415 246.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.000128 4096 215 2176 101696 38.7685 28.375 1868.4 850.971 2786.63 2786.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1710 6.4e-05 512 110 1664 301184 10.5068 6.72154 285.857 209.676 512.894 513.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1250 0.000256 2048 380 1024 57920 9.48464 7.04307 217.966 209.611 444.217 444.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 370 0.001024 1024 110 1024 4736 1.3552 0.697056 5.82458 27.0725 35.0484 35.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 710 0.001024 2048 215 1152 11872 1.39098 36.3684 52.4784 90.283 90.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 550 0.001024 2048 150 768 10768 1.37555 25.0822 52.4852 78.9867 79.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 3.2e-05 1024 490 640 350208 88.0435 26.9431 505.465 860.364 1481.04 1481.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 600 3.2e-05 512 80 512 425984 41.8197 13.3687 209.834 419.155 684.424 684.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1310 3.2e-05 2048 400 1408 471040 125.388 56.0845 1859.3 1675.59 3716.56 3716.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1060 0.000512 2048 230 1024 31808 3.49002 63.9406 141.558 209.033 209.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 760 0.000128 4096 215 2176 101632 38.5745 28.3403 1124.65 838.069 2029.74 2029.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 6.4e-05 512 110 1664 301056 10.4946 6.73482 311.188 209.589 538.138 538.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.000256 2048 380 1024 57856 9.4545 7.04717 214.029 209.647 440.284 440.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 370 0.001024 1024 110 1024 4736 1.35066 0.698784 6.6041 27.1645 35.9172 36.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 0.001024 2048 215 1152 11840 1.37146 26.7855 52.4365 80.6359 80.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 550 0.001024 2048 150 768 10752 1.37206 26.7835 52.4737 80.6721 80.7322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 3.2e-05 1024 490 640 350208 87.2186 26.8759 332.107 837.98 1284.4 1284.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 3.2e-05 512 80 512 421888 41.7977 13.3216 153.78 417.748 626.894 627.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1310 3.2e-05 2048 400 1408 471040 125.478 56.0538 1196.42 1675.69 3053.85 3054.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1060 0.000512 2048 230 1024 31744 3.4775 41.3343 139.323 184.177 184.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 760 0.000128 4096 215 2176 101632 38.6577 28.3417 764.361 838.136 1669.6 1669.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 6.4e-05 512 110 1664 301056 10.5074 6.73587 213.11 209.619 440.104 440.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.000256 2048 380 1024 57600 9.43325 7.01712 201.516 209.049 427.12 427.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 370 0.001024 1024 110 1024 4608 1.36323 0.699584 4.28403 26.3276 32.7766 32.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 0.001024 2048 215 1152 11776 1.36819 17.6858 52.3478 71.4458 71.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 550 0.001024 2048 150 768 10688 1.36842 26.404 52.3878 80.2048 80.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1230 3.2e-05 1024 490 640 348160 87.2018 26.8247 221.325 835.295 1170.86 1171.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 3.2e-05 512 80 512 417792 42.2776 13.328 102.408 417.703 575.954 576.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1310 3.2e-05 2048 400 1408 470016 125.253 55.9514 982.089 1672.74 2836.23 2836.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1060 0.000512 2048 230 1024 31680 3.47373 33.7572 138.988 176.263 176.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 760 0.000128 4096 215 2176 101376 38.5591 28.3232 647.84 856.113 1570.94 1571.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1710 6.4e-05 512 110 1664 300288 10.4948 6.73821 174.044 209.263 400.674 400.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.000256 2048 380 1024 57600 9.46019 7.07754 195.894 209.441 421.974 422.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 370 0.001024 1024 110 1024 4224 1.35146 0.689344 3.41978 27.1039 32.6618 32.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 0.001024 2048 215 1152 11712 1.36365 14.6886 52.2549 68.3497 68.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 550 0.001024 2048 150 768 10656 1.36262 26.2138 52.3796 80 80.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 3.2e-05 1024 490 640 344064 87.5091 26.7237 407.663 832.326 1354.44 1354.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 3.2e-05 512 80 512 405504 42.2284 13.1231 81.7885 412.163 549.552 549.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1310 3.2e-05 2048 400 1408 466944 125.652 55.9102 877.594 1670.18 2729.53 2729.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1060 0.000512 2048 230 1024 31616 3.47715 30.994 138.672 173.186 173.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 760 0.000128 4096 215 2176 100864 38.6797 28.3219 1751.23 835.597 2653.94 2654.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1710 6.4e-05 512 110 1664 301056 10.5058 6.70896 154.818 209.625 381.785 381.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.000256 2048 380 1024 57344 9.47651 7.03389 196.495 209.186 422.292 422.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 370 0.001024 1024 110 1024 4096 1.3439 0.683136 3.08054 26.8796 32.0907 32.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 0.001024 2048 215 1152 11648 1.36474 13.5057 52.1676 67.0809 67.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 550 0.001024 2048 150 768 10624 1.36938 26.4916 52.3765 80.2816 80.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 3.2e-05 1024 490 640 344064 88.0757 26.9853 401.952 836.882 1354.12 1354.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 3.2e-05 512 80 512 409600 43.1172 13.3284 74.3633 417.672 548.726 548.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1310 3.2e-05 2048 400 1408 471040 125.295 55.987 814.809 1675.95 2672.24 2672.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1060 0.000512 2048 230 1024 31680 3.48739 97.3187 142.572 243.423 243.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 760 0.000128 4096 215 2176 100480 38.6249 28.303 1748.12 835.217 2650.38 2650.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1710 6.4e-05 512 110 1664 300800 10.4915 6.7113 143.284 209.687 370.306 370.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.000256 2048 380 1024 56960 9.41536 6.9793 193.64 208.296 418.44 418.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 370 0.001024 1024 110 1024 4480 1.3529 0.692224 3.56915 27.0845 32.799 32.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 0.001024 2048 215 1152 11680 1.36602 11.9109 52.3505 65.6693 65.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 550 0.001024 2048 150 768 10560 1.36602 26.1161 52.2976 79.8245 79.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 3.2e-05 1024 490 640 348160 87.9196 26.8855 405.128 838.227 1358.38 1358.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 3.2e-05 512 80 512 409600 41.914 13.1254 68.4359 412.368 536.091 536.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1310 3.2e-05 2048 400 1408 466944 125.271 55.7411 2349.2 1666.38 4196.8 4196.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1060 0.000512 2048 230 1024 31488 3.46349 97.6159 140.278 241.402 241.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 760 0.000128 4096 215 2176 101376 38.7502 28.33 1767.75 838.25 2673.19 2673.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1710 6.4e-05 512 110 1664 299520 10.5259 6.71072 130.493 209.523 357.379 357.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1250 0.000256 2048 380 1024 56832 9.47059 6.99914 224.091 208.875 449.535 449.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 370 0.001024 1024 110 1024 3840 1.36765 0.694336 3.28941 28.7497 34.1996 34.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 710 0.001024 2048 215 1152 11520 1.36186 38.4256 52.0546 91.8868 91.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 550 0.001024 2048 150 768 10560 1.36912 26.2637 52.435 80.1109 80.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 3.2e-05 1024 490 640 331776 88.4735 26.4408 383.484 825.158 1323.78 1323.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 3.2e-05 512 80 512 393216 43.54 13.1228 60.7823 412.646 530.332 530.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1310 3.2e-05 2048 400 1408 465920 126.72 56.0166 2864.05 1674.53 4721.52 4721.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1060 0.000512 2048 230 1024 31584 3.47622 98.0183 140.401 241.939 241.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 760 0.000128 4096 215 2176 101248 38.6954 28.3197 1769.47 838.918 2675.51 2675.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1710 6.4e-05 512 110 1664 299264 10.518 6.71562 123.17 209.523 350.055 350.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1250 0.000256 2048 380 1024 56448 9.39149 6.94602 224.438 207.566 448.443 448.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 370 0.001024 1024 110 1024 3584 1.35427 0.685216 2.90557 26.8962 31.9402 32.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 710 0.001024 2048 215 1152 11648 1.37421 39.3093 52.4725 93.1981 93.2459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 550 0.001024 2048 150 768 10528 1.36851 26.2124 52.4303 80.0539 80.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 3.2e-05 1024 490 640 329728 88.863 26.5142 379.885 828.15 1323.63 1323.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 3.2e-05 512 80 512 401408 41.2042 13.0334 58.7565 404.358 517.594 517.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1310 3.2e-05 2048 400 1408 466944 126.228 55.8626 2849.49 1672.02 4703.81 4703.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1060 0.000512 2048 230 1024 31488 3.47955 97.0723 141.116 241.711 241.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 760 0.000128 4096 215 2176 100352 38.7847 28.3116 1745.35 837.21 2649.76 2649.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1710 6.4e-05 512 110 1664 299008 10.499 6.7031 116.697 209.227 343.255 343.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1250 0.000256 2048 380 1024 57344 9.49485 7.03078 226.143 209.726 452.497 452.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 370 0.001024 1024 110 1024 3072 1.33482 0.672448 3.12838 26.7646 32.0003 32.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 710 0.001024 2048 215 1152 11520 1.36358 38.8956 52.2153 92.5181 92.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 550 0.001024 2048 150 768 10496 1.36989 25.9691 52.4319 79.8147 79.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 3.2e-05 1024 490 640 344064 88.3815 26.8247 497.454 836.25 1449.12 1449.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 3.2e-05 512 80 512 393216 44.6479 13.3284 54.4895 418.255 530.959 531.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1310 3.2e-05 2048 400 1320 480256 123.629 55.9657 2722.83 1674.52 4577.14 4577.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1060 0.000512 2048 230 1020 31584 3.47731 96.4406 140.587 240.549 240.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.000128 4096 215 2100 103040 38.583 28.3248 1706.02 838.312 2611.34 2611.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1710 6.4e-05 512 110 1680 301056 10.4974 6.71366 112.852 209.519 339.711 339.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1250 0.000256 2048 380 1020 58240 9.34157 6.98368 225.392 207.561 449.377 449.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 370 0.001024 1024 110 1020 3584 1.35043 0.688128 2.22576 27.2633 31.6255 31.7213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 710 0.001024 2048 215 1140 11648 1.36394 37.4518 52.2594 91.1363 91.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 550 0.001024 2048 150 780 10304 1.36947 24.4369 52.1905 78.0388 78.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 3.2e-05 1024 490 600 372736 82.4034 26.5177 488.009 827.893 1425.03 1425.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 600 3.2e-05 512 80 480 430080 38.7022 13.0336 170.041 404.418 626.439 626.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1310 3.2e-05 2048 400 1344 480256 123.845 56.1189 2666.5 1673.1 4519.76 4519.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1060 0.000512 2048 230 1024 31584 3.47616 94.4533 143.795 241.768 241.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.000128 4096 215 2112 101248 38.7374 28.3236 1673.16 837.652 2577.97 2578.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1710 6.4e-05 512 110 1664 301056 10.4785 6.71539 110.887 209.351 337.559 337.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1250 0.000256 2048 380 1024 58240 9.34739 6.97459 216.775 208.164 441.363 441.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 370 0.001024 1024 110 1024 3584 1.35158 0.68336 2.29056 27.3168 31.7443 31.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 710 0.001024 2048 215 1152 11648 1.37082 37.3146 52.4247 91.1674 91.2144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 550 0.001024 2048 150 768 10528 1.37075 22.5418 52.3935 76.3478 76.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 3.2e-05 1024 490 640 387072 80.1619 26.5108 523.199 827.135 1457.22 1457.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 600 3.2e-05 512 80 448 430080 38.4472 13.0314 49.2073 404.348 505.28 505.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1310 3.2e-05 2048 400 1300 474880 123.247 55.5762 2679.77 1660.33 4519.13 4519.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1060 0.000512 2048 230 1000 31640 3.47334 97.1259 140.366 241.008 241.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.000128 4096 215 2100 103040 38.7695 28.3861 1724.93 837.386 2629.57 2629.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1710 6.4e-05 512 110 1700 300160 10.5292 6.72557 114.717 209.261 341.362 341.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1250 0.000256 2048 380 1050 59360 9.40838 6.9952 235.088 208.31 459.907 460.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 370 0.001024 1024 110 1050 3360 1.38246 0.696192 2.29757 27.6728 32.1473 32.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 710 0.001024 2048 215 1150 11480 1.36352 38.9653 52.1318 92.5036 92.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 550 0.001024 2048 150 750 10640 1.36736 23.8281 52.3286 77.5659 77.6233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 3.2e-05 1024 490 600 394240 77.7421 26.3148 528.987 818.353 1451.61 1451.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 600 3.2e-05 512 80 450 465920 36.0734 13.0703 55.1618 409.298 513.84 514.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1310 3.2e-05 2048 400 1296 483840 121.295 55.5056 2713.26 1660.21 4550.48 4550.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1060 0.000512 2048 230 1008 31640 3.47386 91.8506 139.509 234.877 234.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.000128 4096 215 2112 101920 38.8875 28.3857 1699.46 837.429 2604.27 2604.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1710 6.4e-05 512 110 1680 300160 10.5243 6.72928 113.923 209.26 340.568 340.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1250 0.000256 2048 380 1056 58240 9.42694 7.03488 233.759 208.314 458.637 458.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 370 0.001024 1024 110 1008 3360 1.37466 0.692224 2.19392 28.7554 33.1162 33.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 710 0.001024 2048 215 1152 11480 1.36563 37.227 52.1687 90.8178 90.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 550 0.001024 2048 150 768 10360 1.36237 23.9953 52.1244 77.5269 77.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 3.2e-05 1024 490 624 394240 77.6932 26.3243 540.187 818.261 1462.69 1462.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 600 3.2e-05 512 80 480 465920 36.2395 13.0725 193.087 409.195 651.837 652.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1310 3.2e-05 2048 400 1312 487424 122.214 55.9739 2712.77 1669.99 4561.15 4561.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1060 0.000512 2048 230 992 31872 3.48266 94.5951 142.867 240.99 241.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.000128 4096 215 2112 102912 38.618 28.3248 1695.65 836.213 2598.91 2599.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1710 6.4e-05 512 110 1664 301056 10.502 6.71651 128.479 209.612 355.44 355.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1250 0.000256 2048 380 1024 59904 9.42016 7.02442 225.513 209.177 451.233 451.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 370 0.001024 1024 110 1024 4096 1.34611 0.686528 2.74406 28.7326 33.6101 33.7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 710 0.001024 2048 215 1120 11904 1.36806 38.7072 52.2913 92.4261 92.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 0.001024 2048 150 768 10624 1.37216 23.3259 52.385 77.1239 77.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 3.2e-05 1024 490 608 409600 78.4005 26.8273 530.863 835.184 1471.49 1471.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 600 3.2e-05 512 80 448 475136 37.2204 13.3292 179.259 417.716 647.767 647.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1310 3.2e-05 2048 400 1312 476160 120.394 55.3001 3667.96 1650.66 5494.52 5494.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1060 0.000512 2048 230 992 31200 3.43744 132.409 139.374 275.264 275.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.000128 4096 215 2112 101760 38.5253 28.3315 2379.03 838.275 3284.27 3284.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1710 6.4e-05 512 110 1664 299520 10.4707 6.7063 192.612 209.204 419.118 419.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1250 0.000256 2048 380 1024 57600 9.32896 7.02403 317.106 207.587 541.145 541.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 370 0.001024 1024 110 1024 1920 1.2857 0.637312 2.1288 24.5635 28.7108 28.8067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 710 0.001024 2048 215 1120 11520 1.36346 54.8243 52.248 108.475 108.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 550 0.001024 2048 150 768 10080 1.3585 34.132 51.9156 87.4509 87.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 3.2e-05 1024 490 608 399360 77.4432 26.442 703.433 828.723 1636.26 1636.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 3.2e-05 512 80 448 430080 40.0018 13.1287 82.7452 412.883 549 549.179
