OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx8_ASAP7_75t_R.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0038] Number of created patterns = 350000.
[INFO CTS-0038] Number of created patterns = 400000.
[INFO CTS-0038] Number of created patterns = 450000.
[INFO CTS-0038] Number of created patterns = 500000.
[INFO CTS-0038] Number of created patterns = 550000.
[INFO CTS-0038] Number of created patterns = 600000.
[INFO CTS-0039] Number of created patterns = 621720.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           34          
[WARNING CTS-0043] 7920 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 621720.
[INFO CTS-0047]     Number of keys in characterization LUT: 1775.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 632 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/cg_we_global.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0008] TritonCTS found 530 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 632.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0019]  Total number of sinks after clustering: 22.
[INFO CTS-0024]  Normalized sink region: [(16.092, 17.298), (95.0026, 87.435)].
[INFO CTS-0025]     Width:  78.9106.
[INFO CTS-0026]     Height: 70.1370.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 39.4553 X 70.1370
[INFO CTS-0034]     Segment length (rounded): 20.
    Key: 3240 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 3240 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 545 outSlew: 3 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 22.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57067, 35504), (60955, 48734)].
[INFO CTS-0024]  Normalized sink region: [(57.067, 35.504), (60.955, 48.734)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 13.2300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61441, 24974), (65221, 32534)].
[INFO CTS-0024]  Normalized sink region: [(61.441, 24.974), (65.221, 32.534)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39139, 25514), (44809, 33074)].
[INFO CTS-0024]  Normalized sink region: [(39.139, 25.514), (44.809, 33.074)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52963, 35234), (56581, 46304)].
[INFO CTS-0024]  Normalized sink region: [(52.963, 35.234), (56.581, 46.304)].
[INFO CTS-0025]     Width:  3.6180.
[INFO CTS-0026]     Height: 11.0700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6180 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41245, 34964), (45889, 40364)].
[INFO CTS-0024]  Normalized sink region: [(41.245, 34.964), (45.889, 40.364)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61603, 26594), (66463, 34154)].
[INFO CTS-0024]  Normalized sink region: [(61.603, 26.594), (66.463, 34.154)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61495, 26594), (66463, 34424)].
[INFO CTS-0024]  Normalized sink region: [(61.495, 26.594), (66.463, 34.424)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(45403, 24704), (51127, 31724)].
[INFO CTS-0024]  Normalized sink region: [(45.403, 24.704), (51.127, 31.724)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55015, 24704), (59875, 34154)].
[INFO CTS-0024]  Normalized sink region: [(55.015, 24.704), (59.875, 34.154)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41137, 34694), (45187, 40094)].
[INFO CTS-0024]  Normalized sink region: [(41.137, 34.694), (45.187, 40.094)].
[INFO CTS-0025]     Width:  4.0500.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53935, 37664), (56959, 47924)].
[INFO CTS-0024]  Normalized sink region: [(53.935, 37.664), (56.959, 47.924)].
[INFO CTS-0025]     Width:  3.0240.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54205, 37934), (57715, 47924)].
[INFO CTS-0024]  Normalized sink region: [(54.205, 37.934), (57.715, 47.924)].
[INFO CTS-0025]     Width:  3.5100.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46267, 34154), (51937, 41444)].
[INFO CTS-0024]  Normalized sink region: [(46.267, 34.154), (51.937, 41.444)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61549, 25244), (65707, 34964)].
[INFO CTS-0024]  Normalized sink region: [(61.549, 25.244), (65.707, 34.964)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40057, 33344), (44863, 41984)].
[INFO CTS-0024]  Normalized sink region: [(40.057, 33.344), (44.863, 41.984)].
[INFO CTS-0025]     Width:  4.8060.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47401, 34964), (53233, 41984)].
[INFO CTS-0024]  Normalized sink region: [(47.401, 34.964), (53.233, 41.984)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44755, 26324), (50479, 33074)].
[INFO CTS-0024]  Normalized sink region: [(44.755, 26.324), (50.479, 33.074)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57877, 36584), (61819, 49004)].
[INFO CTS-0024]  Normalized sink region: [(57.877, 36.584), (61.819, 49.004)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 12.4200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54799, 26324), (59281, 32534)].
[INFO CTS-0024]  Normalized sink region: [(54.799, 26.324), (59.281, 32.534)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54691, 26054), (59443, 31994)].
[INFO CTS-0024]  Normalized sink region: [(54.691, 26.054), (59.443, 31.994)].
[INFO CTS-0025]     Width:  4.7520.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7009, 32804), (15379, 40634)].
[INFO CTS-0024]  Normalized sink region: [(7.009, 32.804), (15.379, 40.634)].
[INFO CTS-0025]     Width:  8.3700.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1850 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18295, 25514), (21319, 36584)].
[INFO CTS-0024]  Normalized sink region: [(18.295, 25.514), (21.319, 36.584)].
[INFO CTS-0025]     Width:  3.0240.
[INFO CTS-0026]     Height: 11.0700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2581, 25244), (15163, 31184)].
[INFO CTS-0024]  Normalized sink region: [(2.581, 25.244), (15.163, 31.184)].
[INFO CTS-0025]     Width:  12.5820.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2910 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3391, 25784), (15433, 30374)].
[INFO CTS-0024]  Normalized sink region: [(3.391, 25.784), (15.433, 30.374)].
[INFO CTS-0025]     Width:  12.0420.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0210 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29797, 30644), (38329, 35234)].
[INFO CTS-0024]  Normalized sink region: [(29.797, 30.644), (38.329, 35.234)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(8629, 31724), (15487, 40364)].
[INFO CTS-0024]  Normalized sink region: [(8.629, 31.724), (15.487, 40.364)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8580 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24559, 33344), (27799, 39824)].
[INFO CTS-0024]  Normalized sink region: [(24.559, 33.344), (27.799, 39.824)].
[INFO CTS-0025]     Width:  3.2400.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52909, 36044), (55987, 46574)].
[INFO CTS-0024]  Normalized sink region: [(52.909, 36.044), (55.987, 46.574)].
[INFO CTS-0025]     Width:  3.0780.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0780 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39949, 33074), (46267, 42254)].
[INFO CTS-0024]  Normalized sink region: [(39.949, 33.074), (46.267, 42.254)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46213, 24974), (51721, 33074)].
[INFO CTS-0024]  Normalized sink region: [(46.213, 24.974), (51.721, 33.074)].
[INFO CTS-0025]     Width:  5.5080.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2797, 25514), (17755, 31454)].
[INFO CTS-0024]  Normalized sink region: [(2.797, 25.514), (17.755, 31.454)].
[INFO CTS-0025]     Width:  14.9580.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.4790 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(27928, 26054), (37087, 29834)].
[INFO CTS-0024]  Normalized sink region: [(27.928, 26.054), (37.087, 29.834)].
[INFO CTS-0025]     Width:  9.1590.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5795 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4579, 33884), (15919, 39824)].
[INFO CTS-0024]  Normalized sink region: [(4.579, 33.884), (15.919, 39.824)].
[INFO CTS-0025]     Width:  11.3400.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22507, 26324), (26179, 36854)].
[INFO CTS-0024]  Normalized sink region: [(22.507, 26.324), (26.179, 36.854)].
[INFO CTS-0025]     Width:  3.6720.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22345, 26054), (25909, 37124)].
[INFO CTS-0024]  Normalized sink region: [(22.345, 26.054), (25.909, 37.124)].
[INFO CTS-0025]     Width:  3.5640.
[INFO CTS-0026]     Height: 11.0700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7117, 24704), (16459, 30104)].
[INFO CTS-0024]  Normalized sink region: [(7.117, 24.704), (16.459, 30.104)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17593, 25514), (21481, 36854)].
[INFO CTS-0024]  Normalized sink region: [(17.593, 25.514), (21.481, 36.854)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 11.3400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4903, 33614), (15757, 39284)].
[INFO CTS-0024]  Normalized sink region: [(4.903, 33.614), (15.757, 39.284)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5281, 24164), (15811, 30914)].
[INFO CTS-0024]  Normalized sink region: [(5.281, 24.164), (15.811, 30.914)].
[INFO CTS-0025]     Width:  10.5300.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2650 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29041, 30914), (38113, 35504)].
[INFO CTS-0024]  Normalized sink region: [(29.041, 30.914), (38.113, 35.504)].
[INFO CTS-0025]     Width:  9.0720.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7117, 33074), (16999, 40364)].
[INFO CTS-0024]  Normalized sink region: [(7.117, 33.074), (16.999, 40.364)].
[INFO CTS-0025]     Width:  9.8820.
[INFO CTS-0026]     Height: 7.2900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9410 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21697, 27944), (26665, 38744)].
[INFO CTS-0024]  Normalized sink region: [(21.697, 27.944), (26.665, 38.744)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3175, 31994), (14461, 39824)].
[INFO CTS-0024]  Normalized sink region: [(3.175, 31.994), (14.461, 39.824)].
[INFO CTS-0025]     Width:  11.2860.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6430 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7711, 31994), (17377, 40634)].
[INFO CTS-0024]  Normalized sink region: [(7.711, 31.994), (17.377, 40.634)].
[INFO CTS-0025]     Width:  9.6660.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8330 X 8.6400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5227, 24434), (15865, 31454)].
[INFO CTS-0024]  Normalized sink region: [(5.227, 24.434), (15.865, 31.454)].
[INFO CTS-0025]     Width:  10.6380.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3190 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28771, 30104), (36493, 34154)].
[INFO CTS-0024]  Normalized sink region: [(28.771, 30.104), (36.493, 34.154)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 4.0500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8610 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17485, 27404), (20185, 38204)].
[INFO CTS-0024]  Normalized sink region: [(17.485, 27.404), (20.185, 38.204)].
[INFO CTS-0025]     Width:  2.7000.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7000 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16945, 27944), (20347, 38474)].
[INFO CTS-0024]  Normalized sink region: [(16.945, 27.944), (20.347, 38.474)].
[INFO CTS-0025]     Width:  3.4020.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4020 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28393, 30374), (36331, 33884)].
[INFO CTS-0024]  Normalized sink region: [(28.393, 30.374), (36.331, 33.884)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9690 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21265, 27674), (25855, 38204)].
[INFO CTS-0024]  Normalized sink region: [(21.265, 27.674), (25.855, 38.204)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2635, 60884), (13975, 66824)].
[INFO CTS-0024]  Normalized sink region: [(2.635, 60.884), (13.975, 66.824)].
[INFO CTS-0025]     Width:  11.3400.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3607, 60614), (14623, 66284)].
[INFO CTS-0024]  Normalized sink region: [(3.607, 60.614), (14.623, 66.284)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18295, 72764), (29095, 76274)].
[INFO CTS-0024]  Normalized sink region: [(18.295, 72.764), (29.095, 76.274)].
[INFO CTS-0025]     Width:  10.8000.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4000 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7927, 70064), (16729, 78164)].
[INFO CTS-0024]  Normalized sink region: [(7.927, 70.064), (16.729, 78.164)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19051, 62774), (23911, 65744)].
[INFO CTS-0024]  Normalized sink region: [(19.051, 62.774), (23.911, 65.744)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4300 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28663, 25784), (36655, 29834)].
[INFO CTS-0024]  Normalized sink region: [(28.663, 25.784), (36.655, 29.834)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 4.0500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3121, 32264), (14893, 40094)].
[INFO CTS-0024]  Normalized sink region: [(3.121, 32.264), (14.893, 40.094)].
[INFO CTS-0025]     Width:  11.7720.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8860 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7117, 24434), (17431, 30644)].
[INFO CTS-0024]  Normalized sink region: [(7.117, 24.434), (17.431, 30.644)].
[INFO CTS-0025]     Width:  10.3140.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1570 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28285, 24974), (37789, 28214)].
[INFO CTS-0024]  Normalized sink region: [(28.285, 24.974), (37.789, 28.214)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28393, 25244), (38167, 28484)].
[INFO CTS-0024]  Normalized sink region: [(28.393, 25.244), (38.167, 28.484)].
[INFO CTS-0025]     Width:  9.7740.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8870 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4687, 69254), (15757, 75734)].
[INFO CTS-0024]  Normalized sink region: [(4.687, 69.254), (15.757, 75.734)].
[INFO CTS-0025]     Width:  11.0700.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5350 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30985, 59804), (36601, 69254)].
[INFO CTS-0024]  Normalized sink region: [(30.985, 59.804), (36.601, 69.254)].
[INFO CTS-0025]     Width:  5.6160.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31093, 60074), (36331, 68984)].
[INFO CTS-0024]  Normalized sink region: [(31.093, 60.074), (36.331, 68.984)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6415, 59804), (17809, 66824)].
[INFO CTS-0024]  Normalized sink region: [(6.415, 59.804), (17.809, 66.824)].
[INFO CTS-0025]     Width:  11.3940.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6970 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25639, 60884), (33091, 65474)].
[INFO CTS-0024]  Normalized sink region: [(25.639, 60.884), (33.091, 65.474)].
[INFO CTS-0025]     Width:  7.4520.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7260 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4903, 68714), (15541, 75734)].
[INFO CTS-0024]  Normalized sink region: [(4.903, 68.714), (15.541, 75.734)].
[INFO CTS-0025]     Width:  10.6380.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3190 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7765, 60074), (16027, 67634)].
[INFO CTS-0024]  Normalized sink region: [(7.765, 60.074), (16.027, 67.634)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17971, 72764), (28933, 76544)].
[INFO CTS-0024]  Normalized sink region: [(17.971, 72.764), (28.933, 76.544)].
[INFO CTS-0025]     Width:  10.9620.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4810 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(8413, 69794), (16891, 77084)].
[INFO CTS-0024]  Normalized sink region: [(8.413, 69.794), (16.891, 77.084)].
[INFO CTS-0025]     Width:  8.4780.
[INFO CTS-0026]     Height: 7.2900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2390 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25477, 60884), (33739, 65744)].
[INFO CTS-0024]  Normalized sink region: [(25.477, 60.884), (33.739, 65.744)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5767, 67904), (15001, 76814)].
[INFO CTS-0024]  Normalized sink region: [(5.767, 67.904), (15.001, 76.814)].
[INFO CTS-0025]     Width:  9.2340.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6170 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7765, 71684), (17107, 77894)].
[INFO CTS-0024]  Normalized sink region: [(7.765, 71.684), (17.107, 77.894)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7927, 60614), (16459, 68444)].
[INFO CTS-0024]  Normalized sink region: [(7.927, 60.614), (16.459, 68.444)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20509, 71414), (31363, 75734)].
[INFO CTS-0024]  Normalized sink region: [(20.509, 71.414), (31.363, 75.734)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25099, 59264), (32875, 67094)].
[INFO CTS-0024]  Normalized sink region: [(25.099, 59.264), (32.875, 67.094)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7760 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21502, 59264), (32929, 66824)].
[INFO CTS-0024]  Normalized sink region: [(21.502, 59.264), (32.929, 66.824)].
[INFO CTS-0025]     Width:  11.4270.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7135 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19753, 72494), (31255, 76004)].
[INFO CTS-0024]  Normalized sink region: [(19.753, 72.494), (31.255, 76.004)].
[INFO CTS-0025]     Width:  11.5020.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7510 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30715, 61154), (38275, 68174)].
[INFO CTS-0024]  Normalized sink region: [(30.715, 61.154), (38.275, 68.174)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2581, 61154), (16567, 67094)].
[INFO CTS-0024]  Normalized sink region: [(2.581, 61.154), (16.567, 67.094)].
[INFO CTS-0025]     Width:  13.9860.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.9930 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18349, 67904), (26989, 72224)].
[INFO CTS-0024]  Normalized sink region: [(18.349, 67.904), (26.989, 72.224)].
[INFO CTS-0025]     Width:  8.6400.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17917, 52244), (26287, 56564)].
[INFO CTS-0024]  Normalized sink region: [(17.917, 52.244), (26.287, 56.564)].
[INFO CTS-0025]     Width:  8.3700.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1850 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3013, 55484), (14191, 59264)].
[INFO CTS-0024]  Normalized sink region: [(3.013, 55.484), (14.191, 59.264)].
[INFO CTS-0025]     Width:  11.1780.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5890 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16567, 49274), (24775, 51164)].
[INFO CTS-0024]  Normalized sink region: [(16.567, 49.274), (24.775, 51.164)].
[INFO CTS-0025]     Width:  8.2080.
[INFO CTS-0026]     Height: 1.8900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 1.8900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18241, 67634), (26881, 72224)].
[INFO CTS-0024]  Normalized sink region: [(18.241, 67.634), (26.881, 72.224)].
[INFO CTS-0025]     Width:  8.6400.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5875, 67904), (15433, 77084)].
[INFO CTS-0024]  Normalized sink region: [(5.875, 67.904), (15.433, 77.084)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6415, 60344), (17755, 66824)].
[INFO CTS-0024]  Normalized sink region: [(6.415, 60.344), (17.755, 66.824)].
[INFO CTS-0025]     Width:  11.3400.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19915, 66284), (28339, 71684)].
[INFO CTS-0024]  Normalized sink region: [(19.915, 66.284), (28.339, 71.684)].
[INFO CTS-0025]     Width:  8.4240.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20239, 67094), (28609, 71414)].
[INFO CTS-0024]  Normalized sink region: [(20.239, 67.094), (28.609, 71.414)].
[INFO CTS-0025]     Width:  8.3700.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1850 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(8845, 70604), (17107, 77084)].
[INFO CTS-0024]  Normalized sink region: [(8.845, 70.604), (17.107, 77.084)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31147, 61154), (38113, 70334)].
[INFO CTS-0024]  Normalized sink region: [(31.147, 61.154), (38.113, 70.334)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22561, 40094), (26416, 47924)].
[INFO CTS-0024]  Normalized sink region: [(22.561, 40.094), (26.416, 47.924)].
[INFO CTS-0025]     Width:  3.8550.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8550 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3337, 41444), (14569, 45494)].
[INFO CTS-0024]  Normalized sink region: [(3.337, 41.444), (14.569, 45.494)].
[INFO CTS-0025]     Width:  11.2320.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17971, 39014), (20401, 48194)].
[INFO CTS-0024]  Normalized sink region: [(17.971, 39.014), (20.401, 48.194)].
[INFO CTS-0025]     Width:  2.4300.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4300 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4417, 50894), (14839, 53864)].
[INFO CTS-0024]  Normalized sink region: [(4.417, 50.894), (14.839, 53.864)].
[INFO CTS-0025]     Width:  10.4220.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2110 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5659, 41174), (14461, 46034)].
[INFO CTS-0024]  Normalized sink region: [(5.659, 41.174), (14.461, 46.034)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17431, 51974), (25747, 56564)].
[INFO CTS-0024]  Normalized sink region: [(17.431, 51.974), (25.747, 56.564)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4633, 55484), (14191, 58724)].
[INFO CTS-0024]  Normalized sink region: [(4.633, 55.484), (14.191, 58.724)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18133, 38744), (20617, 48464)].
[INFO CTS-0024]  Normalized sink region: [(18.133, 38.744), (20.617, 48.464)].
[INFO CTS-0025]     Width:  2.4840.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4840 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2689, 46304), (13759, 49274)].
[INFO CTS-0024]  Normalized sink region: [(2.689, 46.304), (13.759, 49.274)].
[INFO CTS-0025]     Width:  11.0700.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5350 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2635, 46034), (13975, 48734)].
[INFO CTS-0024]  Normalized sink region: [(2.635, 46.034), (13.975, 48.734)].
[INFO CTS-0025]     Width:  11.3400.
[INFO CTS-0026]     Height: 2.7000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5605, 41444), (14191, 45764)].
[INFO CTS-0024]  Normalized sink region: [(5.605, 41.444), (14.191, 45.764)].
[INFO CTS-0025]     Width:  8.5860.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2930 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16405, 52244), (27313, 56294)].
[INFO CTS-0024]  Normalized sink region: [(16.405, 52.244), (27.313, 56.294)].
[INFO CTS-0025]     Width:  10.9080.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15163, 39824), (17323, 49004)].
[INFO CTS-0024]  Normalized sink region: [(15.163, 39.824), (17.323, 49.004)].
[INFO CTS-0025]     Width:  2.1600.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1600 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15163, 40094), (17377, 47654)].
[INFO CTS-0024]  Normalized sink region: [(15.163, 40.094), (17.377, 47.654)].
[INFO CTS-0025]     Width:  2.2140.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2140 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15325, 53054), (27691, 56564)].
[INFO CTS-0024]  Normalized sink region: [(15.325, 53.054), (27.691, 56.564)].
[INFO CTS-0025]     Width:  12.3660.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.1830 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21049, 40094), (27313, 48734)].
[INFO CTS-0024]  Normalized sink region: [(21.049, 40.094), (27.313, 48.734)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3823, 46574), (15487, 50354)].
[INFO CTS-0024]  Normalized sink region: [(3.823, 46.574), (15.487, 50.354)].
[INFO CTS-0025]     Width:  11.6640.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15973, 56834), (24289, 61694)].
[INFO CTS-0024]  Normalized sink region: [(15.973, 56.834), (24.289, 61.694)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4201, 50894), (14947, 54404)].
[INFO CTS-0024]  Normalized sink region: [(4.201, 50.894), (14.947, 54.404)].
[INFO CTS-0025]     Width:  10.7460.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3730 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22615, 39284), (26179, 47384)].
[INFO CTS-0024]  Normalized sink region: [(22.615, 39.284), (26.179, 47.384)].
[INFO CTS-0025]     Width:  3.5640.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29203, 47654), (39031, 52244)].
[INFO CTS-0024]  Normalized sink region: [(29.203, 47.654), (39.031, 52.244)].
[INFO CTS-0025]     Width:  9.8280.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15109, 57644), (24397, 61424)].
[INFO CTS-0024]  Normalized sink region: [(15.109, 57.644), (24.397, 61.424)].
[INFO CTS-0025]     Width:  9.2880.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2473, 49814), (13597, 54674)].
[INFO CTS-0024]  Normalized sink region: [(2.473, 49.814), (13.597, 54.674)].
[INFO CTS-0025]     Width:  11.1240.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3445, 41714), (15703, 45224)].
[INFO CTS-0024]  Normalized sink region: [(3.445, 41.714), (15.703, 45.224)].
[INFO CTS-0025]     Width:  12.2580.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.1290 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17701, 57914), (25639, 62504)].
[INFO CTS-0024]  Normalized sink region: [(17.701, 57.914), (25.639, 62.504)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9690 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17917, 57644), (26179, 62774)].
[INFO CTS-0024]  Normalized sink region: [(17.917, 57.644), (26.179, 62.774)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5065, 55214), (15379, 58724)].
[INFO CTS-0024]  Normalized sink region: [(5.065, 55.214), (15.379, 58.724)].
[INFO CTS-0025]     Width:  10.3140.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1570 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21265, 40364), (27529, 48464)].
[INFO CTS-0024]  Normalized sink region: [(21.265, 40.364), (27.529, 48.464)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2419, 50084), (14299, 54944)].
[INFO CTS-0024]  Normalized sink region: [(2.419, 50.084), (14.299, 54.944)].
[INFO CTS-0025]     Width:  11.8800.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2851, 54944), (15595, 59804)].
[INFO CTS-0024]  Normalized sink region: [(2.851, 54.944), (15.595, 59.804)].
[INFO CTS-0025]     Width:  12.7440.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41731, 48194), (51181, 52784)].
[INFO CTS-0024]  Normalized sink region: [(41.731, 48.194), (51.181, 52.784)].
[INFO CTS-0025]     Width:  9.4500.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7250 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28393, 46304), (37357, 55754)].
[INFO CTS-0024]  Normalized sink region: [(28.393, 46.304), (37.357, 55.754)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.9640 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28123, 35504), (38491, 44954)].
[INFO CTS-0024]  Normalized sink region: [(28.123, 35.504), (38.491, 44.954)].
[INFO CTS-0025]     Width:  10.3680.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 9.4500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39031, 53594), (47293, 64124)].
[INFO CTS-0024]  Normalized sink region: [(39.031, 53.594), (47.293, 64.124)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.2620 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31039, 47654), (38815, 57644)].
[INFO CTS-0024]  Normalized sink region: [(31.039, 47.654), (38.815, 57.644)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7760 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42001, 48464), (51451, 52784)].
[INFO CTS-0024]  Normalized sink region: [(42.001, 48.464), (51.451, 52.784)].
[INFO CTS-0025]     Width:  9.4500.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7250 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30661, 39284), (37843, 44414)].
[INFO CTS-0024]  Normalized sink region: [(30.661, 39.284), (37.843, 44.414)].
[INFO CTS-0025]     Width:  7.1820.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5910 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30013, 38474), (37897, 44144)].
[INFO CTS-0024]  Normalized sink region: [(30.013, 38.474), (37.897, 44.144)].
[INFO CTS-0025]     Width:  7.8840.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39409, 53594), (47455, 63584)].
[INFO CTS-0024]  Normalized sink region: [(39.409, 53.594), (47.455, 63.584)].
[INFO CTS-0025]     Width:  8.0460.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.0460 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30283, 50084), (37843, 58724)].
[INFO CTS-0024]  Normalized sink region: [(30.283, 50.084), (37.843, 58.724)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5600 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40381, 47384), (49939, 51704)].
[INFO CTS-0024]  Normalized sink region: [(40.381, 47.384), (49.939, 51.704)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40543, 47654), (50014, 51974)].
[INFO CTS-0024]  Normalized sink region: [(40.543, 47.654), (50.014, 51.974)].
[INFO CTS-0025]     Width:  9.4710.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7355 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39679, 54134), (48319, 62234)].
[INFO CTS-0024]  Normalized sink region: [(39.679, 54.134), (48.319, 62.234)].
[INFO CTS-0025]     Width:  8.6400.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40273, 43604), (51289, 46844)].
[INFO CTS-0024]  Normalized sink region: [(40.273, 43.604), (51.289, 46.844)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31363, 39554), (38653, 44144)].
[INFO CTS-0024]  Normalized sink region: [(31.363, 39.554), (38.653, 44.144)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6450 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39301, 54134), (45565, 65474)].
[INFO CTS-0024]  Normalized sink region: [(39.301, 54.134), (45.565, 65.474)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28609, 46574), (37141, 56024)].
[INFO CTS-0024]  Normalized sink region: [(28.609, 46.574), (37.141, 56.024)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.5320 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42271, 43064), (50209, 46034)].
[INFO CTS-0024]  Normalized sink region: [(42.271, 43.064), (50.209, 46.034)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9690 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41839, 42794), (50101, 46304)].
[INFO CTS-0024]  Normalized sink region: [(41.839, 42.794), (50.101, 46.304)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28717, 36314), (39733, 45224)].
[INFO CTS-0024]  Normalized sink region: [(28.717, 36.314), (39.733, 45.224)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(27907, 45224), (36871, 54944)].
[INFO CTS-0024]  Normalized sink region: [(27.907, 45.224), (36.871, 54.944)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.9640 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28771, 36584), (39625, 44684)].
[INFO CTS-0024]  Normalized sink region: [(28.771, 36.584), (39.625, 44.684)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39679, 55484), (45997, 66284)].
[INFO CTS-0024]  Normalized sink region: [(39.679, 55.484), (45.997, 66.284)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39841, 55754), (46105, 66554)].
[INFO CTS-0024]  Normalized sink region: [(39.841, 55.754), (46.105, 66.554)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31795, 49004), (38761, 57644)].
[INFO CTS-0024]  Normalized sink region: [(31.795, 49.004), (38.761, 57.644)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41515, 43334), (51991, 47384)].
[INFO CTS-0024]  Normalized sink region: [(41.515, 43.334), (51.991, 47.384)].
[INFO CTS-0025]     Width:  10.4760.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(27799, 45224), (36655, 54404)].
[INFO CTS-0024]  Normalized sink region: [(27.799, 45.224), (36.655, 54.404)].
[INFO CTS-0025]     Width:  8.8560.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.8560 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30499, 50354), (38275, 58994)].
[INFO CTS-0024]  Normalized sink region: [(30.499, 50.354), (38.275, 58.994)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7760 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28447, 35234), (39139, 44414)].
[INFO CTS-0024]  Normalized sink region: [(28.447, 35.234), (39.139, 44.414)].
[INFO CTS-0025]     Width:  10.6920.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41191, 53054), (48751, 62504)].
[INFO CTS-0024]  Normalized sink region: [(41.191, 53.054), (48.751, 62.504)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5600 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(9169, 78974), (16027, 86804)].
[INFO CTS-0024]  Normalized sink region: [(9.169, 78.974), (16.027, 86.804)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8580 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26611, 76544), (31687, 86534)].
[INFO CTS-0024]  Normalized sink region: [(26.611, 76.544), (31.687, 86.534)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10357, 89774), (17647, 95984)].
[INFO CTS-0024]  Normalized sink region: [(10.357, 89.774), (17.647, 95.984)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6450 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21427, 90854), (24883, 98954)].
[INFO CTS-0024]  Normalized sink region: [(21.427, 90.854), (24.883, 98.954)].
[INFO CTS-0025]     Width:  3.4560.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5551, 81944), (17647, 87074)].
[INFO CTS-0024]  Normalized sink region: [(5.551, 81.944), (17.647, 87.074)].
[INFO CTS-0025]     Width:  12.0960.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0480 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6037, 81404), (17701, 86804)].
[INFO CTS-0024]  Normalized sink region: [(6.037, 81.404), (17.701, 86.804)].
[INFO CTS-0025]     Width:  11.6640.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(27313, 77084), (32227, 86804)].
[INFO CTS-0024]  Normalized sink region: [(27.313, 77.084), (32.227, 86.804)].
[INFO CTS-0025]     Width:  4.9140.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(9115, 88694), (18619, 97064)].
[INFO CTS-0024]  Normalized sink region: [(9.115, 88.694), (18.619, 97.064)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 8.3700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22669, 83024), (29581, 86264)].
[INFO CTS-0024]  Normalized sink region: [(22.669, 83.024), (29.581, 86.264)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38815, 54674), (45241, 65204)].
[INFO CTS-0024]  Normalized sink region: [(38.815, 54.674), (45.241, 65.204)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26719, 78164), (31417, 88154)].
[INFO CTS-0024]  Normalized sink region: [(26.719, 78.164), (31.417, 88.154)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25585, 88964), (30067, 98414)].
[INFO CTS-0024]  Normalized sink region: [(25.585, 88.964), (30.067, 98.414)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6145, 82214), (19429, 85994)].
[INFO CTS-0024]  Normalized sink region: [(6.145, 82.214), (19.429, 85.994)].
[INFO CTS-0025]     Width:  13.2840.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.6420 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20293, 77084), (25261, 86534)].
[INFO CTS-0024]  Normalized sink region: [(20.293, 77.084), (25.261, 86.534)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6469, 88154), (19051, 93824)].
[INFO CTS-0024]  Normalized sink region: [(6.469, 88.154), (19.051, 93.824)].
[INFO CTS-0025]     Width:  12.5820.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2910 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(27313, 91124), (31147, 97334)].
[INFO CTS-0024]  Normalized sink region: [(27.313, 91.124), (31.147, 97.334)].
[INFO CTS-0025]     Width:  3.8340.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26935, 90854), (30877, 97064)].
[INFO CTS-0024]  Normalized sink region: [(26.935, 90.854), (30.877, 97.064)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7387, 78974), (17701, 85994)].
[INFO CTS-0024]  Normalized sink region: [(7.387, 78.974), (17.701, 85.994)].
[INFO CTS-0025]     Width:  10.3140.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1570 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21373, 90584), (24667, 98414)].
[INFO CTS-0024]  Normalized sink region: [(21.373, 90.584), (24.667, 98.414)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6469, 88424), (20509, 93824)].
[INFO CTS-0024]  Normalized sink region: [(6.469, 88.424), (20.509, 93.824)].
[INFO CTS-0025]     Width:  14.0400.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.0200 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20185, 78164), (25693, 87884)].
[INFO CTS-0024]  Normalized sink region: [(20.185, 78.164), (25.693, 87.884)].
[INFO CTS-0025]     Width:  5.5080.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21265, 78434), (25963, 87884)].
[INFO CTS-0024]  Normalized sink region: [(21.265, 78.434), (25.963, 87.884)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10627, 90314), (17809, 95714)].
[INFO CTS-0024]  Normalized sink region: [(10.627, 90.314), (17.809, 95.714)].
[INFO CTS-0025]     Width:  7.1820.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5910 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26179, 89504), (30769, 98954)].
[INFO CTS-0024]  Normalized sink region: [(26.179, 89.504), (30.769, 98.954)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7765, 87344), (17107, 93284)].
[INFO CTS-0024]  Normalized sink region: [(7.765, 87.344), (17.107, 93.284)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(8899, 89774), (19051, 96794)].
[INFO CTS-0024]  Normalized sink region: [(8.899, 89.774), (19.051, 96.794)].
[INFO CTS-0025]     Width:  10.1520.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(9385, 79244), (16783, 87344)].
[INFO CTS-0024]  Normalized sink region: [(9.385, 79.244), (16.783, 87.344)].
[INFO CTS-0025]     Width:  7.3980.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3980 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(27583, 78434), (32173, 89234)].
[INFO CTS-0024]  Normalized sink region: [(27.583, 78.434), (32.173, 89.234)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20023, 88694), (23641, 97604)].
[INFO CTS-0024]  Normalized sink region: [(20.023, 88.694), (23.641, 97.604)].
[INFO CTS-0025]     Width:  3.6180.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6180 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20131, 88694), (24505, 97334)].
[INFO CTS-0024]  Normalized sink region: [(20.131, 88.694), (24.505, 97.334)].
[INFO CTS-0025]     Width:  4.3740.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.3740 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33739, 77084), (40165, 81674)].
[INFO CTS-0024]  Normalized sink region: [(33.739, 77.084), (40.165, 81.674)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2130 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32821, 87884), (35413, 98954)].
[INFO CTS-0024]  Normalized sink region: [(32.821, 87.884), (35.413, 98.954)].
[INFO CTS-0025]     Width:  2.5920.
[INFO CTS-0026]     Height: 11.0700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5920 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42001, 76814), (47077, 81404)].
[INFO CTS-0024]  Normalized sink region: [(42.001, 76.814), (47.077, 81.404)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5380 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41029, 75464), (46969, 80864)].
[INFO CTS-0024]  Normalized sink region: [(41.029, 75.464), (46.969, 80.864)].
[INFO CTS-0025]     Width:  5.9400.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9700 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42433, 85724), (47941, 95984)].
[INFO CTS-0024]  Normalized sink region: [(42.433, 85.724), (47.941, 95.984)].
[INFO CTS-0025]     Width:  5.5080.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32443, 75734), (39301, 82754)].
[INFO CTS-0024]  Normalized sink region: [(32.443, 75.734), (39.301, 82.754)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8580 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39193, 83024), (47023, 85184)].
[INFO CTS-0024]  Normalized sink region: [(39.193, 83.024), (47.023, 85.184)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 2.1600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9150 X 2.1600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20509, 76814), (25045, 86534)].
[INFO CTS-0024]  Normalized sink region: [(20.509, 76.814), (25.045, 86.534)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7549, 87614), (16675, 93824)].
[INFO CTS-0024]  Normalized sink region: [(7.549, 87.614), (16.675, 93.824)].
[INFO CTS-0025]     Width:  9.1260.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5630 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7657, 79514), (17485, 85454)].
[INFO CTS-0024]  Normalized sink region: [(7.657, 79.514), (17.485, 85.454)].
[INFO CTS-0025]     Width:  9.8280.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42649, 76814), (47671, 82484)].
[INFO CTS-0024]  Normalized sink region: [(42.649, 76.814), (47.671, 82.484)].
[INFO CTS-0025]     Width:  5.0220.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 2.8350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40489, 86804), (46753, 99494)].
[INFO CTS-0024]  Normalized sink region: [(40.489, 86.804), (46.753, 99.494)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 12.6900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 6.3450
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32119, 67904), (38923, 74924)].
[INFO CTS-0024]  Normalized sink region: [(32.119, 67.904), (38.923, 74.924)].
[INFO CTS-0025]     Width:  6.8040.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8040 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36277, 87074), (38815, 97604)].
[INFO CTS-0024]  Normalized sink region: [(36.277, 87.074), (38.815, 97.604)].
[INFO CTS-0025]     Width:  2.5380.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5380 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36061, 87344), (38545, 97064)].
[INFO CTS-0024]  Normalized sink region: [(36.061, 87.344), (38.545, 97.064)].
[INFO CTS-0025]     Width:  2.4840.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4840 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41191, 67364), (47131, 74654)].
[INFO CTS-0024]  Normalized sink region: [(41.191, 67.364), (47.131, 74.654)].
[INFO CTS-0025]     Width:  5.9400.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32335, 87344), (35035, 98414)].
[INFO CTS-0024]  Normalized sink region: [(32.335, 87.344), (35.035, 98.414)].
[INFO CTS-0025]     Width:  2.7000.
[INFO CTS-0026]     Height: 11.0700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7000 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32227, 67094), (39193, 74384)].
[INFO CTS-0024]  Normalized sink region: [(32.227, 67.094), (39.193, 74.384)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41677, 69254), (49669, 74384)].
[INFO CTS-0024]  Normalized sink region: [(41.677, 69.254), (49.669, 74.384)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42379, 85454), (47671, 95984)].
[INFO CTS-0024]  Normalized sink region: [(42.379, 85.454), (47.671, 95.984)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34387, 77084), (41029, 81404)].
[INFO CTS-0024]  Normalized sink region: [(34.387, 77.084), (41.029, 81.404)].
[INFO CTS-0025]     Width:  6.6420.
[INFO CTS-0026]     Height: 4.3200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3210 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36385, 84914), (39571, 99494)].
[INFO CTS-0024]  Normalized sink region: [(36.385, 84.914), (39.571, 99.494)].
[INFO CTS-0025]     Width:  3.1860.
[INFO CTS-0026]     Height: 14.5800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1860 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33793, 69524), (40597, 75734)].
[INFO CTS-0024]  Normalized sink region: [(33.793, 69.524), (40.597, 75.734)].
[INFO CTS-0025]     Width:  6.8040.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4020 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32875, 76004), (39301, 83024)].
[INFO CTS-0024]  Normalized sink region: [(32.875, 76.004), (39.301, 83.024)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41245, 69524), (49507, 75464)].
[INFO CTS-0024]  Normalized sink region: [(41.245, 69.524), (49.507, 75.464)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40003, 87074), (49021, 97064)].
[INFO CTS-0024]  Normalized sink region: [(40.003, 87.074), (49.021, 97.064)].
[INFO CTS-0025]     Width:  9.0180.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.0180 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31957, 85184), (35683, 97334)].
[INFO CTS-0024]  Normalized sink region: [(31.957, 85.184), (35.683, 97.334)].
[INFO CTS-0025]     Width:  3.7260.
[INFO CTS-0026]     Height: 12.1500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7260 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32065, 84374), (35305, 97604)].
[INFO CTS-0024]  Normalized sink region: [(32.065, 84.374), (35.305, 97.604)].
[INFO CTS-0025]     Width:  3.2400.
[INFO CTS-0026]     Height: 13.2300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41029, 86804), (48751, 97064)].
[INFO CTS-0024]  Normalized sink region: [(41.029, 86.804), (48.751, 97.064)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7220 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35737, 84374), (38977, 99764)].
[INFO CTS-0024]  Normalized sink region: [(35.737, 84.374), (38.977, 99.764)].
[INFO CTS-0025]     Width:  3.2400.
[INFO CTS-0026]     Height: 15.3900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 7.6950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59497, 77624), (66862, 87344)].
[INFO CTS-0024]  Normalized sink region: [(59.497, 77.624), (66.862, 87.344)].
[INFO CTS-0025]     Width:  7.3650.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3650 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59605, 77354), (66895, 86534)].
[INFO CTS-0024]  Normalized sink region: [(59.605, 77.354), (66.895, 86.534)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.2900 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(51613, 90044), (58741, 95714)].
[INFO CTS-0024]  Normalized sink region: [(51.613, 90.044), (58.741, 95.714)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49075, 78704), (56635, 87614)].
[INFO CTS-0024]  Normalized sink region: [(49.075, 78.704), (56.635, 87.614)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5600 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54583, 82754), (62575, 88694)].
[INFO CTS-0024]  Normalized sink region: [(54.583, 82.754), (62.575, 88.694)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40219, 86264), (46699, 99494)].
[INFO CTS-0024]  Normalized sink region: [(40.219, 86.264), (46.699, 99.494)].
[INFO CTS-0025]     Width:  6.4800.
[INFO CTS-0026]     Height: 13.2300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4800 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33577, 69794), (40165, 75194)].
[INFO CTS-0024]  Normalized sink region: [(33.577, 69.794), (40.165, 75.194)].
[INFO CTS-0025]     Width:  6.5880.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42217, 67904), (47131, 74924)].
[INFO CTS-0024]  Normalized sink region: [(42.217, 67.904), (47.131, 74.924)].
[INFO CTS-0025]     Width:  4.9140.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40327, 88694), (47725, 98414)].
[INFO CTS-0024]  Normalized sink region: [(40.327, 88.694), (47.725, 98.414)].
[INFO CTS-0025]     Width:  7.3980.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3980 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40435, 88694), (47887, 98414)].
[INFO CTS-0024]  Normalized sink region: [(40.435, 88.694), (47.887, 98.414)].
[INFO CTS-0025]     Width:  7.4520.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.4520 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50641, 74654), (58687, 84374)].
[INFO CTS-0024]  Normalized sink region: [(50.641, 74.654), (58.687, 84.374)].
[INFO CTS-0025]     Width:  8.0460.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.0460 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67273, 90314), (70837, 98144)].
[INFO CTS-0024]  Normalized sink region: [(67.273, 90.314), (70.837, 98.144)].
[INFO CTS-0025]     Width:  3.5640.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67111, 90584), (70783, 97604)].
[INFO CTS-0024]  Normalized sink region: [(67.111, 90.584), (70.783, 97.604)].
[INFO CTS-0025]     Width:  3.6720.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62305, 78974), (69217, 86804)].
[INFO CTS-0024]  Normalized sink region: [(62.305, 78.974), (69.217, 86.804)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9120 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60793, 90854), (65599, 99494)].
[INFO CTS-0024]  Normalized sink region: [(60.793, 90.854), (65.599, 99.494)].
[INFO CTS-0025]     Width:  4.8060.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50101, 74654), (58039, 84104)].
[INFO CTS-0024]  Normalized sink region: [(50.101, 74.654), (58.039, 84.104)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.9380 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61279, 79514), (69595, 86264)].
[INFO CTS-0024]  Normalized sink region: [(61.279, 79.514), (69.595, 86.264)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50803, 90044), (58525, 95984)].
[INFO CTS-0024]  Normalized sink region: [(50.803, 90.044), (58.525, 95.984)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8610 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49831, 79514), (57715, 87884)].
[INFO CTS-0024]  Normalized sink region: [(49.831, 79.514), (57.715, 87.884)].
[INFO CTS-0025]     Width:  7.8840.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8840 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61495, 91664), (65977, 99764)].
[INFO CTS-0024]  Normalized sink region: [(61.495, 91.664), (65.977, 99.764)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49237, 76274), (58741, 85184)].
[INFO CTS-0024]  Normalized sink region: [(49.237, 76.274), (58.741, 85.184)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48967, 78704), (57283, 87344)].
[INFO CTS-0024]  Normalized sink region: [(48.967, 78.704), (57.283, 87.344)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.3160 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61570, 79784), (69973, 87344)].
[INFO CTS-0024]  Normalized sink region: [(61.57, 79.784), (69.973, 87.344)].
[INFO CTS-0025]     Width:  8.4030.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2015 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52153, 89504), (59821, 97604)].
[INFO CTS-0024]  Normalized sink region: [(52.153, 89.504), (59.821, 97.604)].
[INFO CTS-0025]     Width:  7.6680.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.6680 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61171, 89774), (65167, 97874)].
[INFO CTS-0024]  Normalized sink region: [(61.171, 89.774), (65.167, 97.874)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60091, 89234), (66085, 97874)].
[INFO CTS-0024]  Normalized sink region: [(60.091, 89.234), (66.085, 97.874)].
[INFO CTS-0025]     Width:  5.9940.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9940 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(51181, 89234), (58255, 97064)].
[INFO CTS-0024]  Normalized sink region: [(51.181, 89.234), (58.255, 97.064)].
[INFO CTS-0025]     Width:  7.0740.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.0740 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66301, 89234), (70729, 99224)].
[INFO CTS-0024]  Normalized sink region: [(66.301, 89.234), (70.729, 99.224)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59950, 77894), (67435, 88154)].
[INFO CTS-0024]  Normalized sink region: [(59.95, 77.894), (67.435, 88.154)].
[INFO CTS-0025]     Width:  7.4850.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.4850 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49939, 89774), (58795, 99764)].
[INFO CTS-0024]  Normalized sink region: [(49.939, 89.774), (58.795, 99.764)].
[INFO CTS-0025]     Width:  8.8560.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.8560 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85093, 82214), (91897, 91394)].
[INFO CTS-0024]  Normalized sink region: [(85.093, 82.214), (91.897, 91.394)].
[INFO CTS-0025]     Width:  6.8040.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8040 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72403, 91124), (82447, 98144)].
[INFO CTS-0024]  Normalized sink region: [(72.403, 91.124), (82.447, 98.144)].
[INFO CTS-0025]     Width:  10.0440.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73645, 83024), (81043, 89234)].
[INFO CTS-0024]  Normalized sink region: [(73.645, 83.024), (81.043, 89.234)].
[INFO CTS-0025]     Width:  7.3980.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6990 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49831, 89504), (58795, 99764)].
[INFO CTS-0024]  Normalized sink region: [(49.831, 89.504), (58.795, 99.764)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.9640 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49291, 76004), (59119, 84914)].
[INFO CTS-0024]  Normalized sink region: [(49.291, 76.004), (59.119, 84.914)].
[INFO CTS-0025]     Width:  9.8280.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63115, 79244), (69271, 87614)].
[INFO CTS-0024]  Normalized sink region: [(63.115, 79.244), (69.271, 87.614)].
[INFO CTS-0025]     Width:  6.1560.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1560 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49777, 91124), (59713, 98954)].
[INFO CTS-0024]  Normalized sink region: [(49.777, 91.124), (59.713, 98.954)].
[INFO CTS-0025]     Width:  9.9360.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50155, 90854), (60307, 98684)].
[INFO CTS-0024]  Normalized sink region: [(50.155, 90.854), (60.307, 98.684)].
[INFO CTS-0025]     Width:  10.1520.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50533, 79784), (58633, 88154)].
[INFO CTS-0024]  Normalized sink region: [(50.533, 79.784), (58.633, 88.154)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.1000 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66949, 88694), (71377, 99764)].
[INFO CTS-0024]  Normalized sink region: [(66.949, 88.694), (71.377, 99.764)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 11.0700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(90169, 82484), (98647, 88154)].
[INFO CTS-0024]  Normalized sink region: [(90.169, 82.484), (98.647, 88.154)].
[INFO CTS-0025]     Width:  8.4780.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2390 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70891, 79784), (83581, 86804)].
[INFO CTS-0024]  Normalized sink region: [(70.891, 79.784), (83.581, 86.804)].
[INFO CTS-0025]     Width:  12.6900.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3450 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89953, 90314), (99025, 94094)].
[INFO CTS-0024]  Normalized sink region: [(89.953, 90.314), (99.025, 94.094)].
[INFO CTS-0025]     Width:  9.0720.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71701, 90044), (80179, 95174)].
[INFO CTS-0024]  Normalized sink region: [(71.701, 90.044), (80.179, 95.174)].
[INFO CTS-0025]     Width:  8.4780.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2390 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71215, 78974), (82609, 87884)].
[INFO CTS-0024]  Normalized sink region: [(71.215, 78.974), (82.609, 87.884)].
[INFO CTS-0025]     Width:  11.3940.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6970 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84715, 83294), (90655, 91394)].
[INFO CTS-0024]  Normalized sink region: [(84.715, 83.294), (90.655, 91.394)].
[INFO CTS-0025]     Width:  5.9400.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74185, 90314), (82069, 99494)].
[INFO CTS-0024]  Normalized sink region: [(74.185, 90.314), (82.069, 99.494)].
[INFO CTS-0025]     Width:  7.8840.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8840 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(90007, 90584), (99187, 93824)].
[INFO CTS-0024]  Normalized sink region: [(90.007, 90.584), (99.187, 93.824)].
[INFO CTS-0025]     Width:  9.1800.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74563, 80324), (80827, 87614)].
[INFO CTS-0024]  Normalized sink region: [(74.563, 80.324), (80.827, 87.614)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73645, 80594), (80503, 86534)].
[INFO CTS-0024]  Normalized sink region: [(73.645, 80.594), (80.503, 86.534)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4290 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71107, 78974), (82987, 88154)].
[INFO CTS-0024]  Normalized sink region: [(71.107, 78.974), (82.987, 88.154)].
[INFO CTS-0025]     Width:  11.8800.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86497, 83294), (90547, 92204)].
[INFO CTS-0024]  Normalized sink region: [(86.497, 83.294), (90.547, 92.204)].
[INFO CTS-0025]     Width:  4.0500.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89251, 89774), (97891, 95714)].
[INFO CTS-0024]  Normalized sink region: [(89.251, 89.774), (97.891, 95.714)].
[INFO CTS-0025]     Width:  8.6400.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86842, 89774), (97783, 95444)].
[INFO CTS-0024]  Normalized sink region: [(86.842, 89.774), (97.783, 95.444)].
[INFO CTS-0025]     Width:  10.9410.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4705 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85201, 84374), (90061, 92474)].
[INFO CTS-0024]  Normalized sink region: [(85.201, 84.374), (90.061, 92.474)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88657, 84104), (97405, 88964)].
[INFO CTS-0024]  Normalized sink region: [(88.657, 84.104), (97.405, 88.964)].
[INFO CTS-0025]     Width:  8.7480.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3740 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75319, 80594), (82285, 87884)].
[INFO CTS-0024]  Normalized sink region: [(75.319, 80.594), (82.285, 87.884)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(83851, 89774), (89413, 99224)].
[INFO CTS-0024]  Normalized sink region: [(83.851, 89.774), (89.413, 99.224)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71593, 90584), (81151, 95984)].
[INFO CTS-0024]  Normalized sink region: [(71.593, 90.584), (81.151, 95.984)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(90709, 82484), (99295, 87884)].
[INFO CTS-0024]  Normalized sink region: [(90.709, 82.484), (99.295, 87.884)].
[INFO CTS-0025]     Width:  8.5860.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2930 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61549, 52514), (66625, 66284)].
[INFO CTS-0024]  Normalized sink region: [(61.549, 52.514), (66.625, 66.284)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 13.7700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 6.8850
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(83419, 91664), (89251, 99764)].
[INFO CTS-0024]  Normalized sink region: [(83.419, 91.664), (89.251, 99.764)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72241, 89234), (79801, 97064)].
[INFO CTS-0024]  Normalized sink region: [(72.241, 89.234), (79.801, 97.064)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5600 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70999, 80054), (84067, 87074)].
[INFO CTS-0024]  Normalized sink region: [(70.999, 80.054), (84.067, 87.074)].
[INFO CTS-0025]     Width:  13.0680.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.5340 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84499, 92474), (91249, 98684)].
[INFO CTS-0024]  Normalized sink region: [(84.499, 92.474), (91.249, 98.684)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3750 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84877, 92204), (91195, 98414)].
[INFO CTS-0024]  Normalized sink region: [(84.877, 92.204), (91.195, 98.414)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.1590 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73861, 89774), (82609, 99494)].
[INFO CTS-0024]  Normalized sink region: [(73.861, 89.774), (82.609, 99.494)].
[INFO CTS-0025]     Width:  8.7480.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.7480 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89359, 82754), (97351, 88964)].
[INFO CTS-0024]  Normalized sink region: [(89.359, 82.754), (97.351, 88.964)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72133, 89504), (79207, 97064)].
[INFO CTS-0024]  Normalized sink region: [(72.133, 89.504), (79.207, 97.064)].
[INFO CTS-0025]     Width:  7.0740.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.0740 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72295, 90584), (83311, 98414)].
[INFO CTS-0024]  Normalized sink region: [(72.295, 90.584), (83.311, 98.414)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56959, 68714), (61225, 76544)].
[INFO CTS-0024]  Normalized sink region: [(56.959, 68.714), (61.225, 76.544)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46645, 63314), (52315, 70604)].
[INFO CTS-0024]  Normalized sink region: [(46.645, 63.314), (52.315, 70.604)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49831, 51704), (53773, 60884)].
[INFO CTS-0024]  Normalized sink region: [(49.831, 51.704), (53.773, 60.884)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60577, 50084), (67813, 62504)].
[INFO CTS-0024]  Normalized sink region: [(60.577, 50.084), (67.813, 62.504)].
[INFO CTS-0025]     Width:  7.2360.
[INFO CTS-0026]     Height: 12.4200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.2360 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(51721, 62774), (56041, 71954)].
[INFO CTS-0024]  Normalized sink region: [(51.721, 62.774), (56.041, 71.954)].
[INFO CTS-0025]     Width:  4.3200.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57337, 68444), (61171, 76274)].
[INFO CTS-0024]  Normalized sink region: [(57.337, 68.444), (61.171, 76.274)].
[INFO CTS-0025]     Width:  3.8340.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56149, 50084), (60436, 60344)].
[INFO CTS-0024]  Normalized sink region: [(56.149, 50.084), (60.436, 60.344)].
[INFO CTS-0025]     Width:  4.2870.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2870 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55123, 51704), (59065, 61154)].
[INFO CTS-0024]  Normalized sink region: [(55.123, 51.704), (59.065, 61.154)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60631, 49814), (68515, 61964)].
[INFO CTS-0024]  Normalized sink region: [(60.631, 49.814), (68.515, 61.964)].
[INFO CTS-0025]     Width:  7.8840.
[INFO CTS-0026]     Height: 12.1500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8840 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(51775, 63584), (57445, 73574)].
[INFO CTS-0024]  Normalized sink region: [(51.775, 63.584), (57.445, 73.574)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55825, 66554), (59713, 75734)].
[INFO CTS-0024]  Normalized sink region: [(55.825, 66.554), (59.713, 75.734)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55879, 66284), (59983, 75464)].
[INFO CTS-0024]  Normalized sink region: [(55.879, 66.284), (59.983, 75.464)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60523, 51164), (67327, 63314)].
[INFO CTS-0024]  Normalized sink region: [(60.523, 51.164), (67.327, 63.314)].
[INFO CTS-0025]     Width:  6.8040.
[INFO CTS-0026]     Height: 12.1500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8040 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62035, 67094), (66139, 76544)].
[INFO CTS-0024]  Normalized sink region: [(62.035, 67.094), (66.139, 76.544)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56419, 49814), (59713, 59534)].
[INFO CTS-0024]  Normalized sink region: [(56.419, 49.814), (59.713, 59.534)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60253, 53324), (65815, 63584)].
[INFO CTS-0024]  Normalized sink region: [(60.253, 53.324), (65.815, 63.584)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47023, 63584), (51451, 70334)].
[INFO CTS-0024]  Normalized sink region: [(47.023, 63.584), (51.451, 70.334)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62683, 68444), (67219, 74924)].
[INFO CTS-0024]  Normalized sink region: [(62.683, 68.444), (67.219, 74.924)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62521, 68174), (66949, 75194)].
[INFO CTS-0024]  Normalized sink region: [(62.521, 68.174), (66.949, 75.194)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50911, 50084), (54745, 60614)].
[INFO CTS-0024]  Normalized sink region: [(50.911, 50.084), (54.745, 60.614)].
[INFO CTS-0025]     Width:  3.8340.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(45619, 61694), (51019, 69254)].
[INFO CTS-0024]  Normalized sink region: [(45.619, 61.694), (51.019, 69.254)].
[INFO CTS-0025]     Width:  5.4000.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4000 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(51397, 50354), (55177, 59804)].
[INFO CTS-0024]  Normalized sink region: [(51.397, 50.354), (55.177, 59.804)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59713, 54404), (65761, 64664)].
[INFO CTS-0024]  Normalized sink region: [(59.713, 54.404), (65.761, 64.664)].
[INFO CTS-0025]     Width:  6.0480.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.0480 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59713, 54674), (66679, 65474)].
[INFO CTS-0024]  Normalized sink region: [(59.713, 54.674), (66.679, 65.474)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52261, 61694), (56689, 72224)].
[INFO CTS-0024]  Normalized sink region: [(52.261, 61.694), (56.689, 72.224)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62305, 66824), (66409, 76274)].
[INFO CTS-0024]  Normalized sink region: [(62.305, 66.824), (66.409, 76.274)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(45619, 61424), (51181, 68984)].
[INFO CTS-0024]  Normalized sink region: [(45.619, 61.424), (51.181, 68.984)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52963, 62504), (58255, 74114)].
[INFO CTS-0024]  Normalized sink region: [(52.963, 62.504), (58.255, 74.114)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 11.6100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 5.8050
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49615, 51164), (54853, 61964)].
[INFO CTS-0024]  Normalized sink region: [(49.615, 51.164), (54.853, 61.964)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61657, 51434), (68083, 64664)].
[INFO CTS-0024]  Normalized sink region: [(61.657, 51.434), (68.083, 64.664)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 13.2300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74941, 64124), (83689, 75464)].
[INFO CTS-0024]  Normalized sink region: [(74.941, 64.124), (83.689, 75.464)].
[INFO CTS-0025]     Width:  8.7480.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.7480 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84283, 76544), (97513, 81674)].
[INFO CTS-0024]  Normalized sink region: [(84.283, 76.544), (97.513, 81.674)].
[INFO CTS-0025]     Width:  13.2300.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.6150 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67597, 75194), (77533, 77894)].
[INFO CTS-0024]  Normalized sink region: [(67.597, 75.194), (77.533, 77.894)].
[INFO CTS-0025]     Width:  9.9360.
[INFO CTS-0026]     Height: 2.7000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87901, 64664), (95947, 72764)].
[INFO CTS-0024]  Normalized sink region: [(87.901, 64.664), (95.947, 72.764)].
[INFO CTS-0025]     Width:  8.0460.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.0460 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75481, 65474), (81853, 74114)].
[INFO CTS-0024]  Normalized sink region: [(75.481, 65.474), (81.853, 74.114)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75805, 64124), (81529, 73574)].
[INFO CTS-0024]  Normalized sink region: [(75.805, 64.124), (81.529, 73.574)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84877, 76544), (99025, 81944)].
[INFO CTS-0024]  Normalized sink region: [(84.877, 76.544), (99.025, 81.944)].
[INFO CTS-0025]     Width:  14.1480.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.0740 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68785, 74384), (78397, 78704)].
[INFO CTS-0024]  Normalized sink region: [(68.785, 74.384), (78.397, 78.704)].
[INFO CTS-0025]     Width:  9.6120.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69001, 64664), (80125, 70604)].
[INFO CTS-0024]  Normalized sink region: [(69.001, 64.664), (80.125, 70.604)].
[INFO CTS-0025]     Width:  11.1240.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59875, 53864), (65545, 63314)].
[INFO CTS-0024]  Normalized sink region: [(59.875, 53.864), (65.545, 63.314)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85309, 75734), (98053, 80864)].
[INFO CTS-0024]  Normalized sink region: [(85.309, 75.734), (98.053, 80.864)].
[INFO CTS-0025]     Width:  12.7440.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86659, 66554), (97891, 71684)].
[INFO CTS-0024]  Normalized sink region: [(86.659, 66.554), (97.891, 71.684)].
[INFO CTS-0025]     Width:  11.2320.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76183, 65204), (82609, 75194)].
[INFO CTS-0024]  Normalized sink region: [(76.183, 65.204), (82.609, 75.194)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85438, 74654), (94975, 79514)].
[INFO CTS-0024]  Normalized sink region: [(85.438, 74.654), (94.975, 79.514)].
[INFO CTS-0025]     Width:  9.5370.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7685 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68947, 67364), (77857, 71954)].
[INFO CTS-0024]  Normalized sink region: [(68.947, 67.364), (77.857, 71.954)].
[INFO CTS-0025]     Width:  8.9100.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4550 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88063, 66284), (99133, 73034)].
[INFO CTS-0024]  Normalized sink region: [(88.063, 66.284), (99.133, 73.034)].
[INFO CTS-0025]     Width:  11.0700.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5350 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87901, 66014), (99079, 73574)].
[INFO CTS-0024]  Normalized sink region: [(87.901, 66.014), (99.079, 73.574)].
[INFO CTS-0025]     Width:  11.1780.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5890 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73591, 65204), (85309, 76544)].
[INFO CTS-0024]  Normalized sink region: [(73.591, 65.204), (85.309, 76.544)].
[INFO CTS-0025]     Width:  11.7180.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8590 X 11.3400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87577, 64394), (95677, 72494)].
[INFO CTS-0024]  Normalized sink region: [(87.577, 64.394), (95.677, 72.494)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68353, 67634), (77263, 72224)].
[INFO CTS-0024]  Normalized sink region: [(68.353, 67.634), (77.263, 72.224)].
[INFO CTS-0025]     Width:  8.9100.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4550 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87253, 74114), (96055, 79784)].
[INFO CTS-0024]  Normalized sink region: [(87.253, 74.114), (96.055, 79.784)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87415, 73574), (96217, 79514)].
[INFO CTS-0024]  Normalized sink region: [(87.415, 73.574), (96.217, 79.514)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67867, 75464), (81367, 78164)].
[INFO CTS-0024]  Normalized sink region: [(67.867, 75.464), (81.367, 78.164)].
[INFO CTS-0025]     Width:  13.5000.
[INFO CTS-0026]     Height: 2.7000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.7500 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87631, 66014), (97783, 72224)].
[INFO CTS-0024]  Normalized sink region: [(87.631, 66.014), (97.783, 72.224)].
[INFO CTS-0025]     Width:  10.1520.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68245, 66554), (76291, 73034)].
[INFO CTS-0024]  Normalized sink region: [(68.245, 66.554), (76.291, 73.034)].
[INFO CTS-0025]     Width:  8.0460.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0230 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68785, 74114), (81529, 79244)].
[INFO CTS-0024]  Normalized sink region: [(68.785, 74.114), (81.529, 79.244)].
[INFO CTS-0025]     Width:  12.7440.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75265, 63854), (83797, 74924)].
[INFO CTS-0024]  Normalized sink region: [(75.265, 63.854), (83.797, 74.924)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 11.0700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.5320 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86551, 74114), (98053, 81674)].
[INFO CTS-0024]  Normalized sink region: [(86.551, 74.114), (98.053, 81.674)].
[INFO CTS-0025]     Width:  11.5020.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7510 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86497, 65204), (95893, 70334)].
[INFO CTS-0024]  Normalized sink region: [(86.497, 65.204), (95.893, 70.334)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86572, 65474), (96055, 70604)].
[INFO CTS-0024]  Normalized sink region: [(86.572, 65.474), (96.055, 70.604)].
[INFO CTS-0025]     Width:  9.4830.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7415 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63115, 38744), (72241, 49004)].
[INFO CTS-0024]  Normalized sink region: [(63.115, 38.744), (72.241, 49.004)].
[INFO CTS-0025]     Width:  9.1260.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.1260 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86173, 33614), (97621, 37664)].
[INFO CTS-0024]  Normalized sink region: [(86.173, 33.614), (97.621, 37.664)].
[INFO CTS-0025]     Width:  11.4480.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66085, 32534), (75751, 39554)].
[INFO CTS-0024]  Normalized sink region: [(66.085, 32.534), (75.751, 39.554)].
[INFO CTS-0025]     Width:  9.6660.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8330 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(65815, 32264), (75373, 38744)].
[INFO CTS-0024]  Normalized sink region: [(65.815, 32.264), (75.373, 38.744)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(83743, 42254), (99403, 48464)].
[INFO CTS-0024]  Normalized sink region: [(83.743, 42.254), (99.403, 48.464)].
[INFO CTS-0025]     Width:  15.6600.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.8300 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64195, 39824), (72403, 47654)].
[INFO CTS-0024]  Normalized sink region: [(64.195, 39.824), (72.403, 47.654)].
[INFO CTS-0025]     Width:  8.2080.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72889, 42524), (78181, 45764)].
[INFO CTS-0024]  Normalized sink region: [(72.889, 42.524), (78.181, 45.764)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6460 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85309, 74924), (94651, 79784)].
[INFO CTS-0024]  Normalized sink region: [(85.309, 74.924), (94.651, 79.784)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68407, 66284), (77479, 73304)].
[INFO CTS-0024]  Normalized sink region: [(68.407, 66.284), (77.479, 73.304)].
[INFO CTS-0025]     Width:  9.0720.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73591, 64394), (85471, 77624)].
[INFO CTS-0024]  Normalized sink region: [(73.591, 64.394), (85.471, 77.624)].
[INFO CTS-0025]     Width:  11.8800.
[INFO CTS-0026]     Height: 13.2300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 11.8800 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66463, 32264), (77155, 40364)].
[INFO CTS-0024]  Normalized sink region: [(66.463, 32.264), (77.155, 40.364)].
[INFO CTS-0025]     Width:  10.6920.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(81259, 43064), (93409, 47654)].
[INFO CTS-0024]  Normalized sink region: [(81.259, 43.064), (93.409, 47.654)].
[INFO CTS-0025]     Width:  12.1500.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0750 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63385, 38474), (69325, 44954)].
[INFO CTS-0024]  Normalized sink region: [(63.385, 38.474), (69.325, 44.954)].
[INFO CTS-0025]     Width:  5.9400.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86227, 38744), (97837, 42254)].
[INFO CTS-0024]  Normalized sink region: [(86.227, 38.744), (97.837, 42.254)].
[INFO CTS-0025]     Width:  11.6100.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8050 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85957, 38204), (97783, 41984)].
[INFO CTS-0024]  Normalized sink region: [(85.957, 38.204), (97.783, 41.984)].
[INFO CTS-0025]     Width:  11.8260.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9130 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69001, 28214), (75751, 35504)].
[INFO CTS-0024]  Normalized sink region: [(69.001, 28.214), (75.751, 35.504)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.7500 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86659, 33884), (97729, 37934)].
[INFO CTS-0024]  Normalized sink region: [(86.659, 33.884), (97.729, 37.934)].
[INFO CTS-0025]     Width:  11.0700.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5350 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62575, 38204), (69271, 44954)].
[INFO CTS-0024]  Normalized sink region: [(62.575, 38.204), (69.271, 44.954)].
[INFO CTS-0025]     Width:  6.6960.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.6960 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67435, 28484), (74563, 35504)].
[INFO CTS-0024]  Normalized sink region: [(67.435, 28.484), (74.563, 35.504)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(83095, 43604), (99133, 48194)].
[INFO CTS-0024]  Normalized sink region: [(83.095, 43.604), (99.133, 48.194)].
[INFO CTS-0025]     Width:  16.0380.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 8.0190 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62953, 39554), (73861, 48734)].
[INFO CTS-0024]  Normalized sink region: [(62.953, 39.554), (73.861, 48.734)].
[INFO CTS-0025]     Width:  10.9080.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84661, 39014), (96379, 42254)].
[INFO CTS-0024]  Normalized sink region: [(84.661, 39.014), (96.379, 42.254)].
[INFO CTS-0025]     Width:  11.7180.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8590 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61927, 37124), (69055, 46304)].
[INFO CTS-0024]  Normalized sink region: [(61.927, 37.124), (69.055, 46.304)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.1280 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64519, 40094), (73915, 47384)].
[INFO CTS-0024]  Normalized sink region: [(64.519, 40.094), (73.915, 47.384)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 7.2900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67597, 29024), (75319, 36854)].
[INFO CTS-0024]  Normalized sink region: [(67.597, 29.024), (75.319, 36.854)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7220 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85309, 43064), (98377, 46844)].
[INFO CTS-0024]  Normalized sink region: [(85.309, 43.064), (98.377, 46.844)].
[INFO CTS-0025]     Width:  13.0680.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.5340 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85039, 34694), (95569, 37934)].
[INFO CTS-0024]  Normalized sink region: [(85.039, 34.694), (95.569, 37.934)].
[INFO CTS-0025]     Width:  10.5300.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2650 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86518, 34424), (95677, 37394)].
[INFO CTS-0024]  Normalized sink region: [(86.518, 34.424), (95.677, 37.394)].
[INFO CTS-0025]     Width:  9.1590.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5795 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(81388, 42524), (97999, 47114)].
[INFO CTS-0024]  Normalized sink region: [(81.388, 42.524), (97.999, 47.114)].
[INFO CTS-0025]     Width:  16.6110.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 8.3055 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84337, 38474), (96217, 41444)].
[INFO CTS-0024]  Normalized sink region: [(84.337, 38.474), (96.217, 41.444)].
[INFO CTS-0025]     Width:  11.8800.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70783, 48194), (83203, 54134)].
[INFO CTS-0024]  Normalized sink region: [(70.783, 48.194), (83.203, 54.134)].
[INFO CTS-0025]     Width:  12.4200.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2100 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70405, 47924), (81961, 53864)].
[INFO CTS-0024]  Normalized sink region: [(70.405, 47.924), (81.961, 53.864)].
[INFO CTS-0025]     Width:  11.5560.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7780 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84121, 59804), (99133, 64124)].
[INFO CTS-0024]  Normalized sink region: [(84.121, 59.804), (99.133, 64.124)].
[INFO CTS-0025]     Width:  15.0120.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.5060 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71809, 57374), (82825, 63314)].
[INFO CTS-0024]  Normalized sink region: [(71.809, 57.374), (82.825, 63.314)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72619, 50084), (80557, 54944)].
[INFO CTS-0024]  Normalized sink region: [(72.619, 50.084), (80.557, 54.944)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9690 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80578, 42794), (93355, 47654)].
[INFO CTS-0024]  Normalized sink region: [(80.578, 42.794), (93.355, 47.654)].
[INFO CTS-0025]     Width:  12.7770.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3885 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61981, 36314), (69217, 46304)].
[INFO CTS-0024]  Normalized sink region: [(61.981, 36.314), (69.217, 46.304)].
[INFO CTS-0025]     Width:  7.2360.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.2360 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69001, 27944), (76561, 35774)].
[INFO CTS-0024]  Normalized sink region: [(69.001, 27.944), (76.561, 35.774)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5600 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(82285, 41714), (93949, 48464)].
[INFO CTS-0024]  Normalized sink region: [(82.285, 41.714), (93.949, 48.464)].
[INFO CTS-0025]     Width:  11.6640.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(82339, 42254), (94273, 48734)].
[INFO CTS-0024]  Normalized sink region: [(82.339, 42.254), (94.273, 48.734)].
[INFO CTS-0025]     Width:  11.9340.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9670 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69595, 56564), (79585, 64124)].
[INFO CTS-0024]  Normalized sink region: [(69.595, 56.564), (79.585, 64.124)].
[INFO CTS-0025]     Width:  9.9900.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9950 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87469, 49004), (99187, 52514)].
[INFO CTS-0024]  Normalized sink region: [(87.469, 49.004), (99.187, 52.514)].
[INFO CTS-0025]     Width:  11.7180.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8590 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87523, 48734), (98701, 51974)].
[INFO CTS-0024]  Normalized sink region: [(87.523, 48.734), (98.701, 51.974)].
[INFO CTS-0025]     Width:  11.1780.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5890 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68299, 47384), (80395, 54134)].
[INFO CTS-0024]  Normalized sink region: [(68.299, 47.384), (80.395, 54.134)].
[INFO CTS-0025]     Width:  12.0960.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0480 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87361, 53324), (98917, 56834)].
[INFO CTS-0024]  Normalized sink region: [(87.361, 53.324), (98.917, 56.834)].
[INFO CTS-0025]     Width:  11.5560.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7780 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69649, 56294), (79585, 63584)].
[INFO CTS-0024]  Normalized sink region: [(69.649, 56.294), (79.585, 63.584)].
[INFO CTS-0025]     Width:  9.9360.
[INFO CTS-0026]     Height: 7.2900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69163, 45764), (80341, 53594)].
[INFO CTS-0024]  Normalized sink region: [(69.163, 45.764), (80.341, 53.594)].
[INFO CTS-0025]     Width:  11.1780.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5890 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(83527, 59534), (99079, 63854)].
[INFO CTS-0024]  Normalized sink region: [(83.527, 59.534), (99.079, 63.854)].
[INFO CTS-0025]     Width:  15.5520.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.7760 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72727, 56294), (81745, 61964)].
[INFO CTS-0024]  Normalized sink region: [(72.727, 56.294), (81.745, 61.964)].
[INFO CTS-0025]     Width:  9.0180.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5090 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87793, 53324), (99241, 56834)].
[INFO CTS-0024]  Normalized sink region: [(87.793, 53.324), (99.241, 56.834)].
[INFO CTS-0025]     Width:  11.4480.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69325, 55214), (77857, 62774)].
[INFO CTS-0024]  Normalized sink region: [(69.325, 55.214), (77.857, 62.774)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71323, 57644), (83149, 63314)].
[INFO CTS-0024]  Normalized sink region: [(71.323, 57.644), (83.149, 63.314)].
[INFO CTS-0025]     Width:  11.8260.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9130 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69379, 46034), (80287, 53594)].
[INFO CTS-0024]  Normalized sink region: [(69.379, 46.034), (80.287, 53.594)].
[INFO CTS-0025]     Width:  10.9080.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86605, 57104), (99133, 64124)].
[INFO CTS-0024]  Normalized sink region: [(86.605, 57.104), (99.133, 64.124)].
[INFO CTS-0025]     Width:  12.5280.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85147, 53054), (96163, 56294)].
[INFO CTS-0024]  Normalized sink region: [(85.147, 53.054), (96.163, 56.294)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85276, 53324), (97027, 56024)].
[INFO CTS-0024]  Normalized sink region: [(85.276, 53.324), (97.027, 56.024)].
[INFO CTS-0025]     Width:  11.7510.
[INFO CTS-0026]     Height: 2.7000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8755 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85525, 57914), (98161, 64394)].
[INFO CTS-0024]  Normalized sink region: [(85.525, 57.914), (98.161, 64.394)].
[INFO CTS-0025]     Width:  12.6360.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84985, 49274), (96541, 52784)].
[INFO CTS-0024]  Normalized sink region: [(84.985, 49.274), (96.541, 52.784)].
[INFO CTS-0025]     Width:  11.5560.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7780 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71431, 48464), (84175, 55214)].
[INFO CTS-0024]  Normalized sink region: [(71.431, 48.464), (84.175, 55.214)].
[INFO CTS-0025]     Width:  12.7440.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84661, 56564), (94921, 62504)].
[INFO CTS-0024]  Normalized sink region: [(84.661, 56.564), (94.921, 62.504)].
[INFO CTS-0025]     Width:  10.2600.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46321, 15524), (52747, 23894)].
[INFO CTS-0024]  Normalized sink region: [(46.321, 15.524), (52.747, 23.894)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35575, 14714), (39895, 22814)].
[INFO CTS-0024]  Normalized sink region: [(35.575, 14.714), (39.895, 22.814)].
[INFO CTS-0025]     Width:  4.3200.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47293, 12554), (51397, 21734)].
[INFO CTS-0024]  Normalized sink region: [(47.293, 12.554), (51.397, 21.734)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84985, 57104), (94543, 62234)].
[INFO CTS-0024]  Normalized sink region: [(84.985, 57.104), (94.543, 62.234)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69379, 55214), (78451, 62774)].
[INFO CTS-0024]  Normalized sink region: [(69.379, 55.214), (78.451, 62.774)].
[INFO CTS-0025]     Width:  9.0720.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68785, 47114), (81583, 54944)].
[INFO CTS-0024]  Normalized sink region: [(68.785, 47.114), (81.583, 54.944)].
[INFO CTS-0025]     Width:  12.7980.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3990 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87199, 57644), (96109, 61154)].
[INFO CTS-0024]  Normalized sink region: [(87.199, 57.644), (96.109, 61.154)].
[INFO CTS-0025]     Width:  8.9100.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4550 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87361, 57914), (96271, 61964)].
[INFO CTS-0024]  Normalized sink region: [(87.361, 57.914), (96.271, 61.964)].
[INFO CTS-0025]     Width:  8.9100.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4550 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73753, 55754), (82987, 61694)].
[INFO CTS-0024]  Normalized sink region: [(73.753, 55.754), (82.987, 61.694)].
[INFO CTS-0025]     Width:  9.2340.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6170 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85417, 48734), (96703, 52784)].
[INFO CTS-0024]  Normalized sink region: [(85.417, 48.734), (96.703, 52.784)].
[INFO CTS-0025]     Width:  11.2860.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6430 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48265, 4184), (52963, 10934)].
[INFO CTS-0024]  Normalized sink region: [(48.265, 4.184), (52.963, 10.934)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32875, 3374), (40705, 11474)].
[INFO CTS-0024]  Normalized sink region: [(32.875, 3.374), (40.705, 11.474)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8300 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42433, 2834), (45943, 11204)].
[INFO CTS-0024]  Normalized sink region: [(42.433, 2.834), (45.943, 11.204)].
[INFO CTS-0025]     Width:  3.5100.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31633, 14444), (34711, 23624)].
[INFO CTS-0024]  Normalized sink region: [(31.633, 14.444), (34.711, 23.624)].
[INFO CTS-0025]     Width:  3.0780.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0780 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32119, 2564), (39949, 11744)].
[INFO CTS-0024]  Normalized sink region: [(32.119, 2.564), (39.949, 11.744)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8300 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46105, 15254), (52477, 23354)].
[INFO CTS-0024]  Normalized sink region: [(46.105, 15.254), (52.477, 23.354)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36709, 13364), (39409, 24164)].
[INFO CTS-0024]  Normalized sink region: [(36.709, 13.364), (39.409, 24.164)].
[INFO CTS-0025]     Width:  2.7000.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7000 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43135, 2564), (46591, 11744)].
[INFO CTS-0024]  Normalized sink region: [(43.135, 2.564), (46.591, 11.744)].
[INFO CTS-0025]     Width:  3.4560.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30985, 4724), (38707, 11744)].
[INFO CTS-0024]  Normalized sink region: [(30.985, 4.724), (38.707, 11.744)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8610 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31147, 4454), (38815, 11204)].
[INFO CTS-0024]  Normalized sink region: [(31.147, 4.454), (38.815, 11.204)].
[INFO CTS-0025]     Width:  7.6680.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32551, 2564), (40111, 12014)].
[INFO CTS-0024]  Normalized sink region: [(32.551, 2.564), (40.111, 12.014)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5600 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47239, 13634), (52315, 23894)].
[INFO CTS-0024]  Normalized sink region: [(47.239, 13.634), (52.315, 23.894)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42001, 4184), (46159, 12014)].
[INFO CTS-0024]  Normalized sink region: [(42.001, 4.184), (46.159, 12.014)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41461, 4184), (47293, 10664)].
[INFO CTS-0024]  Normalized sink region: [(41.461, 4.184), (47.293, 10.664)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46558, 14174), (51451, 23624)].
[INFO CTS-0024]  Normalized sink region: [(46.558, 14.174), (51.451, 23.624)].
[INFO CTS-0025]     Width:  4.8930.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8930 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47422, 2564), (51451, 12284)].
[INFO CTS-0024]  Normalized sink region: [(47.422, 2.564), (51.451, 12.284)].
[INFO CTS-0025]     Width:  4.0290.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0290 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31201, 4994), (40003, 12554)].
[INFO CTS-0024]  Normalized sink region: [(31.201, 4.994), (40.003, 12.554)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41353, 14984), (45241, 23894)].
[INFO CTS-0024]  Normalized sink region: [(41.353, 14.984), (45.241, 23.894)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32119, 14174), (34657, 24164)].
[INFO CTS-0024]  Normalized sink region: [(32.119, 14.174), (34.657, 24.164)].
[INFO CTS-0025]     Width:  2.5380.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5380 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48319, 4454), (53179, 10934)].
[INFO CTS-0024]  Normalized sink region: [(48.319, 4.454), (53.179, 10.934)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56365, 12554), (64627, 20924)].
[INFO CTS-0024]  Normalized sink region: [(56.365, 12.554), (64.627, 20.924)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.2620 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41245, 14444), (44917, 23624)].
[INFO CTS-0024]  Normalized sink region: [(41.245, 14.444), (44.917, 23.624)].
[INFO CTS-0025]     Width:  3.6720.
[INFO CTS-0026]     Height: 9.1800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30661, 12554), (35899, 22814)].
[INFO CTS-0024]  Normalized sink region: [(30.661, 12.554), (35.899, 22.814)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33577, 3644), (41191, 12284)].
[INFO CTS-0024]  Normalized sink region: [(33.577, 3.644), (41.191, 12.284)].
[INFO CTS-0025]     Width:  7.6140.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.6140 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41893, 13094), (45133, 22544)].
[INFO CTS-0024]  Normalized sink region: [(41.893, 13.094), (45.133, 22.544)].
[INFO CTS-0025]     Width:  3.2400.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42487, 12824), (45781, 23084)].
[INFO CTS-0024]  Normalized sink region: [(42.487, 12.824), (45.781, 23.084)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36547, 13904), (40165, 24704)].
[INFO CTS-0024]  Normalized sink region: [(36.547, 13.904), (40.165, 24.704)].
[INFO CTS-0025]     Width:  3.6180.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6180 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47779, 2834), (52153, 12014)].
[INFO CTS-0024]  Normalized sink region: [(47.779, 2.834), (52.153, 12.014)].
[INFO CTS-0025]     Width:  4.3740.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.3740 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30715, 12824), (36277, 23084)].
[INFO CTS-0024]  Normalized sink region: [(30.715, 12.824), (36.277, 23.084)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35629, 14714), (40705, 23084)].
[INFO CTS-0024]  Normalized sink region: [(35.629, 14.714), (40.705, 23.084)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66895, 2834), (71971, 10934)].
[INFO CTS-0024]  Normalized sink region: [(66.895, 2.834), (71.971, 10.934)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54691, 12284), (59875, 22814)].
[INFO CTS-0024]  Normalized sink region: [(54.691, 12.284), (59.875, 22.814)].
[INFO CTS-0025]     Width:  5.1840.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55447, 2834), (64465, 10934)].
[INFO CTS-0024]  Normalized sink region: [(55.447, 2.834), (64.465, 10.934)].
[INFO CTS-0025]     Width:  9.0180.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5090 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67759, 15524), (72997, 27134)].
[INFO CTS-0024]  Normalized sink region: [(67.759, 15.524), (72.997, 27.134)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 11.6100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 5.8050
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(58201, 13634), (64303, 24164)].
[INFO CTS-0024]  Normalized sink region: [(58.201, 13.634), (64.303, 24.164)].
[INFO CTS-0025]     Width:  6.1020.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1020 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67165, 3104), (73267, 11204)].
[INFO CTS-0024]  Normalized sink region: [(67.165, 3.104), (73.267, 11.204)].
[INFO CTS-0025]     Width:  6.1020.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1020 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54097, 4994), (62521, 10394)].
[INFO CTS-0024]  Normalized sink region: [(54.097, 4.994), (62.521, 10.394)].
[INFO CTS-0025]     Width:  8.4240.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54205, 4184), (63547, 10394)].
[INFO CTS-0024]  Normalized sink region: [(54.205, 4.184), (63.547, 10.394)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67651, 15524), (73483, 27134)].
[INFO CTS-0024]  Normalized sink region: [(67.651, 15.524), (73.483, 27.134)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 11.6100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 5.8050
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59281, 14984), (64249, 21734)].
[INFO CTS-0024]  Normalized sink region: [(59.281, 14.984), (64.249, 21.734)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66409, 4454), (71539, 10664)].
[INFO CTS-0024]  Normalized sink region: [(66.409, 4.454), (71.539, 10.664)].
[INFO CTS-0025]     Width:  5.1300.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66193, 4184), (71809, 10664)].
[INFO CTS-0024]  Normalized sink region: [(66.193, 4.184), (71.809, 10.664)].
[INFO CTS-0025]     Width:  5.6160.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66679, 13904), (74077, 25244)].
[INFO CTS-0024]  Normalized sink region: [(66.679, 13.904), (74.077, 25.244)].
[INFO CTS-0025]     Width:  7.3980.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3980 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72781, 3104), (77425, 10934)].
[INFO CTS-0024]  Normalized sink region: [(72.781, 3.104), (77.425, 10.934)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54475, 5264), (62899, 10664)].
[INFO CTS-0024]  Normalized sink region: [(54.475, 5.264), (62.899, 10.664)].
[INFO CTS-0025]     Width:  8.4240.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(65599, 14444), (72727, 22814)].
[INFO CTS-0024]  Normalized sink region: [(65.599, 14.444), (72.727, 22.814)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.1280 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54961, 12824), (60145, 22274)].
[INFO CTS-0024]  Normalized sink region: [(54.961, 12.824), (60.145, 22.274)].
[INFO CTS-0025]     Width:  5.1840.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73753, 4184), (79045, 12014)].
[INFO CTS-0024]  Normalized sink region: [(73.753, 4.184), (79.045, 12.014)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73375, 4454), (78829, 11474)].
[INFO CTS-0024]  Normalized sink region: [(73.375, 4.454), (78.829, 11.474)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56581, 2834), (65221, 11204)].
[INFO CTS-0024]  Normalized sink region: [(56.581, 2.834), (65.221, 11.204)].
[INFO CTS-0025]     Width:  8.6400.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 8.3700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53935, 11474), (63223, 23354)].
[INFO CTS-0024]  Normalized sink region: [(53.935, 11.474), (63.223, 23.354)].
[INFO CTS-0025]     Width:  9.2880.
[INFO CTS-0026]     Height: 11.8800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.2880 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56797, 2834), (66193, 12014)].
[INFO CTS-0024]  Normalized sink region: [(56.797, 2.834), (66.193, 12.014)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(65923, 12554), (71539, 23894)].
[INFO CTS-0024]  Normalized sink region: [(65.923, 12.554), (71.539, 23.894)].
[INFO CTS-0025]     Width:  5.6160.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66625, 12284), (71917, 24164)].
[INFO CTS-0024]  Normalized sink region: [(66.625, 12.284), (71.917, 24.164)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 11.8800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(58201, 13364), (65674, 23894)].
[INFO CTS-0024]  Normalized sink region: [(58.201, 13.364), (65.674, 23.894)].
[INFO CTS-0025]     Width:  7.4730.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.4730 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73753, 2834), (77641, 12554)].
[INFO CTS-0024]  Normalized sink region: [(73.753, 2.834), (77.641, 12.554)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53881, 11204), (61981, 23624)].
[INFO CTS-0024]  Normalized sink region: [(53.881, 11.204), (61.981, 23.624)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 12.4200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.1000 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59443, 14714), (64519, 22544)].
[INFO CTS-0024]  Normalized sink region: [(59.443, 14.714), (64.519, 22.544)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55609, 3104), (64519, 10664)].
[INFO CTS-0024]  Normalized sink region: [(55.609, 3.104), (64.519, 10.664)].
[INFO CTS-0025]     Width:  8.9100.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4550 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67435, 13634), (75211, 25514)].
[INFO CTS-0024]  Normalized sink region: [(67.435, 13.634), (75.211, 25.514)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 11.8800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7760 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6739, 9854), (14893, 14984)].
[INFO CTS-0024]  Normalized sink region: [(6.739, 9.854), (14.893, 14.984)].
[INFO CTS-0025]     Width:  8.1540.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0770 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23371, 14714), (29797, 24974)].
[INFO CTS-0024]  Normalized sink region: [(23.371, 14.714), (29.797, 24.974)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4525, 15254), (15379, 19844)].
[INFO CTS-0024]  Normalized sink region: [(4.525, 15.254), (15.379, 19.844)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19321, 3644), (23857, 12014)].
[INFO CTS-0024]  Normalized sink region: [(19.321, 3.644), (23.857, 12.014)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5119, 6614), (15001, 12824)].
[INFO CTS-0024]  Normalized sink region: [(5.119, 6.614), (15.001, 12.824)].
[INFO CTS-0025]     Width:  9.8820.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9410 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4039, 7694), (15001, 12284)].
[INFO CTS-0024]  Normalized sink region: [(4.039, 7.694), (15.001, 12.284)].
[INFO CTS-0025]     Width:  10.9620.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4810 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23857, 14984), (30175, 24704)].
[INFO CTS-0024]  Normalized sink region: [(23.857, 14.984), (30.175, 24.704)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3607, 15524), (16081, 21194)].
[INFO CTS-0024]  Normalized sink region: [(3.607, 15.524), (16.081, 21.194)].
[INFO CTS-0025]     Width:  12.4740.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2370 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22831, 16604), (28231, 20924)].
[INFO CTS-0024]  Normalized sink region: [(22.831, 16.604), (28.231, 20.924)].
[INFO CTS-0025]     Width:  5.4000.
[INFO CTS-0026]     Height: 4.3200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7000 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(65707, 14444), (71809, 22544)].
[INFO CTS-0024]  Normalized sink region: [(65.707, 14.444), (71.809, 22.544)].
[INFO CTS-0025]     Width:  6.1020.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1020 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23230, 14444), (28609, 22814)].
[INFO CTS-0024]  Normalized sink region: [(23.23, 14.444), (28.609, 22.814)].
[INFO CTS-0025]     Width:  5.3790.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3790 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24451, 3644), (29905, 12824)].
[INFO CTS-0024]  Normalized sink region: [(24.451, 3.644), (29.905, 12.824)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6037, 6614), (17053, 12554)].
[INFO CTS-0024]  Normalized sink region: [(6.037, 6.614), (17.053, 12.554)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18457, 14444), (21157, 23354)].
[INFO CTS-0024]  Normalized sink region: [(18.457, 14.444), (21.157, 23.354)].
[INFO CTS-0025]     Width:  2.7000.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7000 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3499, 18494), (17323, 23894)].
[INFO CTS-0024]  Normalized sink region: [(3.499, 18.494), (17.323, 23.894)].
[INFO CTS-0025]     Width:  13.8240.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.9120 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25315, 5264), (29473, 11744)].
[INFO CTS-0024]  Normalized sink region: [(25.315, 5.264), (29.473, 11.744)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25099, 4994), (28987, 11474)].
[INFO CTS-0024]  Normalized sink region: [(25.099, 4.994), (28.987, 11.474)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4147, 9314), (15703, 14444)].
[INFO CTS-0024]  Normalized sink region: [(4.147, 9.314), (15.703, 14.444)].
[INFO CTS-0025]     Width:  11.5560.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7780 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18835, 3914), (22831, 12284)].
[INFO CTS-0024]  Normalized sink region: [(18.835, 3.914), (22.831, 12.284)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3931, 18764), (17377, 24164)].
[INFO CTS-0024]  Normalized sink region: [(3.931, 18.764), (17.377, 24.164)].
[INFO CTS-0025]     Width:  13.4460.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.7230 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18187, 13364), (22075, 24704)].
[INFO CTS-0024]  Normalized sink region: [(18.187, 13.364), (22.075, 24.704)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 11.3400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18403, 13094), (22453, 24434)].
[INFO CTS-0024]  Normalized sink region: [(18.403, 13.094), (22.453, 24.434)].
[INFO CTS-0025]     Width:  4.0500.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5335, 15524), (15487, 20384)].
[INFO CTS-0024]  Normalized sink region: [(5.335, 15.524), (15.487, 20.384)].
[INFO CTS-0025]     Width:  10.1520.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24613, 3914), (29851, 13094)].
[INFO CTS-0024]  Normalized sink region: [(24.613, 3.914), (29.851, 13.094)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6091, 18224), (15757, 23084)].
[INFO CTS-0024]  Normalized sink region: [(6.091, 18.224), (15.757, 23.084)].
[INFO CTS-0025]     Width:  9.6660.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8330 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3499, 16064), (18262, 20924)].
[INFO CTS-0024]  Normalized sink region: [(3.499, 16.064), (18.262, 20.924)].
[INFO CTS-0025]     Width:  14.7630.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.3815 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6793, 10124), (16243, 14984)].
[INFO CTS-0024]  Normalized sink region: [(6.793, 10.124), (16.243, 14.984)].
[INFO CTS-0025]     Width:  9.4500.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7250 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24019, 13904), (28879, 23084)].
[INFO CTS-0024]  Normalized sink region: [(24.019, 13.904), (28.879, 23.084)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18187, 5264), (22723, 12554)].
[INFO CTS-0024]  Normalized sink region: [(18.187, 5.264), (22.723, 12.554)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17992, 5534), (23101, 12014)].
[INFO CTS-0024]  Normalized sink region: [(17.992, 5.534), (23.101, 12.014)].
[INFO CTS-0025]     Width:  5.1090.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1090 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17917, 14984), (20725, 22814)].
[INFO CTS-0024]  Normalized sink region: [(17.917, 14.984), (20.725, 22.814)].
[INFO CTS-0025]     Width:  2.8080.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8080 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5767, 17954), (15703, 23354)].
[INFO CTS-0024]  Normalized sink region: [(5.767, 17.954), (15.703, 23.354)].
[INFO CTS-0025]     Width:  9.9360.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4633, 9584), (17161, 14714)].
[INFO CTS-0024]  Normalized sink region: [(4.633, 9.584), (17.161, 14.714)].
[INFO CTS-0025]     Width:  12.5280.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14947, 78974), (27313, 90584)].
[INFO CTS-0024]  Normalized sink region: [(14.947, 78.974), (27.313, 90.584)].
[INFO CTS-0025]     Width:  12.3660.
[INFO CTS-0026]     Height: 11.6100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 6.1830 X 11.6100
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 32 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1830 X 5.8050
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 19 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35413, 42794), (40975, 59534)].
[INFO CTS-0024]  Normalized sink region: [(35.413, 42.794), (40.975, 59.534)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 16.7400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 5.5620 X 8.3700
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7810 X 8.3700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13435, 44414), (26773, 57374)].
[INFO CTS-0024]  Normalized sink region: [(13.435, 44.414), (26.773, 57.374)].
[INFO CTS-0025]     Width:  13.3380.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 6.6690 X 12.9600
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.6690 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13705, 64664), (30553, 72764)].
[INFO CTS-0024]  Normalized sink region: [(13.705, 64.664), (30.553, 72.764)].
[INFO CTS-0025]     Width:  16.8480.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 8.4240 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.4240 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13975, 26324), (28123, 35234)].
[INFO CTS-0024]  Normalized sink region: [(13.975, 26.324), (28.123, 35.234)].
[INFO CTS-0025]     Width:  14.1480.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 7.0740 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.0740 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2365, 66825), (4363, 72765)].
[INFO CTS-0024]  Normalized sink region: [(2.365, 66.825), (4.363, 72.765)].
[INFO CTS-0025]     Width:  1.9980.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9980 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39193, 31724), (60793, 38744)].
[INFO CTS-0024]  Normalized sink region: [(39.193, 31.724), (60.793, 38.744)].
[INFO CTS-0025]     Width:  21.6000.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 10.8000 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Out of 32 sinks, 1 sinks closer to other cluster.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 10.8000 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13975, 11474), (26179, 24704)].
[INFO CTS-0024]  Normalized sink region: [(13.975, 11.474), (26.179, 24.704)].
[INFO CTS-0025]     Width:  12.2040.
[INFO CTS-0026]     Height: 13.2300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 12.2040 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.1020 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53665, 10664), (73915, 24164)].
[INFO CTS-0024]  Normalized sink region: [(53.665, 10.664), (73.915, 24.164)].
[INFO CTS-0025]     Width:  20.2500.
[INFO CTS-0026]     Height: 13.5000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 10.1250 X 13.5000
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 10.1250 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30553, 10934), (47077, 24434)].
[INFO CTS-0024]  Normalized sink region: [(30.553, 10.934), (47.077, 24.434)].
[INFO CTS-0025]     Width:  16.5240.
[INFO CTS-0026]     Height: 13.5000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 8.2620 X 13.5000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.2620 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67975, 51974), (86605, 59534)].
[INFO CTS-0024]  Normalized sink region: [(67.975, 51.974), (86.605, 59.534)].
[INFO CTS-0025]     Width:  18.6300.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 9.3150 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.3150 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62089, 34154), (85849, 44414)].
[INFO CTS-0024]  Normalized sink region: [(62.089, 34.154), (85.849, 44.414)].
[INFO CTS-0025]     Width:  23.7600.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 11.8800 X 10.2600
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 11.8800 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 17 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71647, 69794), (86605, 76814)].
[INFO CTS-0024]  Normalized sink region: [(71.647, 69.794), (86.605, 76.814)].
[INFO CTS-0025]     Width:  14.9580.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 7.4790 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.4790 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49237, 53324), (61225, 72764)].
[INFO CTS-0024]  Normalized sink region: [(49.237, 53.324), (61.225, 72.764)].
[INFO CTS-0025]     Width:  11.9880.
[INFO CTS-0026]     Height: 19.4400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 11.9880 X 9.7200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9940 X 9.7200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71107, 79784), (86767, 90854)].
[INFO CTS-0024]  Normalized sink region: [(71.107, 79.784), (86.767, 90.854)].
[INFO CTS-0025]     Width:  15.6600.
[INFO CTS-0026]     Height: 11.0700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 7.8300 X 11.0700
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8300 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48643, 80864), (66463, 90854)].
[INFO CTS-0024]  Normalized sink region: [(48.643, 80.864), (66.463, 90.854)].
[INFO CTS-0025]     Width:  17.8200.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 8.9100 X 9.9900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.9100 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33793, 68444), (41785, 88964)].
[INFO CTS-0024]  Normalized sink region: [(33.793, 68.444), (41.785, 88.964)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 20.5200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 7.9920 X 10.2600
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Out of 32 sinks, 4 sinks closer to other cluster.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 10.2600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44593, 26324), (50317, 32264)].
[INFO CTS-0024]  Normalized sink region: [(44.593, 26.324), (50.317, 32.264)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57769, 35234), (60523, 47114)].
[INFO CTS-0024]  Normalized sink region: [(57.769, 35.234), (60.523, 47.114)].
[INFO CTS-0025]     Width:  2.7540.
[INFO CTS-0026]     Height: 11.8800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7540 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46213, 33884), (51181, 41714)].
[INFO CTS-0024]  Normalized sink region: [(46.213, 33.884), (51.181, 41.714)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55987, 24434), (60847, 33884)].
[INFO CTS-0024]  Normalized sink region: [(55.987, 24.434), (60.847, 33.884)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39139, 24974), (43189, 32264)].
[INFO CTS-0024]  Normalized sink region: [(39.139, 24.974), (43.189, 32.264)].
[INFO CTS-0025]     Width:  4.0500.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40057, 25244), (43081, 31724)].
[INFO CTS-0024]  Normalized sink region: [(40.057, 25.244), (43.081, 31.724)].
[INFO CTS-0025]     Width:  3.0240.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57931, 34964), (61117, 47114)].
[INFO CTS-0024]  Normalized sink region: [(57.931, 34.964), (61.117, 47.114)].
[INFO CTS-0025]     Width:  3.1860.
[INFO CTS-0026]     Height: 12.1500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1860 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47239, 35774), (52315, 41984)].
[INFO CTS-0024]  Normalized sink region: [(47.239, 35.774), (52.315, 41.984)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52315, 25244), (53881, 32264)].
[INFO CTS-0024]  Normalized sink region: [(52.315, 25.244), (53.881, 32.264)].
[INFO CTS-0025]     Width:  1.5660.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5660 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0036]  Average source sink dist: 10667.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4245.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3130.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2974.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4285.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2696.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3091.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3093.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3391.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3434.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2552.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3411.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3683.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3529.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2837.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3088.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3174.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3022.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4390.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2633.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3193.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4196.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3984.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3313.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3023.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2843.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3716.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2319.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3698.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3425.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3314.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4109.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3170.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4280.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3909.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3890.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3528.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4113.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4141.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4186.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2849.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4351.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3650.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4539.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4650.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4396.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3036.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3362.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3662.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2929.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3697.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3937.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4295.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4043.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4339.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 1932.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3211.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5231.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4182.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3621.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3336.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4185.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3633.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3350.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4312.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3216.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4235.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3908.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3811.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4080.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3044.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4934.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3810.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4061.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3917.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4222.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4649.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3764.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4174.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3775.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3243.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2953.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3999.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2516.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2997.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4654.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4269.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3459.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2984.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3596.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4143.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3089.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3270.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2727.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3350.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3057.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2933.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3052.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2892.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3236.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3442.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2812.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3296.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2523.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2566.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3628.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3522.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3255.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2884.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3640.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2804.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3594.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3500.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3850.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3639.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2958.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2956.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3426.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3275.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3845.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3286.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3039.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5066.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5351.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4737.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4512.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2972.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2834.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3717.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4619.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4145.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3182.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3108.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4607.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3747.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3183.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4932.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4952.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2861.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3280.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5059.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4816.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4916.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4425.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4526.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4053.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3296.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5084.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4198.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5186.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4446.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4553.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3782.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4017.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2914.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3621.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4093.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3740.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4474.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2737.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4516.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3518.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3330.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4492.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3531.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3748.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2555.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2981.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4334.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2860.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4033.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3801.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3179.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3925.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3497.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3900.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4801.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3862.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3641.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3207.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3396.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3059.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3628.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2600.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3295.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4361.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3734.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2734.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3814.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3991.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3972.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2662.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4253.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3857.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3293.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3219.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4008.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3577.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4335.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3420.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4069.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2606.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4714.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3072.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3562.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3244.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4579.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4046.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4597.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4517.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4951.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4067.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4320.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3255.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4469.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3942.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4600.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3085.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3277.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4456.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4436.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4664.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2498.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2777.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4365.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3006.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4269.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3786.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3668.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3959.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2929.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5411.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4822.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4124.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3501.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3459.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3256.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4239.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3396.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4643.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5393.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3901.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4747.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4189.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5262.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5423.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3393.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4686.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4855.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4302.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3420.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3226.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4354.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3077.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3626.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5569.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3891.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5029.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3098.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3792.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3984.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5967.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2762.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3557.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4339.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2776.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3245.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3728.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3363.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3317.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3482.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4230.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3280.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4190.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4043.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3095.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3629.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5235.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3643.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4267.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5563.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3037.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3211.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3392.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4059.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3180.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2892.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3143.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3464.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4620.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3492.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3437.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3276.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4140.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2985.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3502.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3733.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3045.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2778.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3015.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3623.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3373.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3415.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4547.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4874.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3377.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3117.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3271.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3836.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3110.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4047.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5529.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4130.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3246.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4004.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3803.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4029.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4451.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3321.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4318.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3746.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3707.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4117.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4644.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3496.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3340.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4913.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5257.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6640.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4014.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2994.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3728.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3913.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3797.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4356.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3449.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3209.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5809.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4961.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4049.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3487.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5200.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3764.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4198.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3939.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4543.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4101.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2121.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3919.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4033.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5582.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4713.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3206.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3799.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4106.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3895.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3454.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3446.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4039.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4072.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4696.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5308.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3851.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4297.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4058.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4261.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5617.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3047.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3058.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4624.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3980.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4121.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4600.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4210.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4216.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3510.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3364.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4535.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4219.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4529.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4123.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4854.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4068.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3998.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4365.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3894.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4551.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4851.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4248.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3468.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3850.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4250.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4337.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5032.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4320.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4196.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4014.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4444.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4564.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4157.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4427.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3542.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2725.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3066.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4116.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4654.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4757.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3094.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2993.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3626.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3660.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2845.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3980.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3560.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3171.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4004.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3241.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3101.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3169.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4370.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4563.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4173.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3386.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3077.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3114.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3093.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3131.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3746.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3191.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2709.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2933.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4379.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3567.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3549.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4112.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3261.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3619.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3130.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3256.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3429.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3130.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2872.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3471.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4430.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4743.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4397.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2988.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3409.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3818.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4892.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3202.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2709.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2702.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4652.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3448.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3601.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3681.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3446.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3276.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3312.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4451.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5192.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4701.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4200.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4068.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4187.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3194.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4677.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3432.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4416.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5468.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2859.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4308.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3851.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2884.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3728.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3289.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4005.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3429.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2555.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3388.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3201.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3567.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3933.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3169.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4034.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2476.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2419.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4096.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3468.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4079.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4158.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3528.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3470.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3534.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3329.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3532.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3181.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3376.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3011.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2963.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2920.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3473.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3786.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4784.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3926.78 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3930.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4255.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3545.59 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 1710.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5308.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3413.34 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5534.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5333.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5670.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6271.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3620.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6736.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5401.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4694.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6033.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2961.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3677.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3586.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3474.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2857.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2196.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3921.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2885.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2048.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 25 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 25 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 10:1, 12:1, 30:21..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 8:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:1, 9:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 8:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 8:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 9:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 8:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 632
[INFO CTS-0100]  Leaf buffers 22
[INFO CTS-0101]  Average sink wire length 150.09 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 5.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 5.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 5.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 21.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.01 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -27552.97

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -517.49

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -517.49

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_37824_/CLK ^
 268.38
_725_/CLK ^
  97.09      0.00     171.29


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45482_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.32    0.10  150.10 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 11.54   13.99  164.09 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   31.45                           net11 (net)
                 11.57    0.31  164.40 ^ lut/_37250_/A (CKINVDCx8_ASAP7_75t_R)
                 14.30    9.16  173.56 v lut/_37250_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.37                           lut/_00016_ (net)
                 14.81    1.47  175.03 v lut/_45482_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                175.03   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39   36.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90   62.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 49.33   11.95   74.26 ^ clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 26.28   34.45  108.71 ^ clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.91                           clknet_leaf_2_clk_i (net)
                 28.08    3.65  112.35 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 11.66   22.21  134.57 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    1.91                           lut/cg_we_global.clk_o (net)
                 11.66    0.18  134.74 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.16   17.39  152.13 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.07                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.16    0.08  152.21 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.73   17.06  169.27 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    5.97                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  8.74    0.12  169.40 ^ lut/_45482_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  169.40   clock reconvergence pessimism
                         37.49  206.89   library removal time
                                206.89   data required time
-----------------------------------------------------------------------------
                                206.89   data required time
                               -175.03   data arrival time
-----------------------------------------------------------------------------
                                -31.86   slack (VIOLATED)


Startpoint: lut/_45493_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37211_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 47.21   11.86  826.50 v clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 24.33   36.49  862.99 v clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.95                           clknet_leaf_2_clk_i (net)
                 26.27    3.63  866.63 v lut/_45493_/CLK (DLLx1_ASAP7_75t_R)
                  8.01   26.05  892.67 ^ lut/_45493_/Q (DLLx1_ASAP7_75t_R)
     1    0.64                           lut/cg_we_global.en_latch (net)
                  8.01    0.01  892.68 ^ lut/_37211_/B (AND2x2_ASAP7_75t_R)
                                892.68   data arrival time

                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 47.21   11.86  826.50 v clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 24.33   36.49  862.99 v clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.95                           clknet_leaf_2_clk_i (net)
                 26.26    3.63  866.62 v lut/_37211_/A (AND2x2_ASAP7_75t_R)
                          0.00  866.62   clock reconvergence pessimism
                          0.00  866.62   clock gating hold time
                                866.62   data required time
-----------------------------------------------------------------------------
                                866.62   data required time
                               -892.68   data arrival time
-----------------------------------------------------------------------------
                                 26.06   slack (MET)


Startpoint: wdata_i[5] (input port clocked by clk_i)
Endpoint: lut/_45482_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 v input external delay
                  0.00    0.00  150.00 v wdata_i[5] (in)
     1    0.86                           wdata_i[5] (net)
                  0.08    0.03  150.03 v input32/A (BUFx2_ASAP7_75t_R)
                  5.10   10.65  160.68 v input32/Y (BUFx2_ASAP7_75t_R)
     1    0.70                           net32 (net)
                  5.10    0.01  160.69 v lut/_37281_/A2 (AO21x1_ASAP7_75t_R)
                  6.45   13.39  174.08 v lut/_37281_/Y (AO21x1_ASAP7_75t_R)
     1    0.67                           lut/_00022_ (net)
                  6.45    0.01  174.08 v lut/_45482_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                174.08   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39   36.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90   62.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 49.33   11.95   74.26 ^ clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 26.28   34.45  108.71 ^ clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.91                           clknet_leaf_2_clk_i (net)
                 28.08    3.65  112.35 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 11.66   22.21  134.57 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    1.91                           lut/cg_we_global.clk_o (net)
                 11.66    0.18  134.74 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.16   17.39  152.13 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.07                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.16    0.08  152.21 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.73   17.06  169.27 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    5.97                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  8.74    0.12  169.40 ^ lut/_45482_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  169.40   clock reconvergence pessimism
                          7.67  177.06   library hold time
                                177.06   data required time
-----------------------------------------------------------------------------
                                177.06   data required time
                               -174.08   data arrival time
-----------------------------------------------------------------------------
                                 -2.98   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _712_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.32    0.10  150.10 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 11.54   13.99  164.09 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   31.45                           net11 (net)
                107.33   33.60  197.69 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 63.35   21.19  218.88 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
    86   87.18                           _086_ (net)
                142.52   41.71  260.59 v _712_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                260.59   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50 1567.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81 1596.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.94    1.25 1598.12 ^ _712_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1598.12   clock reconvergence pessimism
                         38.00 1636.12   library recovery time
                               1636.12   data required time
-----------------------------------------------------------------------------
                               1636.12   data required time
                               -260.59   data arrival time
-----------------------------------------------------------------------------
                               1375.53   slack (MET)


Startpoint: lut/_44949_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 49.90   13.07  827.71 v clkbuf_leaf_19_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   36.07  863.78 v clkbuf_leaf_19_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   26.21                           clknet_leaf_19_clk_i (net)
                 21.54    1.94  865.73 v lut/_37173_/A (AND2x2_ASAP7_75t_R)
                 12.91   24.41  890.14 v lut/_37173_/Y (AND2x2_ASAP7_75t_R)
     1    2.55                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 12.96    0.44  890.58 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.44   20.32  910.90 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.34                           clknet_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  9.57    0.58  911.48 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.91   18.97  930.46 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.67                           clknet_2_1__leaf_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  8.99    0.39  930.84 v lut/_44949_/CLK (DLLx1_ASAP7_75t_R)
                  7.63   30.25  961.09 v lut/_44949_/Q (DLLx1_ASAP7_75t_R)
     1    0.62                           lut/gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[14].cg_i.en_latch (net)
                  7.63    0.00  961.10 v lut/_37194_/C (AND3x1_ASAP7_75t_R)
                                961.10   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39 1536.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90 1562.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 48.62   11.62 1573.92 ^ clkbuf_leaf_21_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.82   25.87 1599.80 ^ clkbuf_leaf_21_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    1.61                           clknet_leaf_21_clk_i (net)
                  7.82    0.03 1599.82 ^ lut/_37194_/A (AND3x1_ASAP7_75t_R)
                          0.00 1599.82   clock reconvergence pessimism
                          0.00 1599.82   clock gating setup time
                               1599.82   data required time
-----------------------------------------------------------------------------
                               1599.82   data required time
                               -961.10   data arrival time
-----------------------------------------------------------------------------
                                638.73   slack (MET)


Startpoint: _723_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18   36.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37   61.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50   67.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81   96.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.82    0.95   97.82 ^ _723_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 34.03   54.95  152.77 ^ _723_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.82                           _072_ (net)
                 34.03    0.08  152.85 ^ _431_/A (INVx4_ASAP7_75t_R)
                 17.99   13.52  166.38 v _431_/Y (INVx4_ASAP7_75t_R)
     5    7.67                           rdata_o_q[7] (net)
                 17.99    0.18  166.56 v fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 20.46   15.78  182.34 ^ fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.28                           fp_adder/_081_ (net)
                 20.47    0.18  182.52 ^ fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 28.06   19.29  201.81 v fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    8.84                           fp_adder/_082_ (net)
                 28.07    0.31  202.12 v fp_adder/_151_/C (AOI211x1_ASAP7_75t_R)
                100.99   53.18  255.30 ^ fp_adder/_151_/Y (AOI211x1_ASAP7_75t_R)
     8   10.70                           fp_adder/_091_ (net)
                100.99    0.07  255.37 ^ fp_adder/_152_/B (NOR2x2_ASAP7_75t_R)
                 29.91   25.94  281.31 v fp_adder/_152_/Y (NOR2x2_ASAP7_75t_R)
     3    3.42                           fp_adder/_092_ (net)
                 29.91    0.14  281.44 v fp_adder/_153_/A2 (AO21x2_ASAP7_75t_R)
                 21.77   30.89  312.33 v fp_adder/_153_/Y (AO21x2_ASAP7_75t_R)
     3    6.62                           fp_adder/converter.exp_fp32_converted[0] (net)
                 21.82    0.58  312.92 v fp_adder/adder/_1126_/A (INVx3_ASAP7_75t_R)
                 18.81   14.42  327.34 ^ fp_adder/adder/_1126_/Y (INVx3_ASAP7_75t_R)
     4    6.84                           fp_adder/adder/_0200_ (net)
                 18.81    0.08  327.42 ^ fp_adder/adder/_1127_/B (NOR2x2_ASAP7_75t_R)
                 18.65   14.35  341.76 v fp_adder/adder/_1127_/Y (NOR2x2_ASAP7_75t_R)
     2    4.11                           fp_adder/adder/_0207_ (net)
                 18.66    0.20  341.96 v fp_adder/adder/_1128_/B (NOR2x2_ASAP7_75t_R)
                188.79   82.08  424.04 ^ fp_adder/adder/_1128_/Y (NOR2x2_ASAP7_75t_R)
    45   50.43                           fp_adder/adder/_0215_ (net)
                188.79    0.04  424.08 ^ fp_adder/adder/_1129_/B (NAND2x2_ASAP7_75t_R)
                 41.36   26.25  450.33 v fp_adder/adder/_1129_/Y (NAND2x2_ASAP7_75t_R)
     2    3.84                           fp_adder/adder/_0223_ (net)
                 41.36    0.11  450.44 v fp_adder/adder/_1130_/B (NOR2x1_ASAP7_75t_R)
                 27.34   21.68  472.12 ^ fp_adder/adder/_1130_/Y (NOR2x1_ASAP7_75t_R)
     1    2.31                           fp_adder/adder/_0230_ (net)
                 27.34    0.05  472.17 ^ fp_adder/adder/_1131_/B (NAND2x2_ASAP7_75t_R)
                 72.36   38.89  511.06 v fp_adder/adder/_1131_/Y (NAND2x2_ASAP7_75t_R)
    21   25.04                           fp_adder/adder/_0237_ (net)
                 72.51    1.97  513.03 v fp_adder/adder/_1172_/A (NAND2x2_ASAP7_75t_R)
                278.44  142.66  655.69 ^ fp_adder/adder/_1172_/Y (NAND2x2_ASAP7_75t_R)
    68   74.48                           fp_adder/adder/_0282_ (net)
                278.69    4.91  660.59 ^ fp_adder/adder/_1395_/A1 (OAI21x1_ASAP7_75t_R)
                119.58   73.51  734.10 v fp_adder/adder/_1395_/Y (OAI21x1_ASAP7_75t_R)
    13   16.65                           fp_adder/adder/_0497_ (net)
                119.85    3.30  737.40 v load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.28   40.85  778.25 v load_slew81/Y (BUFx16f_ASAP7_75t_R)
    17   35.57                           net81 (net)
                 32.80    7.10  785.35 v fp_adder/adder/_1432_/A (CKINVDCx20_ASAP7_75t_R)
                 23.53   16.38  801.72 ^ fp_adder/adder/_1432_/Y (CKINVDCx20_ASAP7_75t_R)
    26   33.99                           fp_adder/adder/_0533_ (net)
                 24.69    2.79  804.51 ^ fp_adder/adder/_2013_/B (OAI21x1_ASAP7_75t_R)
                 28.35   11.44  815.95 v fp_adder/adder/_2013_/Y (OAI21x1_ASAP7_75t_R)
     1    1.11                           fp_adder/adder/_0005_ (net)
                 28.35    0.01  815.96 v fp_adder/adder/_2018_/A2 (OAI21x1_ASAP7_75t_R)
                 30.93   20.79  836.76 ^ fp_adder/adder/_2018_/Y (OAI21x1_ASAP7_75t_R)
     2    3.82                           fp_adder/adder/_0010_ (net)
                 30.94    0.31  837.07 ^ fp_adder/adder/_2019_/B (NOR2x2_ASAP7_75t_R)
                 31.49   22.49  859.56 v fp_adder/adder/_2019_/Y (NOR2x2_ASAP7_75t_R)
     5    7.33                           fp_adder/adder/_0011_ (net)
                 31.50    0.23  859.80 v fp_adder/adder/_2042_/A1 (OAI21x1_ASAP7_75t_R)
                 36.84   25.92  885.72 ^ fp_adder/adder/_2042_/Y (OAI21x1_ASAP7_75t_R)
     3    4.67                           fp_adder/adder/_0035_ (net)
                 36.84    0.19  885.91 ^ fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 32.22   16.08  901.99 v fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     2    3.92                           fp_adder/adder/_0036_ (net)
                 32.22    0.04  902.03 v fp_adder/adder/_2044_/B (NAND3x2_ASAP7_75t_R)
                 32.49   21.07  923.11 ^ fp_adder/adder/_2044_/Y (NAND3x2_ASAP7_75t_R)
     2    2.39                           fp_adder/adder/_0037_ (net)
                 32.49    0.09  923.19 ^ fp_adder/adder/_2045_/B (NAND2x1_ASAP7_75t_R)
                 14.12   11.89  935.09 v fp_adder/adder/_2045_/Y (NAND2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0038_ (net)
                 14.12    0.01  935.10 v fp_adder/adder/_2050_/A2 (OAI21x1_ASAP7_75t_R)
                 21.75   11.19  946.28 ^ fp_adder/adder/_2050_/Y (OAI21x1_ASAP7_75t_R)
     1    1.31                           fp_adder/adder/_0044_ (net)
                 21.75    0.02  946.30 ^ fp_adder/adder/_2068_/A1 (AOI21x1_ASAP7_75t_R)
                 14.66   12.17  958.47 v fp_adder/adder/_2068_/Y (AOI21x1_ASAP7_75t_R)
     1    1.54                           fp_adder/adder/_0064_ (net)
                 14.67    0.08  958.55 v fp_adder/adder/_2152_/A1 (OAI21x1_ASAP7_75t_R)
                 46.49   25.01  983.56 ^ fp_adder/adder/_2152_/Y (OAI21x1_ASAP7_75t_R)
     3    6.71                           fp_adder/adder/_0156_ (net)
                 46.85    2.29  985.85 ^ fp_adder/adder/_2159_/A2 (OAI21x1_ASAP7_75t_R)
                 42.35   18.08 1003.94 v fp_adder/adder/_2159_/Y (OAI21x1_ASAP7_75t_R)
     3    3.41                           fp_adder/adder/_0164_ (net)
                 42.35    0.03 1003.97 v fp_adder/adder/_2160_/B (NOR2x1_ASAP7_75t_R)
                 27.12   21.48 1025.45 ^ fp_adder/adder/_2160_/Y (NOR2x1_ASAP7_75t_R)
     2    2.23                           fp_adder/adder/_0165_ (net)
                 27.12    0.08 1025.53 ^ fp_adder/adder/_2161_/A2 (AOI21x1_ASAP7_75t_R)
                 24.63   16.57 1042.10 v fp_adder/adder/_2161_/Y (AOI21x1_ASAP7_75t_R)
     4    3.98                           fp_adder/adder/_0166_ (net)
                 24.64    0.24 1042.35 v fp_adder/adder/_2167_/A2 (OAI21x1_ASAP7_75t_R)
                 36.40   23.01 1065.35 ^ fp_adder/adder/_2167_/Y (OAI21x1_ASAP7_75t_R)
     5    5.00                           fp_adder/adder/_0172_ (net)
                 36.43    0.59 1065.94 ^ fp_adder/adder/_2180_/A2 (AOI21x1_ASAP7_75t_R)
                 35.57   22.35 1088.29 v fp_adder/adder/_2180_/Y (AOI21x1_ASAP7_75t_R)
     4    6.11                           fp_adder/adder/_0187_ (net)
                 35.75    1.39 1089.68 v fp_adder/adder/_2181_/A (INVx2_ASAP7_75t_R)
                 13.76   11.46 1101.14 ^ fp_adder/adder/_2181_/Y (INVx2_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0188_ (net)
                 13.76    0.03 1101.17 ^ fp_adder/adder/_2182_/B (NAND2x1_ASAP7_75t_R)
                 16.29   12.22 1113.38 v fp_adder/adder/_2182_/Y (NAND2x1_ASAP7_75t_R)
     2    2.37                           fp_adder/adder/_0189_ (net)
                 16.29    0.09 1113.47 v fp_adder/adder/_2187_/A2 (AOI21x1_ASAP7_75t_R)
                 20.68   14.82 1128.29 ^ fp_adder/adder/_2187_/Y (AOI21x1_ASAP7_75t_R)
     2    2.51                           fp_adder/adder/_0194_ (net)
                 20.68    0.12 1128.42 ^ fp_adder/adder/_2254_/B (NOR2x1_ASAP7_75t_R)
                 12.25   11.17 1139.58 v fp_adder/adder/_2254_/Y (NOR2x1_ASAP7_75t_R)
     1    0.97                           fp_adder/adder/_0241_ (net)
                 12.25    0.01 1139.60 v fp_adder/adder/_2255_/B (XNOR2x2_ASAP7_75t_R)
                 24.00   32.34 1171.93 ^ fp_adder/adder/_2255_/Y (XNOR2x2_ASAP7_75t_R)
     4    5.39                           fp_adder/adder/adder.Mant_addOut_D[26] (net)
                 24.00    0.16 1172.09 ^ fp_adder/adder/norm/_1295_/A (NOR2x2_ASAP7_75t_R)
                 16.70   15.26 1187.36 v fp_adder/adder/norm/_1295_/Y (NOR2x2_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0350_ (net)
                 16.70    0.05 1187.41 v fp_adder/adder/norm/_1297_/A (NAND2x2_ASAP7_75t_R)
                 23.37   18.21 1205.61 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.82                           fp_adder/adder/norm/_0363_ (net)
                 23.37    0.07 1205.68 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 30.32   22.96 1228.64 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.44                           fp_adder/adder/norm/_0383_ (net)
                 30.33    0.22 1228.85 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 41.52   30.13 1258.99 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6    9.39                           fp_adder/adder/norm/_0391_ (net)
                 41.55    0.53 1259.51 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.48   33.58 1293.09 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.72                           fp_adder/adder/norm/_0398_ (net)
                 42.48    0.04 1293.14 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 61.04   37.08 1330.22 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.94                           fp_adder/adder/norm/_0494_ (net)
                 61.08    0.89 1331.11 ^ fp_adder/adder/norm/_1450_/B (NOR2x2_ASAP7_75t_R)
                 21.99   20.22 1351.34 v fp_adder/adder/norm/_1450_/Y (NOR2x2_ASAP7_75t_R)
     2    3.03                           fp_adder/adder/norm/_0532_ (net)
                 21.99    0.01 1351.35 v fp_adder/adder/norm/_1453_/A1 (OAI21x1_ASAP7_75t_R)
                 20.40   16.17 1367.52 ^ fp_adder/adder/norm/_1453_/Y (OAI21x1_ASAP7_75t_R)
     2    2.07                           fp_adder/adder/norm/_0535_ (net)
                 20.40    0.03 1367.55 ^ fp_adder/adder/norm/_1454_/A (INVx1_ASAP7_75t_R)
                 12.22   10.21 1377.77 v fp_adder/adder/norm/_1454_/Y (INVx1_ASAP7_75t_R)
     1    1.44                           fp_adder/adder/norm/_0536_ (net)
                 12.22    0.02 1377.78 v fp_adder/adder/norm/_1455_/B (OAI21x1_ASAP7_75t_R)
                 14.15    7.28 1385.06 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.30                           fp_adder/adder/norm/_0537_ (net)
                 14.15    0.05 1385.11 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.85    8.75 1393.86 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0543_ (net)
                 11.85    0.04 1393.90 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                103.77   49.36 1443.26 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.56                           fp_adder/adder/norm/_0548_ (net)
                103.78    0.79 1444.04 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 41.07   34.34 1478.39 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    6.36                           fp_adder/adder/norm/_0585_ (net)
                 41.22    1.41 1479.79 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 67.78   41.29 1521.09 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    10   17.19                           fp_adder/adder/norm/_0625_ (net)
                 67.78    0.04 1521.13 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 28.45   31.87 1553.00 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    24   42.27                           net77 (net)
                 32.47    5.57 1558.57 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 39.67   17.20 1575.77 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.33                           fp_adder/adder/norm/_0629_ (net)
                 40.09    2.43 1578.20 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 32.91   25.47 1603.67 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.49                           fp_adder/adder/norm/_0649_ (net)
                 32.91    0.16 1603.83 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                256.12  115.83 1719.65 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.70                           fp_adder/adder/norm/_0650_ (net)
                257.68   11.45 1731.10 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 87.26   50.68 1781.78 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   74.23                           fp_adder/adder/norm/_0651_ (net)
                 95.91   14.46 1796.24 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 31.38   23.59 1819.84 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.84                           fp_adder/adder/norm/_1237_ (net)
                 31.39    0.31 1820.14 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 19.63   14.77 1834.92 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.23                           fp_adder/adder/norm/_1238_ (net)
                 19.63    0.04 1834.95 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 17.96   11.19 1846.15 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    1.42                           fp_adder/adder/norm/_1239_ (net)
                 17.96    0.08 1846.23 v fp_adder/adder/norm/_2151_/B (NAND2x1_ASAP7_75t_R)
                 22.37   16.59 1862.82 ^ fp_adder/adder/norm/_2151_/Y (NAND2x1_ASAP7_75t_R)
     1    2.29                           fp_adder/adder/norm/_1240_ (net)
                 22.37    0.04 1862.86 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.72   14.48 1877.34 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_1241_ (net)
                 20.72    0.09 1877.43 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.05   20.93 1898.36 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.69                           fp_adder/adder/norm/_1250_ (net)
                 27.08    0.49 1898.85 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 21.35   18.14 1916.99 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.13                           fp_adder/adder/norm/_1251_ (net)
                 21.35    0.10 1917.09 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 42.59   26.07 1943.16 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    8.94                           fp_adder/adder/norm/_0045_ (net)
                 42.60    0.47 1943.63 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 35.04   28.96 1972.60 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7    8.45                           fp_adder/adder/norm/_0220_ (net)
                 35.06    0.53 1973.12 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 23.47   20.84 1993.97 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    3.37                           fp_adder/adder/norm/_0222_ (net)
                 23.49    0.32 1994.29 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.77   15.93 2010.23 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.92                           fp_adder/adder/norm/_0227_ (net)
                 23.78    0.26 2010.49 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 27.98   19.42 2029.91 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.64                           fp_adder/adder/norm/_0239_ (net)
                 27.98    0.07 2029.98 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 19.47   14.34 2044.32 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0248_ (net)
                 19.47    0.03 2044.34 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.87   13.46 2057.80 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.73                           fp_adder/adder/norm/_0251_ (net)
                 16.87    0.03 2057.83 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 20.92   22.39 2080.22 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    2.00                           result_int_d[30] (net)
                 20.93    0.20 2080.42 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.16   15.67 2096.09 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.60                           _281_ (net)
                  8.16    0.00 2096.10 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.42   16.01 2112.11 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.42    0.01 2112.12 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               2112.12   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 36.80    7.32 1568.88 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.19   30.08 1598.97 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.75                           clknet_leaf_13_clk_i (net)
                 19.26    0.66 1599.62 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.62   clock reconvergence pessimism
                         -5.00 1594.63   library setup time
                               1594.63   data required time
-----------------------------------------------------------------------------
                               1594.63   data required time
                               -2112.12   data arrival time
-----------------------------------------------------------------------------
                               -517.49   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _712_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.32    0.10  150.10 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 11.54   13.99  164.09 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   31.45                           net11 (net)
                107.33   33.60  197.69 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 63.35   21.19  218.88 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
    86   87.18                           _086_ (net)
                142.52   41.71  260.59 v _712_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                260.59   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50 1567.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81 1596.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.94    1.25 1598.12 ^ _712_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1598.12   clock reconvergence pessimism
                         38.00 1636.12   library recovery time
                               1636.12   data required time
-----------------------------------------------------------------------------
                               1636.12   data required time
                               -260.59   data arrival time
-----------------------------------------------------------------------------
                               1375.53   slack (MET)


Startpoint: lut/_44949_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 49.90   13.07  827.71 v clkbuf_leaf_19_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   36.07  863.78 v clkbuf_leaf_19_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   26.21                           clknet_leaf_19_clk_i (net)
                 21.54    1.94  865.73 v lut/_37173_/A (AND2x2_ASAP7_75t_R)
                 12.91   24.41  890.14 v lut/_37173_/Y (AND2x2_ASAP7_75t_R)
     1    2.55                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 12.96    0.44  890.58 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.44   20.32  910.90 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.34                           clknet_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  9.57    0.58  911.48 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.91   18.97  930.46 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.67                           clknet_2_1__leaf_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  8.99    0.39  930.84 v lut/_44949_/CLK (DLLx1_ASAP7_75t_R)
                  7.63   30.25  961.09 v lut/_44949_/Q (DLLx1_ASAP7_75t_R)
     1    0.62                           lut/gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[14].cg_i.en_latch (net)
                  7.63    0.00  961.10 v lut/_37194_/C (AND3x1_ASAP7_75t_R)
                                961.10   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39 1536.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90 1562.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 48.62   11.62 1573.92 ^ clkbuf_leaf_21_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.82   25.87 1599.80 ^ clkbuf_leaf_21_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    1.61                           clknet_leaf_21_clk_i (net)
                  7.82    0.03 1599.82 ^ lut/_37194_/A (AND3x1_ASAP7_75t_R)
                          0.00 1599.82   clock reconvergence pessimism
                          0.00 1599.82   clock gating setup time
                               1599.82   data required time
-----------------------------------------------------------------------------
                               1599.82   data required time
                               -961.10   data arrival time
-----------------------------------------------------------------------------
                                638.73   slack (MET)


Startpoint: _723_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18   36.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37   61.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50   67.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81   96.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.82    0.95   97.82 ^ _723_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 34.03   54.95  152.77 ^ _723_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.82                           _072_ (net)
                 34.03    0.08  152.85 ^ _431_/A (INVx4_ASAP7_75t_R)
                 17.99   13.52  166.38 v _431_/Y (INVx4_ASAP7_75t_R)
     5    7.67                           rdata_o_q[7] (net)
                 17.99    0.18  166.56 v fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 20.46   15.78  182.34 ^ fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.28                           fp_adder/_081_ (net)
                 20.47    0.18  182.52 ^ fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 28.06   19.29  201.81 v fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    8.84                           fp_adder/_082_ (net)
                 28.07    0.31  202.12 v fp_adder/_151_/C (AOI211x1_ASAP7_75t_R)
                100.99   53.18  255.30 ^ fp_adder/_151_/Y (AOI211x1_ASAP7_75t_R)
     8   10.70                           fp_adder/_091_ (net)
                100.99    0.07  255.37 ^ fp_adder/_152_/B (NOR2x2_ASAP7_75t_R)
                 29.91   25.94  281.31 v fp_adder/_152_/Y (NOR2x2_ASAP7_75t_R)
     3    3.42                           fp_adder/_092_ (net)
                 29.91    0.14  281.44 v fp_adder/_153_/A2 (AO21x2_ASAP7_75t_R)
                 21.77   30.89  312.33 v fp_adder/_153_/Y (AO21x2_ASAP7_75t_R)
     3    6.62                           fp_adder/converter.exp_fp32_converted[0] (net)
                 21.82    0.58  312.92 v fp_adder/adder/_1126_/A (INVx3_ASAP7_75t_R)
                 18.81   14.42  327.34 ^ fp_adder/adder/_1126_/Y (INVx3_ASAP7_75t_R)
     4    6.84                           fp_adder/adder/_0200_ (net)
                 18.81    0.08  327.42 ^ fp_adder/adder/_1127_/B (NOR2x2_ASAP7_75t_R)
                 18.65   14.35  341.76 v fp_adder/adder/_1127_/Y (NOR2x2_ASAP7_75t_R)
     2    4.11                           fp_adder/adder/_0207_ (net)
                 18.66    0.20  341.96 v fp_adder/adder/_1128_/B (NOR2x2_ASAP7_75t_R)
                188.79   82.08  424.04 ^ fp_adder/adder/_1128_/Y (NOR2x2_ASAP7_75t_R)
    45   50.43                           fp_adder/adder/_0215_ (net)
                188.79    0.04  424.08 ^ fp_adder/adder/_1129_/B (NAND2x2_ASAP7_75t_R)
                 41.36   26.25  450.33 v fp_adder/adder/_1129_/Y (NAND2x2_ASAP7_75t_R)
     2    3.84                           fp_adder/adder/_0223_ (net)
                 41.36    0.11  450.44 v fp_adder/adder/_1130_/B (NOR2x1_ASAP7_75t_R)
                 27.34   21.68  472.12 ^ fp_adder/adder/_1130_/Y (NOR2x1_ASAP7_75t_R)
     1    2.31                           fp_adder/adder/_0230_ (net)
                 27.34    0.05  472.17 ^ fp_adder/adder/_1131_/B (NAND2x2_ASAP7_75t_R)
                 72.36   38.89  511.06 v fp_adder/adder/_1131_/Y (NAND2x2_ASAP7_75t_R)
    21   25.04                           fp_adder/adder/_0237_ (net)
                 72.51    1.97  513.03 v fp_adder/adder/_1172_/A (NAND2x2_ASAP7_75t_R)
                278.44  142.66  655.69 ^ fp_adder/adder/_1172_/Y (NAND2x2_ASAP7_75t_R)
    68   74.48                           fp_adder/adder/_0282_ (net)
                278.69    4.91  660.59 ^ fp_adder/adder/_1395_/A1 (OAI21x1_ASAP7_75t_R)
                119.58   73.51  734.10 v fp_adder/adder/_1395_/Y (OAI21x1_ASAP7_75t_R)
    13   16.65                           fp_adder/adder/_0497_ (net)
                119.85    3.30  737.40 v load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.28   40.85  778.25 v load_slew81/Y (BUFx16f_ASAP7_75t_R)
    17   35.57                           net81 (net)
                 32.80    7.10  785.35 v fp_adder/adder/_1432_/A (CKINVDCx20_ASAP7_75t_R)
                 23.53   16.38  801.72 ^ fp_adder/adder/_1432_/Y (CKINVDCx20_ASAP7_75t_R)
    26   33.99                           fp_adder/adder/_0533_ (net)
                 24.69    2.79  804.51 ^ fp_adder/adder/_2013_/B (OAI21x1_ASAP7_75t_R)
                 28.35   11.44  815.95 v fp_adder/adder/_2013_/Y (OAI21x1_ASAP7_75t_R)
     1    1.11                           fp_adder/adder/_0005_ (net)
                 28.35    0.01  815.96 v fp_adder/adder/_2018_/A2 (OAI21x1_ASAP7_75t_R)
                 30.93   20.79  836.76 ^ fp_adder/adder/_2018_/Y (OAI21x1_ASAP7_75t_R)
     2    3.82                           fp_adder/adder/_0010_ (net)
                 30.94    0.31  837.07 ^ fp_adder/adder/_2019_/B (NOR2x2_ASAP7_75t_R)
                 31.49   22.49  859.56 v fp_adder/adder/_2019_/Y (NOR2x2_ASAP7_75t_R)
     5    7.33                           fp_adder/adder/_0011_ (net)
                 31.50    0.23  859.80 v fp_adder/adder/_2042_/A1 (OAI21x1_ASAP7_75t_R)
                 36.84   25.92  885.72 ^ fp_adder/adder/_2042_/Y (OAI21x1_ASAP7_75t_R)
     3    4.67                           fp_adder/adder/_0035_ (net)
                 36.84    0.19  885.91 ^ fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 32.22   16.08  901.99 v fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     2    3.92                           fp_adder/adder/_0036_ (net)
                 32.22    0.04  902.03 v fp_adder/adder/_2044_/B (NAND3x2_ASAP7_75t_R)
                 32.49   21.07  923.11 ^ fp_adder/adder/_2044_/Y (NAND3x2_ASAP7_75t_R)
     2    2.39                           fp_adder/adder/_0037_ (net)
                 32.49    0.09  923.19 ^ fp_adder/adder/_2045_/B (NAND2x1_ASAP7_75t_R)
                 14.12   11.89  935.09 v fp_adder/adder/_2045_/Y (NAND2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0038_ (net)
                 14.12    0.01  935.10 v fp_adder/adder/_2050_/A2 (OAI21x1_ASAP7_75t_R)
                 21.75   11.19  946.28 ^ fp_adder/adder/_2050_/Y (OAI21x1_ASAP7_75t_R)
     1    1.31                           fp_adder/adder/_0044_ (net)
                 21.75    0.02  946.30 ^ fp_adder/adder/_2068_/A1 (AOI21x1_ASAP7_75t_R)
                 14.66   12.17  958.47 v fp_adder/adder/_2068_/Y (AOI21x1_ASAP7_75t_R)
     1    1.54                           fp_adder/adder/_0064_ (net)
                 14.67    0.08  958.55 v fp_adder/adder/_2152_/A1 (OAI21x1_ASAP7_75t_R)
                 46.49   25.01  983.56 ^ fp_adder/adder/_2152_/Y (OAI21x1_ASAP7_75t_R)
     3    6.71                           fp_adder/adder/_0156_ (net)
                 46.85    2.29  985.85 ^ fp_adder/adder/_2159_/A2 (OAI21x1_ASAP7_75t_R)
                 42.35   18.08 1003.94 v fp_adder/adder/_2159_/Y (OAI21x1_ASAP7_75t_R)
     3    3.41                           fp_adder/adder/_0164_ (net)
                 42.35    0.03 1003.97 v fp_adder/adder/_2160_/B (NOR2x1_ASAP7_75t_R)
                 27.12   21.48 1025.45 ^ fp_adder/adder/_2160_/Y (NOR2x1_ASAP7_75t_R)
     2    2.23                           fp_adder/adder/_0165_ (net)
                 27.12    0.08 1025.53 ^ fp_adder/adder/_2161_/A2 (AOI21x1_ASAP7_75t_R)
                 24.63   16.57 1042.10 v fp_adder/adder/_2161_/Y (AOI21x1_ASAP7_75t_R)
     4    3.98                           fp_adder/adder/_0166_ (net)
                 24.64    0.24 1042.35 v fp_adder/adder/_2167_/A2 (OAI21x1_ASAP7_75t_R)
                 36.40   23.01 1065.35 ^ fp_adder/adder/_2167_/Y (OAI21x1_ASAP7_75t_R)
     5    5.00                           fp_adder/adder/_0172_ (net)
                 36.43    0.59 1065.94 ^ fp_adder/adder/_2180_/A2 (AOI21x1_ASAP7_75t_R)
                 35.57   22.35 1088.29 v fp_adder/adder/_2180_/Y (AOI21x1_ASAP7_75t_R)
     4    6.11                           fp_adder/adder/_0187_ (net)
                 35.75    1.39 1089.68 v fp_adder/adder/_2181_/A (INVx2_ASAP7_75t_R)
                 13.76   11.46 1101.14 ^ fp_adder/adder/_2181_/Y (INVx2_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0188_ (net)
                 13.76    0.03 1101.17 ^ fp_adder/adder/_2182_/B (NAND2x1_ASAP7_75t_R)
                 16.29   12.22 1113.38 v fp_adder/adder/_2182_/Y (NAND2x1_ASAP7_75t_R)
     2    2.37                           fp_adder/adder/_0189_ (net)
                 16.29    0.09 1113.47 v fp_adder/adder/_2187_/A2 (AOI21x1_ASAP7_75t_R)
                 20.68   14.82 1128.29 ^ fp_adder/adder/_2187_/Y (AOI21x1_ASAP7_75t_R)
     2    2.51                           fp_adder/adder/_0194_ (net)
                 20.68    0.12 1128.42 ^ fp_adder/adder/_2254_/B (NOR2x1_ASAP7_75t_R)
                 12.25   11.17 1139.58 v fp_adder/adder/_2254_/Y (NOR2x1_ASAP7_75t_R)
     1    0.97                           fp_adder/adder/_0241_ (net)
                 12.25    0.01 1139.60 v fp_adder/adder/_2255_/B (XNOR2x2_ASAP7_75t_R)
                 24.00   32.34 1171.93 ^ fp_adder/adder/_2255_/Y (XNOR2x2_ASAP7_75t_R)
     4    5.39                           fp_adder/adder/adder.Mant_addOut_D[26] (net)
                 24.00    0.16 1172.09 ^ fp_adder/adder/norm/_1295_/A (NOR2x2_ASAP7_75t_R)
                 16.70   15.26 1187.36 v fp_adder/adder/norm/_1295_/Y (NOR2x2_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0350_ (net)
                 16.70    0.05 1187.41 v fp_adder/adder/norm/_1297_/A (NAND2x2_ASAP7_75t_R)
                 23.37   18.21 1205.61 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.82                           fp_adder/adder/norm/_0363_ (net)
                 23.37    0.07 1205.68 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 30.32   22.96 1228.64 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.44                           fp_adder/adder/norm/_0383_ (net)
                 30.33    0.22 1228.85 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 41.52   30.13 1258.99 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6    9.39                           fp_adder/adder/norm/_0391_ (net)
                 41.55    0.53 1259.51 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.48   33.58 1293.09 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.72                           fp_adder/adder/norm/_0398_ (net)
                 42.48    0.04 1293.14 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 61.04   37.08 1330.22 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.94                           fp_adder/adder/norm/_0494_ (net)
                 61.08    0.89 1331.11 ^ fp_adder/adder/norm/_1450_/B (NOR2x2_ASAP7_75t_R)
                 21.99   20.22 1351.34 v fp_adder/adder/norm/_1450_/Y (NOR2x2_ASAP7_75t_R)
     2    3.03                           fp_adder/adder/norm/_0532_ (net)
                 21.99    0.01 1351.35 v fp_adder/adder/norm/_1453_/A1 (OAI21x1_ASAP7_75t_R)
                 20.40   16.17 1367.52 ^ fp_adder/adder/norm/_1453_/Y (OAI21x1_ASAP7_75t_R)
     2    2.07                           fp_adder/adder/norm/_0535_ (net)
                 20.40    0.03 1367.55 ^ fp_adder/adder/norm/_1454_/A (INVx1_ASAP7_75t_R)
                 12.22   10.21 1377.77 v fp_adder/adder/norm/_1454_/Y (INVx1_ASAP7_75t_R)
     1    1.44                           fp_adder/adder/norm/_0536_ (net)
                 12.22    0.02 1377.78 v fp_adder/adder/norm/_1455_/B (OAI21x1_ASAP7_75t_R)
                 14.15    7.28 1385.06 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.30                           fp_adder/adder/norm/_0537_ (net)
                 14.15    0.05 1385.11 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.85    8.75 1393.86 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0543_ (net)
                 11.85    0.04 1393.90 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                103.77   49.36 1443.26 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.56                           fp_adder/adder/norm/_0548_ (net)
                103.78    0.79 1444.04 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 41.07   34.34 1478.39 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    6.36                           fp_adder/adder/norm/_0585_ (net)
                 41.22    1.41 1479.79 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 67.78   41.29 1521.09 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    10   17.19                           fp_adder/adder/norm/_0625_ (net)
                 67.78    0.04 1521.13 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 28.45   31.87 1553.00 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    24   42.27                           net77 (net)
                 32.47    5.57 1558.57 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 39.67   17.20 1575.77 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.33                           fp_adder/adder/norm/_0629_ (net)
                 40.09    2.43 1578.20 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 32.91   25.47 1603.67 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.49                           fp_adder/adder/norm/_0649_ (net)
                 32.91    0.16 1603.83 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                256.12  115.83 1719.65 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.70                           fp_adder/adder/norm/_0650_ (net)
                257.68   11.45 1731.10 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 87.26   50.68 1781.78 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   74.23                           fp_adder/adder/norm/_0651_ (net)
                 95.91   14.46 1796.24 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 31.38   23.59 1819.84 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.84                           fp_adder/adder/norm/_1237_ (net)
                 31.39    0.31 1820.14 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 19.63   14.77 1834.92 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.23                           fp_adder/adder/norm/_1238_ (net)
                 19.63    0.04 1834.95 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 17.96   11.19 1846.15 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    1.42                           fp_adder/adder/norm/_1239_ (net)
                 17.96    0.08 1846.23 v fp_adder/adder/norm/_2151_/B (NAND2x1_ASAP7_75t_R)
                 22.37   16.59 1862.82 ^ fp_adder/adder/norm/_2151_/Y (NAND2x1_ASAP7_75t_R)
     1    2.29                           fp_adder/adder/norm/_1240_ (net)
                 22.37    0.04 1862.86 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.72   14.48 1877.34 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_1241_ (net)
                 20.72    0.09 1877.43 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.05   20.93 1898.36 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.69                           fp_adder/adder/norm/_1250_ (net)
                 27.08    0.49 1898.85 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 21.35   18.14 1916.99 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.13                           fp_adder/adder/norm/_1251_ (net)
                 21.35    0.10 1917.09 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 42.59   26.07 1943.16 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    8.94                           fp_adder/adder/norm/_0045_ (net)
                 42.60    0.47 1943.63 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 35.04   28.96 1972.60 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7    8.45                           fp_adder/adder/norm/_0220_ (net)
                 35.06    0.53 1973.12 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 23.47   20.84 1993.97 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    3.37                           fp_adder/adder/norm/_0222_ (net)
                 23.49    0.32 1994.29 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.77   15.93 2010.23 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.92                           fp_adder/adder/norm/_0227_ (net)
                 23.78    0.26 2010.49 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 27.98   19.42 2029.91 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.64                           fp_adder/adder/norm/_0239_ (net)
                 27.98    0.07 2029.98 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 19.47   14.34 2044.32 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0248_ (net)
                 19.47    0.03 2044.34 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.87   13.46 2057.80 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.73                           fp_adder/adder/norm/_0251_ (net)
                 16.87    0.03 2057.83 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 20.92   22.39 2080.22 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    2.00                           result_int_d[30] (net)
                 20.93    0.20 2080.42 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.16   15.67 2096.09 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.60                           _281_ (net)
                  8.16    0.00 2096.10 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.42   16.01 2112.11 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.42    0.01 2112.12 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               2112.12   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 36.80    7.32 1568.88 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.19   30.08 1598.97 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.75                           clknet_leaf_13_clk_i (net)
                 19.26    0.66 1599.62 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.62   clock reconvergence pessimism
                         -5.00 1594.63   library setup time
                               1594.63   data required time
-----------------------------------------------------------------------------
                               1594.63   data required time
                               -2112.12   data arrival time
-----------------------------------------------------------------------------
                               -517.49   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
10.556305885314941

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0330

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
1.2102407217025757

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0131

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
2112.1177

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-517.4910

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-24.501049

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.37e-03   1.49e-04   8.21e-07   4.52e-03  23.5%
Combinational          8.68e-03   6.01e-03   3.15e-06   1.47e-02  76.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-02   6.16e-03   3.98e-06   1.92e-02 100.0%
                          67.9%      32.1%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 4454 u^2 46% utilization.

[INFO RSZ-0058] Using max wire length 162um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -27552.97

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -517.49

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -517.49

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_37824_/CLK ^
 268.38
_725_/CLK ^
  97.09      0.00     171.29


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45482_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.32    0.10  150.10 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 11.54   13.99  164.09 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   31.45                           net11 (net)
                 11.57    0.31  164.40 ^ lut/_37250_/A (CKINVDCx8_ASAP7_75t_R)
                 14.30    9.16  173.56 v lut/_37250_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.37                           lut/_00016_ (net)
                 14.81    1.47  175.03 v lut/_45482_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                175.03   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39   36.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90   62.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 49.33   11.95   74.26 ^ clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 26.28   34.45  108.71 ^ clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.91                           clknet_leaf_2_clk_i (net)
                 28.08    3.65  112.35 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 11.66   22.21  134.57 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    1.91                           lut/cg_we_global.clk_o (net)
                 11.66    0.18  134.74 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.16   17.39  152.13 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.07                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.16    0.08  152.21 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.73   17.06  169.27 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    5.97                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  8.74    0.12  169.40 ^ lut/_45482_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  169.40   clock reconvergence pessimism
                         37.49  206.89   library removal time
                                206.89   data required time
-----------------------------------------------------------------------------
                                206.89   data required time
                               -175.03   data arrival time
-----------------------------------------------------------------------------
                                -31.86   slack (VIOLATED)


Startpoint: lut/_45493_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37211_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 47.21   11.86  826.50 v clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 24.33   36.49  862.99 v clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.95                           clknet_leaf_2_clk_i (net)
                 26.27    3.63  866.63 v lut/_45493_/CLK (DLLx1_ASAP7_75t_R)
                  8.01   26.05  892.67 ^ lut/_45493_/Q (DLLx1_ASAP7_75t_R)
     1    0.64                           lut/cg_we_global.en_latch (net)
                  8.01    0.01  892.68 ^ lut/_37211_/B (AND2x2_ASAP7_75t_R)
                                892.68   data arrival time

                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 47.21   11.86  826.50 v clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 24.33   36.49  862.99 v clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.95                           clknet_leaf_2_clk_i (net)
                 26.26    3.63  866.62 v lut/_37211_/A (AND2x2_ASAP7_75t_R)
                          0.00  866.62   clock reconvergence pessimism
                          0.00  866.62   clock gating hold time
                                866.62   data required time
-----------------------------------------------------------------------------
                                866.62   data required time
                               -892.68   data arrival time
-----------------------------------------------------------------------------
                                 26.06   slack (MET)


Startpoint: wdata_i[5] (input port clocked by clk_i)
Endpoint: lut/_45482_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 v input external delay
                  0.00    0.00  150.00 v wdata_i[5] (in)
     1    0.86                           wdata_i[5] (net)
                  0.08    0.03  150.03 v input32/A (BUFx2_ASAP7_75t_R)
                  5.10   10.65  160.68 v input32/Y (BUFx2_ASAP7_75t_R)
     1    0.70                           net32 (net)
                  5.10    0.01  160.69 v lut/_37281_/A2 (AO21x1_ASAP7_75t_R)
                  6.45   13.39  174.08 v lut/_37281_/Y (AO21x1_ASAP7_75t_R)
     1    0.67                           lut/_00022_ (net)
                  6.45    0.01  174.08 v lut/_45482_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                174.08   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39   36.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90   62.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 49.33   11.95   74.26 ^ clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 26.28   34.45  108.71 ^ clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.91                           clknet_leaf_2_clk_i (net)
                 28.08    3.65  112.35 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 11.66   22.21  134.57 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    1.91                           lut/cg_we_global.clk_o (net)
                 11.66    0.18  134.74 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.16   17.39  152.13 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.07                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.16    0.08  152.21 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.73   17.06  169.27 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    5.97                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  8.74    0.12  169.40 ^ lut/_45482_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  169.40   clock reconvergence pessimism
                          7.67  177.06   library hold time
                                177.06   data required time
-----------------------------------------------------------------------------
                                177.06   data required time
                               -174.08   data arrival time
-----------------------------------------------------------------------------
                                 -2.98   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _712_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.32    0.10  150.10 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 11.54   13.99  164.09 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   31.45                           net11 (net)
                107.33   33.60  197.69 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 63.35   21.19  218.88 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
    86   87.18                           _086_ (net)
                142.52   41.71  260.59 v _712_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                260.59   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50 1567.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81 1596.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.94    1.25 1598.12 ^ _712_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1598.12   clock reconvergence pessimism
                         38.00 1636.12   library recovery time
                               1636.12   data required time
-----------------------------------------------------------------------------
                               1636.12   data required time
                               -260.59   data arrival time
-----------------------------------------------------------------------------
                               1375.53   slack (MET)


Startpoint: lut/_44949_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 49.90   13.07  827.71 v clkbuf_leaf_19_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   36.07  863.78 v clkbuf_leaf_19_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   26.21                           clknet_leaf_19_clk_i (net)
                 21.54    1.94  865.73 v lut/_37173_/A (AND2x2_ASAP7_75t_R)
                 12.91   24.41  890.14 v lut/_37173_/Y (AND2x2_ASAP7_75t_R)
     1    2.55                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 12.96    0.44  890.58 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.44   20.32  910.90 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.34                           clknet_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  9.57    0.58  911.48 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.91   18.97  930.46 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.67                           clknet_2_1__leaf_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  8.99    0.39  930.84 v lut/_44949_/CLK (DLLx1_ASAP7_75t_R)
                  7.63   30.25  961.09 v lut/_44949_/Q (DLLx1_ASAP7_75t_R)
     1    0.62                           lut/gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[14].cg_i.en_latch (net)
                  7.63    0.00  961.10 v lut/_37194_/C (AND3x1_ASAP7_75t_R)
                                961.10   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39 1536.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90 1562.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 48.62   11.62 1573.92 ^ clkbuf_leaf_21_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.82   25.87 1599.80 ^ clkbuf_leaf_21_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    1.61                           clknet_leaf_21_clk_i (net)
                  7.82    0.03 1599.82 ^ lut/_37194_/A (AND3x1_ASAP7_75t_R)
                          0.00 1599.82   clock reconvergence pessimism
                          0.00 1599.82   clock gating setup time
                               1599.82   data required time
-----------------------------------------------------------------------------
                               1599.82   data required time
                               -961.10   data arrival time
-----------------------------------------------------------------------------
                                638.73   slack (MET)


Startpoint: _723_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18   36.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37   61.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50   67.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81   96.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.82    0.95   97.82 ^ _723_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 34.03   54.95  152.77 ^ _723_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.82                           _072_ (net)
                 34.03    0.08  152.85 ^ _431_/A (INVx4_ASAP7_75t_R)
                 17.99   13.52  166.38 v _431_/Y (INVx4_ASAP7_75t_R)
     5    7.67                           rdata_o_q[7] (net)
                 17.99    0.18  166.56 v fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 20.46   15.78  182.34 ^ fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.28                           fp_adder/_081_ (net)
                 20.47    0.18  182.52 ^ fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 28.06   19.29  201.81 v fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    8.84                           fp_adder/_082_ (net)
                 28.07    0.31  202.12 v fp_adder/_151_/C (AOI211x1_ASAP7_75t_R)
                100.99   53.18  255.30 ^ fp_adder/_151_/Y (AOI211x1_ASAP7_75t_R)
     8   10.70                           fp_adder/_091_ (net)
                100.99    0.07  255.37 ^ fp_adder/_152_/B (NOR2x2_ASAP7_75t_R)
                 29.91   25.94  281.31 v fp_adder/_152_/Y (NOR2x2_ASAP7_75t_R)
     3    3.42                           fp_adder/_092_ (net)
                 29.91    0.14  281.44 v fp_adder/_153_/A2 (AO21x2_ASAP7_75t_R)
                 21.77   30.89  312.33 v fp_adder/_153_/Y (AO21x2_ASAP7_75t_R)
     3    6.62                           fp_adder/converter.exp_fp32_converted[0] (net)
                 21.82    0.58  312.92 v fp_adder/adder/_1126_/A (INVx3_ASAP7_75t_R)
                 18.81   14.42  327.34 ^ fp_adder/adder/_1126_/Y (INVx3_ASAP7_75t_R)
     4    6.84                           fp_adder/adder/_0200_ (net)
                 18.81    0.08  327.42 ^ fp_adder/adder/_1127_/B (NOR2x2_ASAP7_75t_R)
                 18.65   14.35  341.76 v fp_adder/adder/_1127_/Y (NOR2x2_ASAP7_75t_R)
     2    4.11                           fp_adder/adder/_0207_ (net)
                 18.66    0.20  341.96 v fp_adder/adder/_1128_/B (NOR2x2_ASAP7_75t_R)
                188.79   82.08  424.04 ^ fp_adder/adder/_1128_/Y (NOR2x2_ASAP7_75t_R)
    45   50.43                           fp_adder/adder/_0215_ (net)
                188.79    0.04  424.08 ^ fp_adder/adder/_1129_/B (NAND2x2_ASAP7_75t_R)
                 41.36   26.25  450.33 v fp_adder/adder/_1129_/Y (NAND2x2_ASAP7_75t_R)
     2    3.84                           fp_adder/adder/_0223_ (net)
                 41.36    0.11  450.44 v fp_adder/adder/_1130_/B (NOR2x1_ASAP7_75t_R)
                 27.34   21.68  472.12 ^ fp_adder/adder/_1130_/Y (NOR2x1_ASAP7_75t_R)
     1    2.31                           fp_adder/adder/_0230_ (net)
                 27.34    0.05  472.17 ^ fp_adder/adder/_1131_/B (NAND2x2_ASAP7_75t_R)
                 72.36   38.89  511.06 v fp_adder/adder/_1131_/Y (NAND2x2_ASAP7_75t_R)
    21   25.04                           fp_adder/adder/_0237_ (net)
                 72.51    1.97  513.03 v fp_adder/adder/_1172_/A (NAND2x2_ASAP7_75t_R)
                278.44  142.66  655.69 ^ fp_adder/adder/_1172_/Y (NAND2x2_ASAP7_75t_R)
    68   74.48                           fp_adder/adder/_0282_ (net)
                278.69    4.91  660.59 ^ fp_adder/adder/_1395_/A1 (OAI21x1_ASAP7_75t_R)
                119.58   73.51  734.10 v fp_adder/adder/_1395_/Y (OAI21x1_ASAP7_75t_R)
    13   16.65                           fp_adder/adder/_0497_ (net)
                119.85    3.30  737.40 v load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.28   40.85  778.25 v load_slew81/Y (BUFx16f_ASAP7_75t_R)
    17   35.57                           net81 (net)
                 32.80    7.10  785.35 v fp_adder/adder/_1432_/A (CKINVDCx20_ASAP7_75t_R)
                 23.53   16.38  801.72 ^ fp_adder/adder/_1432_/Y (CKINVDCx20_ASAP7_75t_R)
    26   33.99                           fp_adder/adder/_0533_ (net)
                 24.69    2.79  804.51 ^ fp_adder/adder/_2013_/B (OAI21x1_ASAP7_75t_R)
                 28.35   11.44  815.95 v fp_adder/adder/_2013_/Y (OAI21x1_ASAP7_75t_R)
     1    1.11                           fp_adder/adder/_0005_ (net)
                 28.35    0.01  815.96 v fp_adder/adder/_2018_/A2 (OAI21x1_ASAP7_75t_R)
                 30.93   20.79  836.76 ^ fp_adder/adder/_2018_/Y (OAI21x1_ASAP7_75t_R)
     2    3.82                           fp_adder/adder/_0010_ (net)
                 30.94    0.31  837.07 ^ fp_adder/adder/_2019_/B (NOR2x2_ASAP7_75t_R)
                 31.49   22.49  859.56 v fp_adder/adder/_2019_/Y (NOR2x2_ASAP7_75t_R)
     5    7.33                           fp_adder/adder/_0011_ (net)
                 31.50    0.23  859.80 v fp_adder/adder/_2042_/A1 (OAI21x1_ASAP7_75t_R)
                 36.84   25.92  885.72 ^ fp_adder/adder/_2042_/Y (OAI21x1_ASAP7_75t_R)
     3    4.67                           fp_adder/adder/_0035_ (net)
                 36.84    0.19  885.91 ^ fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 32.22   16.08  901.99 v fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     2    3.92                           fp_adder/adder/_0036_ (net)
                 32.22    0.04  902.03 v fp_adder/adder/_2044_/B (NAND3x2_ASAP7_75t_R)
                 32.49   21.07  923.11 ^ fp_adder/adder/_2044_/Y (NAND3x2_ASAP7_75t_R)
     2    2.39                           fp_adder/adder/_0037_ (net)
                 32.49    0.09  923.19 ^ fp_adder/adder/_2045_/B (NAND2x1_ASAP7_75t_R)
                 14.12   11.89  935.09 v fp_adder/adder/_2045_/Y (NAND2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0038_ (net)
                 14.12    0.01  935.10 v fp_adder/adder/_2050_/A2 (OAI21x1_ASAP7_75t_R)
                 21.75   11.19  946.28 ^ fp_adder/adder/_2050_/Y (OAI21x1_ASAP7_75t_R)
     1    1.31                           fp_adder/adder/_0044_ (net)
                 21.75    0.02  946.30 ^ fp_adder/adder/_2068_/A1 (AOI21x1_ASAP7_75t_R)
                 14.66   12.17  958.47 v fp_adder/adder/_2068_/Y (AOI21x1_ASAP7_75t_R)
     1    1.54                           fp_adder/adder/_0064_ (net)
                 14.67    0.08  958.55 v fp_adder/adder/_2152_/A1 (OAI21x1_ASAP7_75t_R)
                 46.49   25.01  983.56 ^ fp_adder/adder/_2152_/Y (OAI21x1_ASAP7_75t_R)
     3    6.71                           fp_adder/adder/_0156_ (net)
                 46.85    2.29  985.85 ^ fp_adder/adder/_2159_/A2 (OAI21x1_ASAP7_75t_R)
                 42.35   18.08 1003.94 v fp_adder/adder/_2159_/Y (OAI21x1_ASAP7_75t_R)
     3    3.41                           fp_adder/adder/_0164_ (net)
                 42.35    0.03 1003.97 v fp_adder/adder/_2160_/B (NOR2x1_ASAP7_75t_R)
                 27.12   21.48 1025.45 ^ fp_adder/adder/_2160_/Y (NOR2x1_ASAP7_75t_R)
     2    2.23                           fp_adder/adder/_0165_ (net)
                 27.12    0.08 1025.53 ^ fp_adder/adder/_2161_/A2 (AOI21x1_ASAP7_75t_R)
                 24.63   16.57 1042.10 v fp_adder/adder/_2161_/Y (AOI21x1_ASAP7_75t_R)
     4    3.98                           fp_adder/adder/_0166_ (net)
                 24.64    0.24 1042.35 v fp_adder/adder/_2167_/A2 (OAI21x1_ASAP7_75t_R)
                 36.40   23.01 1065.35 ^ fp_adder/adder/_2167_/Y (OAI21x1_ASAP7_75t_R)
     5    5.00                           fp_adder/adder/_0172_ (net)
                 36.43    0.59 1065.94 ^ fp_adder/adder/_2180_/A2 (AOI21x1_ASAP7_75t_R)
                 35.57   22.35 1088.29 v fp_adder/adder/_2180_/Y (AOI21x1_ASAP7_75t_R)
     4    6.11                           fp_adder/adder/_0187_ (net)
                 35.75    1.39 1089.68 v fp_adder/adder/_2181_/A (INVx2_ASAP7_75t_R)
                 13.76   11.46 1101.14 ^ fp_adder/adder/_2181_/Y (INVx2_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0188_ (net)
                 13.76    0.03 1101.17 ^ fp_adder/adder/_2182_/B (NAND2x1_ASAP7_75t_R)
                 16.29   12.22 1113.38 v fp_adder/adder/_2182_/Y (NAND2x1_ASAP7_75t_R)
     2    2.37                           fp_adder/adder/_0189_ (net)
                 16.29    0.09 1113.47 v fp_adder/adder/_2187_/A2 (AOI21x1_ASAP7_75t_R)
                 20.68   14.82 1128.29 ^ fp_adder/adder/_2187_/Y (AOI21x1_ASAP7_75t_R)
     2    2.51                           fp_adder/adder/_0194_ (net)
                 20.68    0.12 1128.42 ^ fp_adder/adder/_2254_/B (NOR2x1_ASAP7_75t_R)
                 12.25   11.17 1139.58 v fp_adder/adder/_2254_/Y (NOR2x1_ASAP7_75t_R)
     1    0.97                           fp_adder/adder/_0241_ (net)
                 12.25    0.01 1139.60 v fp_adder/adder/_2255_/B (XNOR2x2_ASAP7_75t_R)
                 24.00   32.34 1171.93 ^ fp_adder/adder/_2255_/Y (XNOR2x2_ASAP7_75t_R)
     4    5.39                           fp_adder/adder/adder.Mant_addOut_D[26] (net)
                 24.00    0.16 1172.09 ^ fp_adder/adder/norm/_1295_/A (NOR2x2_ASAP7_75t_R)
                 16.70   15.26 1187.36 v fp_adder/adder/norm/_1295_/Y (NOR2x2_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0350_ (net)
                 16.70    0.05 1187.41 v fp_adder/adder/norm/_1297_/A (NAND2x2_ASAP7_75t_R)
                 23.37   18.21 1205.61 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.82                           fp_adder/adder/norm/_0363_ (net)
                 23.37    0.07 1205.68 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 30.32   22.96 1228.64 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.44                           fp_adder/adder/norm/_0383_ (net)
                 30.33    0.22 1228.85 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 41.52   30.13 1258.99 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6    9.39                           fp_adder/adder/norm/_0391_ (net)
                 41.55    0.53 1259.51 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.48   33.58 1293.09 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.72                           fp_adder/adder/norm/_0398_ (net)
                 42.48    0.04 1293.14 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 61.04   37.08 1330.22 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.94                           fp_adder/adder/norm/_0494_ (net)
                 61.08    0.89 1331.11 ^ fp_adder/adder/norm/_1450_/B (NOR2x2_ASAP7_75t_R)
                 21.99   20.22 1351.34 v fp_adder/adder/norm/_1450_/Y (NOR2x2_ASAP7_75t_R)
     2    3.03                           fp_adder/adder/norm/_0532_ (net)
                 21.99    0.01 1351.35 v fp_adder/adder/norm/_1453_/A1 (OAI21x1_ASAP7_75t_R)
                 20.40   16.17 1367.52 ^ fp_adder/adder/norm/_1453_/Y (OAI21x1_ASAP7_75t_R)
     2    2.07                           fp_adder/adder/norm/_0535_ (net)
                 20.40    0.03 1367.55 ^ fp_adder/adder/norm/_1454_/A (INVx1_ASAP7_75t_R)
                 12.22   10.21 1377.77 v fp_adder/adder/norm/_1454_/Y (INVx1_ASAP7_75t_R)
     1    1.44                           fp_adder/adder/norm/_0536_ (net)
                 12.22    0.02 1377.78 v fp_adder/adder/norm/_1455_/B (OAI21x1_ASAP7_75t_R)
                 14.15    7.28 1385.06 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.30                           fp_adder/adder/norm/_0537_ (net)
                 14.15    0.05 1385.11 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.85    8.75 1393.86 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0543_ (net)
                 11.85    0.04 1393.90 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                103.77   49.36 1443.26 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.56                           fp_adder/adder/norm/_0548_ (net)
                103.78    0.79 1444.04 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 41.07   34.34 1478.39 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    6.36                           fp_adder/adder/norm/_0585_ (net)
                 41.22    1.41 1479.79 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 67.78   41.29 1521.09 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    10   17.19                           fp_adder/adder/norm/_0625_ (net)
                 67.78    0.04 1521.13 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 28.45   31.87 1553.00 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    24   42.27                           net77 (net)
                 32.47    5.57 1558.57 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 39.67   17.20 1575.77 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.33                           fp_adder/adder/norm/_0629_ (net)
                 40.09    2.43 1578.20 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 32.91   25.47 1603.67 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.49                           fp_adder/adder/norm/_0649_ (net)
                 32.91    0.16 1603.83 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                256.12  115.83 1719.65 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.70                           fp_adder/adder/norm/_0650_ (net)
                257.68   11.45 1731.10 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 87.26   50.68 1781.78 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   74.23                           fp_adder/adder/norm/_0651_ (net)
                 95.91   14.46 1796.24 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 31.38   23.59 1819.84 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.84                           fp_adder/adder/norm/_1237_ (net)
                 31.39    0.31 1820.14 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 19.63   14.77 1834.92 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.23                           fp_adder/adder/norm/_1238_ (net)
                 19.63    0.04 1834.95 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 17.96   11.19 1846.15 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    1.42                           fp_adder/adder/norm/_1239_ (net)
                 17.96    0.08 1846.23 v fp_adder/adder/norm/_2151_/B (NAND2x1_ASAP7_75t_R)
                 22.37   16.59 1862.82 ^ fp_adder/adder/norm/_2151_/Y (NAND2x1_ASAP7_75t_R)
     1    2.29                           fp_adder/adder/norm/_1240_ (net)
                 22.37    0.04 1862.86 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.72   14.48 1877.34 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_1241_ (net)
                 20.72    0.09 1877.43 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.05   20.93 1898.36 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.69                           fp_adder/adder/norm/_1250_ (net)
                 27.08    0.49 1898.85 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 21.35   18.14 1916.99 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.13                           fp_adder/adder/norm/_1251_ (net)
                 21.35    0.10 1917.09 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 42.59   26.07 1943.16 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    8.94                           fp_adder/adder/norm/_0045_ (net)
                 42.60    0.47 1943.63 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 35.04   28.96 1972.60 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7    8.45                           fp_adder/adder/norm/_0220_ (net)
                 35.06    0.53 1973.12 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 23.47   20.84 1993.97 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    3.37                           fp_adder/adder/norm/_0222_ (net)
                 23.49    0.32 1994.29 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.77   15.93 2010.23 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.92                           fp_adder/adder/norm/_0227_ (net)
                 23.78    0.26 2010.49 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 27.98   19.42 2029.91 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.64                           fp_adder/adder/norm/_0239_ (net)
                 27.98    0.07 2029.98 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 19.47   14.34 2044.32 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0248_ (net)
                 19.47    0.03 2044.34 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.87   13.46 2057.80 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.73                           fp_adder/adder/norm/_0251_ (net)
                 16.87    0.03 2057.83 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 20.92   22.39 2080.22 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    2.00                           result_int_d[30] (net)
                 20.93    0.20 2080.42 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.16   15.67 2096.09 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.60                           _281_ (net)
                  8.16    0.00 2096.10 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.42   16.01 2112.11 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.42    0.01 2112.12 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               2112.12   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 36.80    7.32 1568.88 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.19   30.08 1598.97 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.75                           clknet_leaf_13_clk_i (net)
                 19.26    0.66 1599.62 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.62   clock reconvergence pessimism
                         -5.00 1594.63   library setup time
                               1594.63   data required time
-----------------------------------------------------------------------------
                               1594.63   data required time
                               -2112.12   data arrival time
-----------------------------------------------------------------------------
                               -517.49   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _712_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.32    0.10  150.10 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 11.54   13.99  164.09 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   31.45                           net11 (net)
                107.33   33.60  197.69 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 63.35   21.19  218.88 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
    86   87.18                           _086_ (net)
                142.52   41.71  260.59 v _712_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                260.59   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50 1567.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81 1596.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.94    1.25 1598.12 ^ _712_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1598.12   clock reconvergence pessimism
                         38.00 1636.12   library recovery time
                               1636.12   data required time
-----------------------------------------------------------------------------
                               1636.12   data required time
                               -260.59   data arrival time
-----------------------------------------------------------------------------
                               1375.53   slack (MET)


Startpoint: lut/_44949_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.67                           clk_i (net)
                 32.71   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.52   26.70  787.01 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.23    1.39  788.40 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.68   26.24  814.65 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.32                           clknet_1_0__leaf_clk_i (net)
                 49.90   13.07  827.71 v clkbuf_leaf_19_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   36.07  863.78 v clkbuf_leaf_19_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   26.21                           clknet_leaf_19_clk_i (net)
                 21.54    1.94  865.73 v lut/_37173_/A (AND2x2_ASAP7_75t_R)
                 12.91   24.41  890.14 v lut/_37173_/Y (AND2x2_ASAP7_75t_R)
     1    2.55                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 12.96    0.44  890.58 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.44   20.32  910.90 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.34                           clknet_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  9.57    0.58  911.48 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.91   18.97  930.46 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.67                           clknet_2_1__leaf_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  8.99    0.39  930.84 v lut/_44949_/CLK (DLLx1_ASAP7_75t_R)
                  7.63   30.25  961.09 v lut/_44949_/Q (DLLx1_ASAP7_75t_R)
     1    0.62                           lut/gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[14].cg_i.en_latch (net)
                  7.63    0.00  961.10 v lut/_37194_/C (AND3x1_ASAP7_75t_R)
                                961.10   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.56    1.39 1536.40 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.76   25.90 1562.30 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.28                           clknet_1_0__leaf_clk_i (net)
                 48.62   11.62 1573.92 ^ clkbuf_leaf_21_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.82   25.87 1599.80 ^ clkbuf_leaf_21_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    1.61                           clknet_leaf_21_clk_i (net)
                  7.82    0.03 1599.82 ^ lut/_37194_/A (AND3x1_ASAP7_75t_R)
                          0.00 1599.82   clock reconvergence pessimism
                          0.00 1599.82   clock gating setup time
                               1599.82   data required time
-----------------------------------------------------------------------------
                               1599.82   data required time
                               -961.10   data arrival time
-----------------------------------------------------------------------------
                                638.73   slack (MET)


Startpoint: _723_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31   10.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70   35.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18   36.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37   61.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 33.88    5.50   67.06 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.67   29.81   96.87 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.39                           clknet_leaf_12_clk_i (net)
                 19.82    0.95   97.82 ^ _723_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 34.03   54.95  152.77 ^ _723_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.82                           _072_ (net)
                 34.03    0.08  152.85 ^ _431_/A (INVx4_ASAP7_75t_R)
                 17.99   13.52  166.38 v _431_/Y (INVx4_ASAP7_75t_R)
     5    7.67                           rdata_o_q[7] (net)
                 17.99    0.18  166.56 v fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 20.46   15.78  182.34 ^ fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.28                           fp_adder/_081_ (net)
                 20.47    0.18  182.52 ^ fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 28.06   19.29  201.81 v fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    8.84                           fp_adder/_082_ (net)
                 28.07    0.31  202.12 v fp_adder/_151_/C (AOI211x1_ASAP7_75t_R)
                100.99   53.18  255.30 ^ fp_adder/_151_/Y (AOI211x1_ASAP7_75t_R)
     8   10.70                           fp_adder/_091_ (net)
                100.99    0.07  255.37 ^ fp_adder/_152_/B (NOR2x2_ASAP7_75t_R)
                 29.91   25.94  281.31 v fp_adder/_152_/Y (NOR2x2_ASAP7_75t_R)
     3    3.42                           fp_adder/_092_ (net)
                 29.91    0.14  281.44 v fp_adder/_153_/A2 (AO21x2_ASAP7_75t_R)
                 21.77   30.89  312.33 v fp_adder/_153_/Y (AO21x2_ASAP7_75t_R)
     3    6.62                           fp_adder/converter.exp_fp32_converted[0] (net)
                 21.82    0.58  312.92 v fp_adder/adder/_1126_/A (INVx3_ASAP7_75t_R)
                 18.81   14.42  327.34 ^ fp_adder/adder/_1126_/Y (INVx3_ASAP7_75t_R)
     4    6.84                           fp_adder/adder/_0200_ (net)
                 18.81    0.08  327.42 ^ fp_adder/adder/_1127_/B (NOR2x2_ASAP7_75t_R)
                 18.65   14.35  341.76 v fp_adder/adder/_1127_/Y (NOR2x2_ASAP7_75t_R)
     2    4.11                           fp_adder/adder/_0207_ (net)
                 18.66    0.20  341.96 v fp_adder/adder/_1128_/B (NOR2x2_ASAP7_75t_R)
                188.79   82.08  424.04 ^ fp_adder/adder/_1128_/Y (NOR2x2_ASAP7_75t_R)
    45   50.43                           fp_adder/adder/_0215_ (net)
                188.79    0.04  424.08 ^ fp_adder/adder/_1129_/B (NAND2x2_ASAP7_75t_R)
                 41.36   26.25  450.33 v fp_adder/adder/_1129_/Y (NAND2x2_ASAP7_75t_R)
     2    3.84                           fp_adder/adder/_0223_ (net)
                 41.36    0.11  450.44 v fp_adder/adder/_1130_/B (NOR2x1_ASAP7_75t_R)
                 27.34   21.68  472.12 ^ fp_adder/adder/_1130_/Y (NOR2x1_ASAP7_75t_R)
     1    2.31                           fp_adder/adder/_0230_ (net)
                 27.34    0.05  472.17 ^ fp_adder/adder/_1131_/B (NAND2x2_ASAP7_75t_R)
                 72.36   38.89  511.06 v fp_adder/adder/_1131_/Y (NAND2x2_ASAP7_75t_R)
    21   25.04                           fp_adder/adder/_0237_ (net)
                 72.51    1.97  513.03 v fp_adder/adder/_1172_/A (NAND2x2_ASAP7_75t_R)
                278.44  142.66  655.69 ^ fp_adder/adder/_1172_/Y (NAND2x2_ASAP7_75t_R)
    68   74.48                           fp_adder/adder/_0282_ (net)
                278.69    4.91  660.59 ^ fp_adder/adder/_1395_/A1 (OAI21x1_ASAP7_75t_R)
                119.58   73.51  734.10 v fp_adder/adder/_1395_/Y (OAI21x1_ASAP7_75t_R)
    13   16.65                           fp_adder/adder/_0497_ (net)
                119.85    3.30  737.40 v load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.28   40.85  778.25 v load_slew81/Y (BUFx16f_ASAP7_75t_R)
    17   35.57                           net81 (net)
                 32.80    7.10  785.35 v fp_adder/adder/_1432_/A (CKINVDCx20_ASAP7_75t_R)
                 23.53   16.38  801.72 ^ fp_adder/adder/_1432_/Y (CKINVDCx20_ASAP7_75t_R)
    26   33.99                           fp_adder/adder/_0533_ (net)
                 24.69    2.79  804.51 ^ fp_adder/adder/_2013_/B (OAI21x1_ASAP7_75t_R)
                 28.35   11.44  815.95 v fp_adder/adder/_2013_/Y (OAI21x1_ASAP7_75t_R)
     1    1.11                           fp_adder/adder/_0005_ (net)
                 28.35    0.01  815.96 v fp_adder/adder/_2018_/A2 (OAI21x1_ASAP7_75t_R)
                 30.93   20.79  836.76 ^ fp_adder/adder/_2018_/Y (OAI21x1_ASAP7_75t_R)
     2    3.82                           fp_adder/adder/_0010_ (net)
                 30.94    0.31  837.07 ^ fp_adder/adder/_2019_/B (NOR2x2_ASAP7_75t_R)
                 31.49   22.49  859.56 v fp_adder/adder/_2019_/Y (NOR2x2_ASAP7_75t_R)
     5    7.33                           fp_adder/adder/_0011_ (net)
                 31.50    0.23  859.80 v fp_adder/adder/_2042_/A1 (OAI21x1_ASAP7_75t_R)
                 36.84   25.92  885.72 ^ fp_adder/adder/_2042_/Y (OAI21x1_ASAP7_75t_R)
     3    4.67                           fp_adder/adder/_0035_ (net)
                 36.84    0.19  885.91 ^ fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 32.22   16.08  901.99 v fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     2    3.92                           fp_adder/adder/_0036_ (net)
                 32.22    0.04  902.03 v fp_adder/adder/_2044_/B (NAND3x2_ASAP7_75t_R)
                 32.49   21.07  923.11 ^ fp_adder/adder/_2044_/Y (NAND3x2_ASAP7_75t_R)
     2    2.39                           fp_adder/adder/_0037_ (net)
                 32.49    0.09  923.19 ^ fp_adder/adder/_2045_/B (NAND2x1_ASAP7_75t_R)
                 14.12   11.89  935.09 v fp_adder/adder/_2045_/Y (NAND2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0038_ (net)
                 14.12    0.01  935.10 v fp_adder/adder/_2050_/A2 (OAI21x1_ASAP7_75t_R)
                 21.75   11.19  946.28 ^ fp_adder/adder/_2050_/Y (OAI21x1_ASAP7_75t_R)
     1    1.31                           fp_adder/adder/_0044_ (net)
                 21.75    0.02  946.30 ^ fp_adder/adder/_2068_/A1 (AOI21x1_ASAP7_75t_R)
                 14.66   12.17  958.47 v fp_adder/adder/_2068_/Y (AOI21x1_ASAP7_75t_R)
     1    1.54                           fp_adder/adder/_0064_ (net)
                 14.67    0.08  958.55 v fp_adder/adder/_2152_/A1 (OAI21x1_ASAP7_75t_R)
                 46.49   25.01  983.56 ^ fp_adder/adder/_2152_/Y (OAI21x1_ASAP7_75t_R)
     3    6.71                           fp_adder/adder/_0156_ (net)
                 46.85    2.29  985.85 ^ fp_adder/adder/_2159_/A2 (OAI21x1_ASAP7_75t_R)
                 42.35   18.08 1003.94 v fp_adder/adder/_2159_/Y (OAI21x1_ASAP7_75t_R)
     3    3.41                           fp_adder/adder/_0164_ (net)
                 42.35    0.03 1003.97 v fp_adder/adder/_2160_/B (NOR2x1_ASAP7_75t_R)
                 27.12   21.48 1025.45 ^ fp_adder/adder/_2160_/Y (NOR2x1_ASAP7_75t_R)
     2    2.23                           fp_adder/adder/_0165_ (net)
                 27.12    0.08 1025.53 ^ fp_adder/adder/_2161_/A2 (AOI21x1_ASAP7_75t_R)
                 24.63   16.57 1042.10 v fp_adder/adder/_2161_/Y (AOI21x1_ASAP7_75t_R)
     4    3.98                           fp_adder/adder/_0166_ (net)
                 24.64    0.24 1042.35 v fp_adder/adder/_2167_/A2 (OAI21x1_ASAP7_75t_R)
                 36.40   23.01 1065.35 ^ fp_adder/adder/_2167_/Y (OAI21x1_ASAP7_75t_R)
     5    5.00                           fp_adder/adder/_0172_ (net)
                 36.43    0.59 1065.94 ^ fp_adder/adder/_2180_/A2 (AOI21x1_ASAP7_75t_R)
                 35.57   22.35 1088.29 v fp_adder/adder/_2180_/Y (AOI21x1_ASAP7_75t_R)
     4    6.11                           fp_adder/adder/_0187_ (net)
                 35.75    1.39 1089.68 v fp_adder/adder/_2181_/A (INVx2_ASAP7_75t_R)
                 13.76   11.46 1101.14 ^ fp_adder/adder/_2181_/Y (INVx2_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0188_ (net)
                 13.76    0.03 1101.17 ^ fp_adder/adder/_2182_/B (NAND2x1_ASAP7_75t_R)
                 16.29   12.22 1113.38 v fp_adder/adder/_2182_/Y (NAND2x1_ASAP7_75t_R)
     2    2.37                           fp_adder/adder/_0189_ (net)
                 16.29    0.09 1113.47 v fp_adder/adder/_2187_/A2 (AOI21x1_ASAP7_75t_R)
                 20.68   14.82 1128.29 ^ fp_adder/adder/_2187_/Y (AOI21x1_ASAP7_75t_R)
     2    2.51                           fp_adder/adder/_0194_ (net)
                 20.68    0.12 1128.42 ^ fp_adder/adder/_2254_/B (NOR2x1_ASAP7_75t_R)
                 12.25   11.17 1139.58 v fp_adder/adder/_2254_/Y (NOR2x1_ASAP7_75t_R)
     1    0.97                           fp_adder/adder/_0241_ (net)
                 12.25    0.01 1139.60 v fp_adder/adder/_2255_/B (XNOR2x2_ASAP7_75t_R)
                 24.00   32.34 1171.93 ^ fp_adder/adder/_2255_/Y (XNOR2x2_ASAP7_75t_R)
     4    5.39                           fp_adder/adder/adder.Mant_addOut_D[26] (net)
                 24.00    0.16 1172.09 ^ fp_adder/adder/norm/_1295_/A (NOR2x2_ASAP7_75t_R)
                 16.70   15.26 1187.36 v fp_adder/adder/norm/_1295_/Y (NOR2x2_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0350_ (net)
                 16.70    0.05 1187.41 v fp_adder/adder/norm/_1297_/A (NAND2x2_ASAP7_75t_R)
                 23.37   18.21 1205.61 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.82                           fp_adder/adder/norm/_0363_ (net)
                 23.37    0.07 1205.68 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 30.32   22.96 1228.64 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.44                           fp_adder/adder/norm/_0383_ (net)
                 30.33    0.22 1228.85 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 41.52   30.13 1258.99 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6    9.39                           fp_adder/adder/norm/_0391_ (net)
                 41.55    0.53 1259.51 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.48   33.58 1293.09 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.72                           fp_adder/adder/norm/_0398_ (net)
                 42.48    0.04 1293.14 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 61.04   37.08 1330.22 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.94                           fp_adder/adder/norm/_0494_ (net)
                 61.08    0.89 1331.11 ^ fp_adder/adder/norm/_1450_/B (NOR2x2_ASAP7_75t_R)
                 21.99   20.22 1351.34 v fp_adder/adder/norm/_1450_/Y (NOR2x2_ASAP7_75t_R)
     2    3.03                           fp_adder/adder/norm/_0532_ (net)
                 21.99    0.01 1351.35 v fp_adder/adder/norm/_1453_/A1 (OAI21x1_ASAP7_75t_R)
                 20.40   16.17 1367.52 ^ fp_adder/adder/norm/_1453_/Y (OAI21x1_ASAP7_75t_R)
     2    2.07                           fp_adder/adder/norm/_0535_ (net)
                 20.40    0.03 1367.55 ^ fp_adder/adder/norm/_1454_/A (INVx1_ASAP7_75t_R)
                 12.22   10.21 1377.77 v fp_adder/adder/norm/_1454_/Y (INVx1_ASAP7_75t_R)
     1    1.44                           fp_adder/adder/norm/_0536_ (net)
                 12.22    0.02 1377.78 v fp_adder/adder/norm/_1455_/B (OAI21x1_ASAP7_75t_R)
                 14.15    7.28 1385.06 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.30                           fp_adder/adder/norm/_0537_ (net)
                 14.15    0.05 1385.11 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.85    8.75 1393.86 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0543_ (net)
                 11.85    0.04 1393.90 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                103.77   49.36 1443.26 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.56                           fp_adder/adder/norm/_0548_ (net)
                103.78    0.79 1444.04 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 41.07   34.34 1478.39 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    6.36                           fp_adder/adder/norm/_0585_ (net)
                 41.22    1.41 1479.79 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 67.78   41.29 1521.09 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    10   17.19                           fp_adder/adder/norm/_0625_ (net)
                 67.78    0.04 1521.13 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 28.45   31.87 1553.00 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    24   42.27                           net77 (net)
                 32.47    5.57 1558.57 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 39.67   17.20 1575.77 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.33                           fp_adder/adder/norm/_0629_ (net)
                 40.09    2.43 1578.20 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 32.91   25.47 1603.67 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.49                           fp_adder/adder/norm/_0649_ (net)
                 32.91    0.16 1603.83 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                256.12  115.83 1719.65 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.70                           fp_adder/adder/norm/_0650_ (net)
                257.68   11.45 1731.10 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 87.26   50.68 1781.78 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   74.23                           fp_adder/adder/norm/_0651_ (net)
                 95.91   14.46 1796.24 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 31.38   23.59 1819.84 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.84                           fp_adder/adder/norm/_1237_ (net)
                 31.39    0.31 1820.14 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 19.63   14.77 1834.92 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.23                           fp_adder/adder/norm/_1238_ (net)
                 19.63    0.04 1834.95 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 17.96   11.19 1846.15 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    1.42                           fp_adder/adder/norm/_1239_ (net)
                 17.96    0.08 1846.23 v fp_adder/adder/norm/_2151_/B (NAND2x1_ASAP7_75t_R)
                 22.37   16.59 1862.82 ^ fp_adder/adder/norm/_2151_/Y (NAND2x1_ASAP7_75t_R)
     1    2.29                           fp_adder/adder/norm/_1240_ (net)
                 22.37    0.04 1862.86 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.72   14.48 1877.34 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_1241_ (net)
                 20.72    0.09 1877.43 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.05   20.93 1898.36 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.69                           fp_adder/adder/norm/_1250_ (net)
                 27.08    0.49 1898.85 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 21.35   18.14 1916.99 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.13                           fp_adder/adder/norm/_1251_ (net)
                 21.35    0.10 1917.09 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 42.59   26.07 1943.16 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    8.94                           fp_adder/adder/norm/_0045_ (net)
                 42.60    0.47 1943.63 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 35.04   28.96 1972.60 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7    8.45                           fp_adder/adder/norm/_0220_ (net)
                 35.06    0.53 1973.12 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 23.47   20.84 1993.97 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    3.37                           fp_adder/adder/norm/_0222_ (net)
                 23.49    0.32 1994.29 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.77   15.93 2010.23 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.92                           fp_adder/adder/norm/_0227_ (net)
                 23.78    0.26 2010.49 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 27.98   19.42 2029.91 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.64                           fp_adder/adder/norm/_0239_ (net)
                 27.98    0.07 2029.98 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 19.47   14.34 2044.32 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0248_ (net)
                 19.47    0.03 2044.34 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.87   13.46 2057.80 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.73                           fp_adder/adder/norm/_0251_ (net)
                 16.87    0.03 2057.83 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 20.92   22.39 2080.22 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    2.00                           result_int_d[30] (net)
                 20.93    0.20 2080.42 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.16   15.67 2096.09 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.60                           _281_ (net)
                  8.16    0.00 2096.10 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.42   16.01 2112.11 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.42    0.01 2112.12 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               2112.12   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.69   10.31 1510.31 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.87   24.70 1535.01 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.93                           clknet_0_clk_i (net)
                 11.38    1.18 1536.19 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.20   25.37 1561.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.28                           clknet_1_1__leaf_clk_i (net)
                 36.80    7.32 1568.88 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.19   30.08 1598.97 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.75                           clknet_leaf_13_clk_i (net)
                 19.26    0.66 1599.62 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.62   clock reconvergence pessimism
                         -5.00 1594.63   library setup time
                               1594.63   data required time
-----------------------------------------------------------------------------
                               1594.63   data required time
                               -2112.12   data arrival time
-----------------------------------------------------------------------------
                               -517.49   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
10.556305885314941

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0330

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
1.2102407217025757

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0131

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
2112.1177

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-517.4910

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-24.501049

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.37e-03   1.49e-04   8.21e-07   4.52e-03  23.5%
Combinational          8.68e-03   6.01e-03   3.15e-06   1.47e-02  76.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-02   6.16e-03   3.98e-06   1.92e-02 100.0%
                          67.9%      32.1%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 4454 u^2 46% utilization.

Placement Analysis
---------------------------------
total displacement       1650.0 u
average displacement        0.0 u
max displacement            2.4 u
original HPWL           91993.2 u
legalized HPWL          94260.6 u
delta HPWL                    2 %

Repair setup and hold violations...
[INFO RSZ-0040] Inserted 126 buffers.
[INFO RSZ-0041] Resized 5 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 16 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement        115.8 u
average displacement        0.0 u
max displacement            1.7 u
original HPWL           94913.4 u
legalized HPWL          95002.3 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -37.95

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -17.43

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -17.43

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_45294_/CLK ^
 264.58
_725_/CLK ^
  97.11      0.00     167.46


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45482_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.30    0.10  150.10 ^ hold127/A (BUFx24_ASAP7_75t_R)
                  6.97   14.53  164.62 ^ hold127/Y (BUFx24_ASAP7_75t_R)
     1    2.73                           net948 (net)
                  6.97    0.07  164.69 ^ input11/A (BUFx16f_ASAP7_75t_R)
                  9.96   15.31  180.00 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   28.53                           net11 (net)
                  9.97    0.09  180.09 ^ hold128/A (BUFx24_ASAP7_75t_R)
                  8.18   18.07  198.16 ^ hold128/Y (BUFx24_ASAP7_75t_R)
     1    5.67                           net949 (net)
                  8.18    0.28  198.44 ^ lut/_37250_/A (CKINVDCx8_ASAP7_75t_R)
                 13.57    8.21  206.65 v lut/_37250_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.37                           lut/_00016_ (net)
                 14.11    1.46  208.12 v lut/_45482_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                208.12   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32   10.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72   35.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.61    1.40   36.44 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.79   27.34   63.78 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.87                           clknet_1_0__leaf_clk_i (net)
                 38.24    6.31   70.08 ^ clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 25.99   32.28  102.36 ^ clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.82                           clknet_leaf_2_clk_i (net)
                 27.81    3.66  106.02 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 11.74   22.22  128.24 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    1.94                           lut/cg_we_global.clk_o (net)
                 11.75    0.19  128.43 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.19   17.43  145.86 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.13                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.19    0.08  145.94 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.74   17.07  163.02 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    5.98                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  8.74    0.11  163.13 ^ lut/_45482_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  163.13   clock reconvergence pessimism
                         37.39  200.52   library removal time
                                200.52   data required time
-----------------------------------------------------------------------------
                                200.52   data required time
                               -208.12   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)


Startpoint: lut/_45493_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37211_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.68                           clk_i (net)
                 32.73   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.56   26.72  787.04 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.99                           clknet_0_clk_i (net)
                 11.28    1.40  788.44 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.45   27.61  816.05 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.91                           clknet_1_0__leaf_clk_i (net)
                 35.36    6.24  822.29 v clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 23.93   33.35  855.64 v clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.86                           clknet_leaf_2_clk_i (net)
                 25.91    3.64  859.28 v lut/_45493_/CLK (DLLx1_ASAP7_75t_R)
                  8.07   26.01  885.29 ^ lut/_45493_/Q (DLLx1_ASAP7_75t_R)
     1    0.65                           lut/cg_we_global.en_latch (net)
                  8.07    0.01  885.30 ^ lut/_37211_/B (AND2x2_ASAP7_75t_R)
                                885.30   data arrival time

                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.68                           clk_i (net)
                 32.73   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.56   26.72  787.04 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.99                           clknet_0_clk_i (net)
                 11.28    1.40  788.44 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.45   27.61  816.05 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.91                           clknet_1_0__leaf_clk_i (net)
                 35.36    6.24  822.29 v clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 23.93   33.35  855.64 v clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.86                           clknet_leaf_2_clk_i (net)
                 25.90    3.63  859.28 v lut/_37211_/A (AND2x2_ASAP7_75t_R)
                          0.00  859.28   clock reconvergence pessimism
                          0.00  859.28   clock gating hold time
                                859.28   data required time
-----------------------------------------------------------------------------
                                859.28   data required time
                               -885.30   data arrival time
-----------------------------------------------------------------------------
                                 26.02   slack (MET)


Startpoint: wdata_i[14] (input port clocked by clk_i)
Endpoint: lut/_45491_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 v input external delay
                  0.00    0.00  150.00 v wdata_i[14] (in)
     1    1.13                           wdata_i[14] (net)
                  0.20    0.06  150.06 v input26/A (BUFx2_ASAP7_75t_R)
                  5.32   10.83  160.90 v input26/Y (BUFx2_ASAP7_75t_R)
     1    0.80                           net26 (net)
                  5.32    0.02  160.92 v lut/_37299_/A2 (AO21x1_ASAP7_75t_R)
                  6.52   13.49  174.40 v lut/_37299_/Y (AO21x1_ASAP7_75t_R)
     1    0.68                           lut/_00031_ (net)
                  6.52    0.01  174.41 v lut/_45491_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                174.41   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32   10.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72   35.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.61    1.40   36.44 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.79   27.34   63.78 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.87                           clknet_1_0__leaf_clk_i (net)
                 38.24    6.31   70.08 ^ clkbuf_leaf_2_clk_i/A (BUFx12_ASAP7_75t_R)
                 25.99   32.28  102.36 ^ clkbuf_leaf_2_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   31.82                           clknet_leaf_2_clk_i (net)
                 27.81    3.66  106.02 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 11.74   22.22  128.24 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    1.94                           lut/cg_we_global.clk_o (net)
                 11.75    0.19  128.43 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.19   17.43  145.86 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.13                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.19    0.08  145.94 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.74   17.07  163.02 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    5.98                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  8.74    0.15  163.16 ^ lut/_45491_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  163.16   clock reconvergence pessimism
                          7.65  170.81   library hold time
                                170.81   data required time
-----------------------------------------------------------------------------
                                170.81   data required time
                               -174.41   data arrival time
-----------------------------------------------------------------------------
                                  3.60   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _742_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.30    0.10  150.10 ^ hold127/A (BUFx24_ASAP7_75t_R)
                  6.97   14.53  164.62 ^ hold127/Y (BUFx24_ASAP7_75t_R)
     1    2.73                           net948 (net)
                  6.97    0.07  164.69 ^ input11/A (BUFx16f_ASAP7_75t_R)
                  9.96   15.31  180.00 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   28.53                           net11 (net)
                107.16   33.57  213.58 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 63.27   21.13  234.70 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
    86   87.29                           _086_ (net)
                142.19   41.52  276.22 v _742_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                276.22   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32 1510.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72 1535.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.44    1.21 1536.25 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.24   25.41 1561.66 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.33                           clknet_1_1__leaf_clk_i (net)
                 36.95    7.39 1569.04 ^ clkbuf_leaf_14_clk_i/A (BUFx12_ASAP7_75t_R)
                 18.79   30.13 1599.18 ^ clkbuf_leaf_14_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.40                           clknet_leaf_14_clk_i (net)
                 18.80    0.18 1599.36 ^ _742_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.36   clock reconvergence pessimism
                         37.35 1636.70   library recovery time
                               1636.70   data required time
-----------------------------------------------------------------------------
                               1636.70   data required time
                               -276.22   data arrival time
-----------------------------------------------------------------------------
                               1360.48   slack (MET)


Startpoint: lut/_44949_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.68                           clk_i (net)
                 32.73   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.56   26.72  787.04 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.99                           clknet_0_clk_i (net)
                 11.28    1.40  788.44 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.45   27.61  816.05 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.91                           clknet_1_0__leaf_clk_i (net)
                 41.83    9.72  825.77 v clkbuf_leaf_19_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.59   34.24  860.01 v clkbuf_leaf_19_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   26.18                           clknet_leaf_19_clk_i (net)
                 21.32    2.06  862.08 v lut/_37173_/A (AND2x2_ASAP7_75t_R)
                 12.93   24.34  886.42 v lut/_37173_/Y (AND2x2_ASAP7_75t_R)
     1    2.55                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 12.98    0.44  886.86 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.52   20.36  907.22 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.46                           clknet_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  9.67    0.62  907.84 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.89   19.00  926.84 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.65                           clknet_2_1__leaf_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  8.96    0.37  927.20 v lut/_44949_/CLK (DLLx1_ASAP7_75t_R)
                  7.67   30.27  957.47 v lut/_44949_/Q (DLLx1_ASAP7_75t_R)
     1    0.63                           lut/gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[14].cg_i.en_latch (net)
                  7.67    0.00  957.48 v lut/_37194_/C (AND3x1_ASAP7_75t_R)
                                957.48   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32 1510.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72 1535.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.61    1.40 1536.44 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.79   27.34 1563.78 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.87                           clknet_1_0__leaf_clk_i (net)
                 41.48    8.31 1572.08 ^ clkbuf_leaf_21_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.55   24.71 1596.80 ^ clkbuf_leaf_21_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    1.65                           clknet_leaf_21_clk_i (net)
                  7.55    0.03 1596.83 ^ lut/_37194_/A (AND3x1_ASAP7_75t_R)
                          0.00 1596.83   clock reconvergence pessimism
                          0.00 1596.83   clock gating setup time
                               1596.83   data required time
-----------------------------------------------------------------------------
                               1596.83   data required time
                               -957.48   data arrival time
-----------------------------------------------------------------------------
                                639.35   slack (MET)


Startpoint: _723_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32   10.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72   35.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.44    1.21   36.25 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.24   25.41   61.66 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.33                           clknet_1_1__leaf_clk_i (net)
                 33.68    5.33   66.98 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.68   29.73   96.71 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.38                           clknet_leaf_12_clk_i (net)
                 19.89    1.10   97.81 ^ _723_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 31.56   52.73  150.54 v _723_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.83                           _072_ (net)
                 31.56    0.09  150.63 v _431_/A (INVx4_ASAP7_75t_R)
                 12.57   10.52  161.15 ^ _431_/Y (INVx4_ASAP7_75t_R)
     3    3.37                           rdata_o_q[7] (net)
                 12.57    0.09  161.24 ^ fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 17.20   13.82  175.07 v fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.30                           fp_adder/_081_ (net)
                 17.21    0.19  175.26 v fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 25.53   17.99  193.25 ^ fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    5.53                           fp_adder/_082_ (net)
                 25.53    0.09  193.33 ^ fp_adder/_145_/A2 (OAI21x1_ASAP7_75t_R)
                 38.01   22.88  216.21 v fp_adder/_145_/Y (OAI21x1_ASAP7_75t_R)
     5    7.10                           fp_adder/_085_ (net)
                 38.02    0.37  216.58 v fp_adder/_178_/A1 (OAI21x1_ASAP7_75t_R)
                 37.00   27.12  243.70 ^ fp_adder/_178_/Y (OAI21x1_ASAP7_75t_R)
     3    4.42                           fp_adder/_116_ (net)
                 37.01    0.31  244.01 ^ fp_adder/_179_/B (NOR2x2_ASAP7_75t_R)
                 16.44   15.65  259.66 v fp_adder/_179_/Y (NOR2x2_ASAP7_75t_R)
     2    2.58                           fp_adder/_117_ (net)
                 16.44    0.04  259.70 v fp_adder/_185_/A (XOR2x1_ASAP7_75t_R)
                 10.43   21.85  281.55 v fp_adder/_185_/Y (XOR2x1_ASAP7_75t_R)
     1    0.70                           fp_adder/_122_ (net)
                 10.43    0.01  281.57 v fp_adder/_186_/A1 (AO21x2_ASAP7_75t_R)
                 17.49   24.29  305.86 v fp_adder/_186_/Y (AO21x2_ASAP7_75t_R)
     4    4.96                           fp_adder/converter.exp_fp32_converted[3] (net)
                 17.50    0.29  306.15 v fp_adder/adder/_1142_/B (XOR2x2_ASAP7_75t_R)
                 14.51   34.20  340.35 ^ fp_adder/adder/_1142_/Y (XOR2x2_ASAP7_75t_R)
     2    2.66                           fp_adder/adder/_0252_ (net)
                 14.51    0.02  340.37 ^ fp_adder/adder/_1144_/A (NOR2x2_ASAP7_75t_R)
                 13.43   12.18  352.55 v fp_adder/adder/_1144_/Y (NOR2x2_ASAP7_75t_R)
     2    2.60                           fp_adder/adder/_0254_ (net)
                 13.43    0.08  352.63 v fp_adder/adder/_1153_/A2 (AOI21x1_ASAP7_75t_R)
                 13.68   10.88  363.51 ^ fp_adder/adder/_1153_/Y (AOI21x1_ASAP7_75t_R)
     1    1.26                           fp_adder/adder/_0263_ (net)
                 13.68    0.04  363.55 ^ fp_adder/adder/_1171_/A2 (OAI21x1_ASAP7_75t_R)
                 34.83   19.27  382.82 v fp_adder/adder/_1171_/Y (OAI21x1_ASAP7_75t_R)
     6    6.53                           fp_adder/adder/_0281_ (net)
                 34.91    0.96  383.78 v fp_adder/adder/_1172_/B (NAND2x2_ASAP7_75t_R)
                 20.91   19.11  402.89 ^ fp_adder/adder/_1172_/Y (NAND2x2_ASAP7_75t_R)
     2    3.20                           fp_adder/adder/_0282_ (net)
                 20.91    0.01  402.90 ^ rebuffer13/A (BUFx12f_ASAP7_75t_R)
                 10.43   17.22  420.12 ^ rebuffer13/Y (BUFx12f_ASAP7_75t_R)
     7   10.41                           net834 (net)
                 10.61    0.74  420.86 ^ rebuffer15/A (BUFx6f_ASAP7_75t_R)
                  5.43   12.43  433.29 ^ rebuffer15/Y (BUFx6f_ASAP7_75t_R)
     2    2.10                           net836 (net)
                  5.44    0.10  433.39 ^ fp_adder/adder/_1395_/A1 (OAI21x1_ASAP7_75t_R)
                 47.90   21.93  455.32 v fp_adder/adder/_1395_/Y (OAI21x1_ASAP7_75t_R)
     8    9.16                           fp_adder/adder/_0497_ (net)
                 48.20    2.14  457.46 v load_slew81/A (BUFx16f_ASAP7_75t_R)
                 16.77   27.65  485.11 v load_slew81/Y (BUFx16f_ASAP7_75t_R)
     6   21.49                           net81 (net)
                 21.71    4.66  489.77 v fp_adder/adder/_1432_/A (CKINVDCx20_ASAP7_75t_R)
                 11.37   10.03  499.80 ^ fp_adder/adder/_1432_/Y (CKINVDCx20_ASAP7_75t_R)
     8   13.00                           fp_adder/adder/_0533_ (net)
                 12.30    1.67  501.47 ^ fp_adder/adder/_2013_/B (OAI21x1_ASAP7_75t_R)
                 25.20    9.14  510.61 v fp_adder/adder/_2013_/Y (OAI21x1_ASAP7_75t_R)
     1    1.11                           fp_adder/adder/_0005_ (net)
                 25.20    0.01  510.62 v fp_adder/adder/_2018_/A2 (OAI21x1_ASAP7_75t_R)
                 30.13   20.16  530.77 ^ fp_adder/adder/_2018_/Y (OAI21x1_ASAP7_75t_R)
     2    3.82                           fp_adder/adder/_0010_ (net)
                 30.14    0.32  531.09 ^ fp_adder/adder/_2019_/B (NOR2x2_ASAP7_75t_R)
                 27.42   22.26  553.34 v fp_adder/adder/_2019_/Y (NOR2x2_ASAP7_75t_R)
     5    7.33                           fp_adder/adder/_0011_ (net)
                 27.43    0.23  553.58 v fp_adder/adder/_2042_/A1 (OAI21x1_ASAP7_75t_R)
                 35.91   24.71  578.29 ^ fp_adder/adder/_2042_/Y (OAI21x1_ASAP7_75t_R)
     3    4.68                           fp_adder/adder/_0035_ (net)
                 35.91    0.19  578.48 ^ fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 19.75   15.91  594.40 v fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     2    3.92                           fp_adder/adder/_0036_ (net)
                 19.75    0.04  594.44 v fp_adder/adder/_2044_/B (NAND3x2_ASAP7_75t_R)
                 30.75   17.30  611.74 ^ fp_adder/adder/_2044_/Y (NAND3x2_ASAP7_75t_R)
     2    2.39                           fp_adder/adder/_0037_ (net)
                 30.75    0.09  611.82 ^ fp_adder/adder/_2045_/B (NAND2x1_ASAP7_75t_R)
                 13.82   11.66  623.49 v fp_adder/adder/_2045_/Y (NAND2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0038_ (net)
                 13.82    0.01  623.50 v fp_adder/adder/_2050_/A2 (OAI21x1_ASAP7_75t_R)
                 17.16   11.12  634.62 ^ fp_adder/adder/_2050_/Y (OAI21x1_ASAP7_75t_R)
     1    1.31                           fp_adder/adder/_0044_ (net)
                 17.16    0.02  634.64 ^ fp_adder/adder/_2068_/A1 (AOI21x1_ASAP7_75t_R)
                 13.65   11.19  645.84 v fp_adder/adder/_2068_/Y (AOI21x1_ASAP7_75t_R)
     1    1.54                           fp_adder/adder/_0064_ (net)
                 13.65    0.08  645.92 v fp_adder/adder/_2152_/A1 (OAI21x1_ASAP7_75t_R)
                 33.29   19.69  665.61 ^ fp_adder/adder/_2152_/Y (OAI21x1_ASAP7_75t_R)
     3    4.56                           fp_adder/adder/_0156_ (net)
                 33.48    1.41  667.02 ^ fp_adder/adder/_2159_/A2 (OAI21x1_ASAP7_75t_R)
                 22.94   16.48  683.50 v fp_adder/adder/_2159_/Y (OAI21x1_ASAP7_75t_R)
     3    3.43                           fp_adder/adder/_0164_ (net)
                 22.94    0.03  683.53 v fp_adder/adder/_2160_/B (NOR2x1_ASAP7_75t_R)
                 22.10   16.95  700.48 ^ fp_adder/adder/_2160_/Y (NOR2x1_ASAP7_75t_R)
     2    2.22                           fp_adder/adder/_0165_ (net)
                 22.10    0.08  700.56 ^ fp_adder/adder/_2161_/A2 (AOI21x1_ASAP7_75t_R)
                 24.73   15.86  716.42 v fp_adder/adder/_2161_/Y (AOI21x1_ASAP7_75t_R)
     4    4.01                           fp_adder/adder/_0166_ (net)
                 24.74    0.25  716.67 v fp_adder/adder/_2167_/A2 (OAI21x1_ASAP7_75t_R)
                 36.42   23.03  739.69 ^ fp_adder/adder/_2167_/Y (OAI21x1_ASAP7_75t_R)
     5    5.00                           fp_adder/adder/_0172_ (net)
                 36.45    0.59  740.28 ^ fp_adder/adder/_2180_/A2 (AOI21x1_ASAP7_75t_R)
                 35.58   22.35  762.64 v fp_adder/adder/_2180_/Y (AOI21x1_ASAP7_75t_R)
     4    6.11                           fp_adder/adder/_0187_ (net)
                 35.75    1.39  764.02 v fp_adder/adder/_2181_/A (INVx2_ASAP7_75t_R)
                 17.50   14.40  778.43 ^ fp_adder/adder/_2181_/Y (INVx2_ASAP7_75t_R)
     2    3.01                           fp_adder/adder/_0188_ (net)
                 17.51    0.06  778.48 ^ fp_adder/adder/_2182_/B (NAND2x2_ASAP7_75t_R)
                 11.79   10.05  788.54 v fp_adder/adder/_2182_/Y (NAND2x2_ASAP7_75t_R)
     2    2.37                           fp_adder/adder/_0189_ (net)
                 11.79    0.09  788.62 v fp_adder/adder/_2187_/A2 (AOI21x1_ASAP7_75t_R)
                 20.14   13.78  802.40 ^ fp_adder/adder/_2187_/Y (AOI21x1_ASAP7_75t_R)
     2    2.51                           fp_adder/adder/_0194_ (net)
                 20.15    0.12  802.52 ^ fp_adder/adder/_2254_/B (NOR2x1_ASAP7_75t_R)
                 12.23   11.08  813.60 v fp_adder/adder/_2254_/Y (NOR2x1_ASAP7_75t_R)
     1    0.97                           fp_adder/adder/_0241_ (net)
                 12.23    0.01  813.61 v fp_adder/adder/_2255_/B (XNOR2x2_ASAP7_75t_R)
                 23.99   32.33  845.94 ^ fp_adder/adder/_2255_/Y (XNOR2x2_ASAP7_75t_R)
     4    5.39                           fp_adder/adder/adder.Mant_addOut_D[26] (net)
                 24.00    0.16  846.10 ^ fp_adder/adder/norm/_1295_/A (NOR2x2_ASAP7_75t_R)
                 16.73   15.28  861.39 v fp_adder/adder/norm/_1295_/Y (NOR2x2_ASAP7_75t_R)
     2    2.83                           fp_adder/adder/norm/_0350_ (net)
                 16.73    0.05  861.43 v fp_adder/adder/norm/_1297_/A (NAND2x2_ASAP7_75t_R)
                 23.37   18.22  879.65 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.82                           fp_adder/adder/norm/_0363_ (net)
                 23.38    0.07  879.72 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 30.29   22.94  902.66 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.43                           fp_adder/adder/norm/_0383_ (net)
                 30.30    0.22  902.88 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 41.54   30.15  933.02 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6    9.40                           fp_adder/adder/norm/_0391_ (net)
                 41.56    0.50  933.53 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 25.73   23.51  957.04 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     3    5.07                           fp_adder/adder/norm/_0398_ (net)
                 25.73    0.04  957.08 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 59.29   33.26  990.34 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.96                           fp_adder/adder/norm/_0494_ (net)
                 59.34    0.93  991.28 ^ fp_adder/adder/norm/_1413_/B (NAND2x1_ASAP7_75t_R)
                 23.48   18.32 1009.60 v fp_adder/adder/norm/_1413_/Y (NAND2x1_ASAP7_75t_R)
     2    1.91                           fp_adder/adder/norm/_0495_ (net)
                 23.48    0.01 1009.61 v fp_adder/adder/norm/_1476_/A (INVx1_ASAP7_75t_R)
                 19.27   14.98 1024.59 ^ fp_adder/adder/norm/_1476_/Y (INVx1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0558_ (net)
                 19.27    0.04 1024.63 ^ fp_adder/adder/norm/_1478_/A2 (OAI21x1_ASAP7_75t_R)
                 12.44    9.62 1034.25 v fp_adder/adder/norm/_1478_/Y (OAI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0560_ (net)
                 12.44    0.04 1034.29 v fp_adder/adder/norm/_1479_/B (NOR2x1_ASAP7_75t_R)
                 13.15   10.57 1044.86 ^ fp_adder/adder/norm/_1479_/Y (NOR2x1_ASAP7_75t_R)
     1    1.19                           fp_adder/adder/norm/_0561_ (net)
                 13.15    0.02 1044.89 ^ fp_adder/adder/norm/_1480_/A2 (AOI21x1_ASAP7_75t_R)
                 14.61    8.92 1053.81 v fp_adder/adder/norm/_1480_/Y (AOI21x1_ASAP7_75t_R)
     1    1.42                           fp_adder/adder/norm/_0562_ (net)
                 14.61    0.08 1053.89 v fp_adder/adder/norm/_1482_/A2 (OAI21x1_ASAP7_75t_R)
                 14.17   11.23 1065.12 ^ fp_adder/adder/norm/_1482_/Y (OAI21x1_ASAP7_75t_R)
     1    1.29                           fp_adder/adder/norm/_0564_ (net)
                 14.17    0.04 1065.16 ^ fp_adder/adder/norm/_1484_/A2 (AOI21x1_ASAP7_75t_R)
                 62.27   31.40 1096.56 v fp_adder/adder/norm/_1484_/Y (AOI21x1_ASAP7_75t_R)
     8   12.57                           fp_adder/adder/norm/_0566_ (net)
                 62.29    0.54 1097.10 v fp_adder/adder/norm/_1488_/B (NAND2x2_ASAP7_75t_R)
                 27.82   25.15 1122.25 ^ fp_adder/adder/norm/_1488_/Y (NAND2x2_ASAP7_75t_R)
     2    3.42                           fp_adder/adder/norm/_0570_ (net)
                 27.82    0.05 1122.30 ^ fp_adder/adder/norm/_1490_/B1 (AOI22x1_ASAP7_75t_R)
                 27.82   18.01 1140.30 v fp_adder/adder/norm/_1490_/Y (AOI22x1_ASAP7_75t_R)
     4    4.00                           fp_adder/adder/norm/_0572_ (net)
                 27.82    0.20 1140.50 v fp_adder/adder/norm/_1513_/A2 (AOI21x1_ASAP7_75t_R)
                 32.53   22.03 1162.53 ^ fp_adder/adder/norm/_1513_/Y (AOI21x1_ASAP7_75t_R)
     4    4.32                           fp_adder/adder/norm/_0595_ (net)
                 32.53    0.08 1162.61 ^ fp_adder/adder/norm/_1536_/A2 (AOI21x1_ASAP7_75t_R)
                 13.04   10.51 1173.12 v fp_adder/adder/norm/_1536_/Y (AOI21x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_0618_ (net)
                 13.04    0.01 1173.13 v fp_adder/adder/norm/_1538_/A2 (OAI21x1_ASAP7_75t_R)
                 51.37   27.31 1200.45 ^ fp_adder/adder/norm/_1538_/Y (OAI21x1_ASAP7_75t_R)
     5    7.74                           fp_adder/adder/norm/_0620_ (net)
                 51.39    0.54 1200.99 ^ load_slew74/A (BUFx16f_ASAP7_75t_R)
                 12.60   25.40 1226.39 ^ load_slew74/Y (BUFx16f_ASAP7_75t_R)
     6   14.45                           net74 (net)
                 12.90    1.00 1227.39 ^ load_slew73/A (BUFx16f_ASAP7_75t_R)
                 16.06   18.29 1245.69 ^ load_slew73/Y (BUFx16f_ASAP7_75t_R)
     8   21.20                           net73 (net)
                 18.46    3.23 1248.92 ^ fp_adder/adder/norm/_1704_/B (NOR2x2_ASAP7_75t_R)
                 48.99   25.11 1274.03 v fp_adder/adder/norm/_1704_/Y (NOR2x2_ASAP7_75t_R)
     7   12.92                           fp_adder/adder/norm/_0786_ (net)
                 49.19    1.78 1275.81 v fp_adder/adder/norm/_1852_/B (NAND2x1_ASAP7_75t_R)
                 28.47   25.24 1301.05 ^ fp_adder/adder/norm/_1852_/Y (NAND2x1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0934_ (net)
                 28.47    0.03 1301.08 ^ fp_adder/adder/norm/_2033_/A2 (AOI21x1_ASAP7_75t_R)
                 25.06   12.94 1314.02 v fp_adder/adder/norm/_2033_/Y (AOI21x1_ASAP7_75t_R)
     2    2.26                           fp_adder/adder/norm/_1115_ (net)
                 25.06    0.10 1314.12 v fp_adder/adder/norm/_2215_/A (INVx1_ASAP7_75t_R)
                 13.05   11.05 1325.18 ^ fp_adder/adder/norm/_2215_/Y (INVx1_ASAP7_75t_R)
     1    1.10                           fp_adder/adder/norm/_0057_ (net)
                 13.05    0.01 1325.18 ^ fp_adder/adder/norm/_2217_/A (NAND2x1_ASAP7_75t_R)
                 15.30   11.86 1337.04 v fp_adder/adder/norm/_2217_/Y (NAND2x1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0059_ (net)
                 15.31    0.20 1337.24 v fp_adder/adder/norm/_2218_/B (NOR2x1_ASAP7_75t_R)
                 22.46   13.34 1350.58 ^ fp_adder/adder/norm/_2218_/Y (NOR2x1_ASAP7_75t_R)
     2    1.78                           fp_adder/adder/norm/_0060_ (net)
                 22.46    0.04 1350.62 ^ fp_adder/adder/norm/_2219_/A2 (OAI21x1_ASAP7_75t_R)
                 23.50   11.43 1362.05 v fp_adder/adder/norm/_2219_/Y (OAI21x1_ASAP7_75t_R)
     1    1.91                           fp_adder/adder/norm/_0061_ (net)
                 23.51    0.23 1362.29 v fp_adder/adder/norm/_2220_/B (NAND2x1_ASAP7_75t_R)
                 21.87   18.29 1380.57 ^ fp_adder/adder/norm/_2220_/Y (NAND2x1_ASAP7_75t_R)
     1    2.27                           fp_adder/adder/norm/_0062_ (net)
                 21.87    0.03 1380.61 ^ fp_adder/adder/norm/_2221_/B (NOR2x2_ASAP7_75t_R)
                 20.97   16.13 1396.74 v fp_adder/adder/norm/_2221_/Y (NOR2x2_ASAP7_75t_R)
     2    4.95                           fp_adder/adder/norm/_0063_ (net)
                 21.09    0.85 1397.58 v fp_adder/adder/norm/_2246_/A (NAND2x2_ASAP7_75t_R)
                 31.94   19.74 1417.33 ^ fp_adder/adder/norm/_2246_/Y (NAND2x2_ASAP7_75t_R)
     3    4.78                           fp_adder/adder/norm/_0091_ (net)
                 31.94    0.04 1417.37 ^ fp_adder/adder/norm/_2281_/A (NOR2x2_ASAP7_75t_R)
                 19.38   18.30 1435.67 v fp_adder/adder/norm/_2281_/Y (NOR2x2_ASAP7_75t_R)
     3    3.53                           fp_adder/adder/norm/_0129_ (net)
                 19.39    0.12 1435.78 v fp_adder/adder/norm/_2362_/A (NAND2x2_ASAP7_75t_R)
                 18.29   16.59 1452.37 ^ fp_adder/adder/norm/_2362_/Y (NAND2x2_ASAP7_75t_R)
     2    3.15                           fp_adder/adder/norm/_0218_ (net)
                 18.29    0.07 1452.45 ^ fp_adder/adder/norm/_2363_/B (NOR2x2_ASAP7_75t_R)
                 35.13   20.04 1472.48 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7    8.50                           fp_adder/adder/norm/_0220_ (net)
                 35.15    0.51 1472.99 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 23.51   20.89 1493.88 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    3.38                           fp_adder/adder/norm/_0222_ (net)
                 23.53    0.32 1494.21 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.80   15.95 1510.16 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.92                           fp_adder/adder/norm/_0227_ (net)
                 23.81    0.26 1510.42 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 27.98   19.43 1529.85 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.64                           fp_adder/adder/norm/_0239_ (net)
                 27.98    0.07 1529.91 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 19.47   14.34 1544.25 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0248_ (net)
                 19.47    0.03 1544.28 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.84   13.46 1557.74 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.73                           fp_adder/adder/norm/_0251_ (net)
                 16.84    0.03 1557.76 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 20.97   22.41 1580.17 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    2.01                           result_int_d[30] (net)
                 20.97    0.20 1580.38 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.49   15.87 1596.25 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.66                           _281_ (net)
                  8.49    0.01 1596.26 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.47   16.16 1612.42 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.71                           _139_ (net)
                 12.47    0.01 1612.44 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               1612.44   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32 1510.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72 1535.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.44    1.21 1536.25 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.24   25.41 1561.66 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.33                           clknet_1_1__leaf_clk_i (net)
                 36.61    7.19 1568.85 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.27   30.13 1598.98 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.98                           clknet_leaf_13_clk_i (net)
                 19.42    0.94 1599.92 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.92   clock reconvergence pessimism
                         -4.92 1595.00   library setup time
                               1595.00   data required time
-----------------------------------------------------------------------------
                               1595.00   data required time
                               -1612.44   data arrival time
-----------------------------------------------------------------------------
                                -17.43   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _742_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
     1    2.88                           rst_ni (net)
                  0.30    0.10  150.10 ^ hold127/A (BUFx24_ASAP7_75t_R)
                  6.97   14.53  164.62 ^ hold127/Y (BUFx24_ASAP7_75t_R)
     1    2.73                           net948 (net)
                  6.97    0.07  164.69 ^ input11/A (BUFx16f_ASAP7_75t_R)
                  9.96   15.31  180.00 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   28.53                           net11 (net)
                107.16   33.57  213.58 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 63.27   21.13  234.70 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
    86   87.29                           _086_ (net)
                142.19   41.52  276.22 v _742_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                276.22   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32 1510.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72 1535.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.44    1.21 1536.25 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.24   25.41 1561.66 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.33                           clknet_1_1__leaf_clk_i (net)
                 36.95    7.39 1569.04 ^ clkbuf_leaf_14_clk_i/A (BUFx12_ASAP7_75t_R)
                 18.79   30.13 1599.18 ^ clkbuf_leaf_14_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.40                           clknet_leaf_14_clk_i (net)
                 18.80    0.18 1599.36 ^ _742_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.36   clock reconvergence pessimism
                         37.35 1636.70   library recovery time
                               1636.70   data required time
-----------------------------------------------------------------------------
                               1636.70   data required time
                               -276.22   data arrival time
-----------------------------------------------------------------------------
                               1360.48   slack (MET)


Startpoint: lut/_44949_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock source latency
                  0.00    0.00  750.00 v clk_i (in)
     1   12.68                           clk_i (net)
                 32.73   10.32  760.32 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.56   26.72  787.04 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.99                           clknet_0_clk_i (net)
                 11.28    1.40  788.44 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.45   27.61  816.05 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.91                           clknet_1_0__leaf_clk_i (net)
                 41.83    9.72  825.77 v clkbuf_leaf_19_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.59   34.24  860.01 v clkbuf_leaf_19_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   26.18                           clknet_leaf_19_clk_i (net)
                 21.32    2.06  862.08 v lut/_37173_/A (AND2x2_ASAP7_75t_R)
                 12.93   24.34  886.42 v lut/_37173_/Y (AND2x2_ASAP7_75t_R)
     1    2.55                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 12.98    0.44  886.86 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.52   20.36  907.22 v clkbuf_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.46                           clknet_0_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  9.67    0.62  907.84 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.89   19.00  926.84 v clkbuf_2_1__f_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.65                           clknet_2_1__leaf_lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                  8.96    0.37  927.20 v lut/_44949_/CLK (DLLx1_ASAP7_75t_R)
                  7.67   30.27  957.47 v lut/_44949_/Q (DLLx1_ASAP7_75t_R)
     1    0.63                           lut/gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[14].cg_i.en_latch (net)
                  7.67    0.00  957.48 v lut/_37194_/C (AND3x1_ASAP7_75t_R)
                                957.48   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32 1510.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72 1535.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.61    1.40 1536.44 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 33.79   27.34 1563.78 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   45.87                           clknet_1_0__leaf_clk_i (net)
                 41.48    8.31 1572.08 ^ clkbuf_leaf_21_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.55   24.71 1596.80 ^ clkbuf_leaf_21_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    1.65                           clknet_leaf_21_clk_i (net)
                  7.55    0.03 1596.83 ^ lut/_37194_/A (AND3x1_ASAP7_75t_R)
                          0.00 1596.83   clock reconvergence pessimism
                          0.00 1596.83   clock gating setup time
                               1596.83   data required time
-----------------------------------------------------------------------------
                               1596.83   data required time
                               -957.48   data arrival time
-----------------------------------------------------------------------------
                                639.35   slack (MET)


Startpoint: _723_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32   10.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72   35.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.44    1.21   36.25 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.24   25.41   61.66 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.33                           clknet_1_1__leaf_clk_i (net)
                 33.68    5.33   66.98 ^ clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.68   29.73   96.71 ^ clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.38                           clknet_leaf_12_clk_i (net)
                 19.89    1.10   97.81 ^ _723_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 31.56   52.73  150.54 v _723_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.83                           _072_ (net)
                 31.56    0.09  150.63 v _431_/A (INVx4_ASAP7_75t_R)
                 12.57   10.52  161.15 ^ _431_/Y (INVx4_ASAP7_75t_R)
     3    3.37                           rdata_o_q[7] (net)
                 12.57    0.09  161.24 ^ fp_adder/_141_/A (NOR2x2_ASAP7_75t_R)
                 17.20   13.82  175.07 v fp_adder/_141_/Y (NOR2x2_ASAP7_75t_R)
     3    4.30                           fp_adder/_081_ (net)
                 17.21    0.19  175.26 v fp_adder/_142_/B (NAND2x2_ASAP7_75t_R)
                 25.53   17.99  193.25 ^ fp_adder/_142_/Y (NAND2x2_ASAP7_75t_R)
     5    5.53                           fp_adder/_082_ (net)
                 25.53    0.09  193.33 ^ fp_adder/_145_/A2 (OAI21x1_ASAP7_75t_R)
                 38.01   22.88  216.21 v fp_adder/_145_/Y (OAI21x1_ASAP7_75t_R)
     5    7.10                           fp_adder/_085_ (net)
                 38.02    0.37  216.58 v fp_adder/_178_/A1 (OAI21x1_ASAP7_75t_R)
                 37.00   27.12  243.70 ^ fp_adder/_178_/Y (OAI21x1_ASAP7_75t_R)
     3    4.42                           fp_adder/_116_ (net)
                 37.01    0.31  244.01 ^ fp_adder/_179_/B (NOR2x2_ASAP7_75t_R)
                 16.44   15.65  259.66 v fp_adder/_179_/Y (NOR2x2_ASAP7_75t_R)
     2    2.58                           fp_adder/_117_ (net)
                 16.44    0.04  259.70 v fp_adder/_185_/A (XOR2x1_ASAP7_75t_R)
                 10.43   21.85  281.55 v fp_adder/_185_/Y (XOR2x1_ASAP7_75t_R)
     1    0.70                           fp_adder/_122_ (net)
                 10.43    0.01  281.57 v fp_adder/_186_/A1 (AO21x2_ASAP7_75t_R)
                 17.49   24.29  305.86 v fp_adder/_186_/Y (AO21x2_ASAP7_75t_R)
     4    4.96                           fp_adder/converter.exp_fp32_converted[3] (net)
                 17.50    0.29  306.15 v fp_adder/adder/_1142_/B (XOR2x2_ASAP7_75t_R)
                 14.51   34.20  340.35 ^ fp_adder/adder/_1142_/Y (XOR2x2_ASAP7_75t_R)
     2    2.66                           fp_adder/adder/_0252_ (net)
                 14.51    0.02  340.37 ^ fp_adder/adder/_1144_/A (NOR2x2_ASAP7_75t_R)
                 13.43   12.18  352.55 v fp_adder/adder/_1144_/Y (NOR2x2_ASAP7_75t_R)
     2    2.60                           fp_adder/adder/_0254_ (net)
                 13.43    0.08  352.63 v fp_adder/adder/_1153_/A2 (AOI21x1_ASAP7_75t_R)
                 13.68   10.88  363.51 ^ fp_adder/adder/_1153_/Y (AOI21x1_ASAP7_75t_R)
     1    1.26                           fp_adder/adder/_0263_ (net)
                 13.68    0.04  363.55 ^ fp_adder/adder/_1171_/A2 (OAI21x1_ASAP7_75t_R)
                 34.83   19.27  382.82 v fp_adder/adder/_1171_/Y (OAI21x1_ASAP7_75t_R)
     6    6.53                           fp_adder/adder/_0281_ (net)
                 34.91    0.96  383.78 v fp_adder/adder/_1172_/B (NAND2x2_ASAP7_75t_R)
                 20.91   19.11  402.89 ^ fp_adder/adder/_1172_/Y (NAND2x2_ASAP7_75t_R)
     2    3.20                           fp_adder/adder/_0282_ (net)
                 20.91    0.01  402.90 ^ rebuffer13/A (BUFx12f_ASAP7_75t_R)
                 10.43   17.22  420.12 ^ rebuffer13/Y (BUFx12f_ASAP7_75t_R)
     7   10.41                           net834 (net)
                 10.61    0.74  420.86 ^ rebuffer15/A (BUFx6f_ASAP7_75t_R)
                  5.43   12.43  433.29 ^ rebuffer15/Y (BUFx6f_ASAP7_75t_R)
     2    2.10                           net836 (net)
                  5.44    0.10  433.39 ^ fp_adder/adder/_1395_/A1 (OAI21x1_ASAP7_75t_R)
                 47.90   21.93  455.32 v fp_adder/adder/_1395_/Y (OAI21x1_ASAP7_75t_R)
     8    9.16                           fp_adder/adder/_0497_ (net)
                 48.20    2.14  457.46 v load_slew81/A (BUFx16f_ASAP7_75t_R)
                 16.77   27.65  485.11 v load_slew81/Y (BUFx16f_ASAP7_75t_R)
     6   21.49                           net81 (net)
                 21.71    4.66  489.77 v fp_adder/adder/_1432_/A (CKINVDCx20_ASAP7_75t_R)
                 11.37   10.03  499.80 ^ fp_adder/adder/_1432_/Y (CKINVDCx20_ASAP7_75t_R)
     8   13.00                           fp_adder/adder/_0533_ (net)
                 12.30    1.67  501.47 ^ fp_adder/adder/_2013_/B (OAI21x1_ASAP7_75t_R)
                 25.20    9.14  510.61 v fp_adder/adder/_2013_/Y (OAI21x1_ASAP7_75t_R)
     1    1.11                           fp_adder/adder/_0005_ (net)
                 25.20    0.01  510.62 v fp_adder/adder/_2018_/A2 (OAI21x1_ASAP7_75t_R)
                 30.13   20.16  530.77 ^ fp_adder/adder/_2018_/Y (OAI21x1_ASAP7_75t_R)
     2    3.82                           fp_adder/adder/_0010_ (net)
                 30.14    0.32  531.09 ^ fp_adder/adder/_2019_/B (NOR2x2_ASAP7_75t_R)
                 27.42   22.26  553.34 v fp_adder/adder/_2019_/Y (NOR2x2_ASAP7_75t_R)
     5    7.33                           fp_adder/adder/_0011_ (net)
                 27.43    0.23  553.58 v fp_adder/adder/_2042_/A1 (OAI21x1_ASAP7_75t_R)
                 35.91   24.71  578.29 ^ fp_adder/adder/_2042_/Y (OAI21x1_ASAP7_75t_R)
     3    4.68                           fp_adder/adder/_0035_ (net)
                 35.91    0.19  578.48 ^ fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 19.75   15.91  594.40 v fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     2    3.92                           fp_adder/adder/_0036_ (net)
                 19.75    0.04  594.44 v fp_adder/adder/_2044_/B (NAND3x2_ASAP7_75t_R)
                 30.75   17.30  611.74 ^ fp_adder/adder/_2044_/Y (NAND3x2_ASAP7_75t_R)
     2    2.39                           fp_adder/adder/_0037_ (net)
                 30.75    0.09  611.82 ^ fp_adder/adder/_2045_/B (NAND2x1_ASAP7_75t_R)
                 13.82   11.66  623.49 v fp_adder/adder/_2045_/Y (NAND2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0038_ (net)
                 13.82    0.01  623.50 v fp_adder/adder/_2050_/A2 (OAI21x1_ASAP7_75t_R)
                 17.16   11.12  634.62 ^ fp_adder/adder/_2050_/Y (OAI21x1_ASAP7_75t_R)
     1    1.31                           fp_adder/adder/_0044_ (net)
                 17.16    0.02  634.64 ^ fp_adder/adder/_2068_/A1 (AOI21x1_ASAP7_75t_R)
                 13.65   11.19  645.84 v fp_adder/adder/_2068_/Y (AOI21x1_ASAP7_75t_R)
     1    1.54                           fp_adder/adder/_0064_ (net)
                 13.65    0.08  645.92 v fp_adder/adder/_2152_/A1 (OAI21x1_ASAP7_75t_R)
                 33.29   19.69  665.61 ^ fp_adder/adder/_2152_/Y (OAI21x1_ASAP7_75t_R)
     3    4.56                           fp_adder/adder/_0156_ (net)
                 33.48    1.41  667.02 ^ fp_adder/adder/_2159_/A2 (OAI21x1_ASAP7_75t_R)
                 22.94   16.48  683.50 v fp_adder/adder/_2159_/Y (OAI21x1_ASAP7_75t_R)
     3    3.43                           fp_adder/adder/_0164_ (net)
                 22.94    0.03  683.53 v fp_adder/adder/_2160_/B (NOR2x1_ASAP7_75t_R)
                 22.10   16.95  700.48 ^ fp_adder/adder/_2160_/Y (NOR2x1_ASAP7_75t_R)
     2    2.22                           fp_adder/adder/_0165_ (net)
                 22.10    0.08  700.56 ^ fp_adder/adder/_2161_/A2 (AOI21x1_ASAP7_75t_R)
                 24.73   15.86  716.42 v fp_adder/adder/_2161_/Y (AOI21x1_ASAP7_75t_R)
     4    4.01                           fp_adder/adder/_0166_ (net)
                 24.74    0.25  716.67 v fp_adder/adder/_2167_/A2 (OAI21x1_ASAP7_75t_R)
                 36.42   23.03  739.69 ^ fp_adder/adder/_2167_/Y (OAI21x1_ASAP7_75t_R)
     5    5.00                           fp_adder/adder/_0172_ (net)
                 36.45    0.59  740.28 ^ fp_adder/adder/_2180_/A2 (AOI21x1_ASAP7_75t_R)
                 35.58   22.35  762.64 v fp_adder/adder/_2180_/Y (AOI21x1_ASAP7_75t_R)
     4    6.11                           fp_adder/adder/_0187_ (net)
                 35.75    1.39  764.02 v fp_adder/adder/_2181_/A (INVx2_ASAP7_75t_R)
                 17.50   14.40  778.43 ^ fp_adder/adder/_2181_/Y (INVx2_ASAP7_75t_R)
     2    3.01                           fp_adder/adder/_0188_ (net)
                 17.51    0.06  778.48 ^ fp_adder/adder/_2182_/B (NAND2x2_ASAP7_75t_R)
                 11.79   10.05  788.54 v fp_adder/adder/_2182_/Y (NAND2x2_ASAP7_75t_R)
     2    2.37                           fp_adder/adder/_0189_ (net)
                 11.79    0.09  788.62 v fp_adder/adder/_2187_/A2 (AOI21x1_ASAP7_75t_R)
                 20.14   13.78  802.40 ^ fp_adder/adder/_2187_/Y (AOI21x1_ASAP7_75t_R)
     2    2.51                           fp_adder/adder/_0194_ (net)
                 20.15    0.12  802.52 ^ fp_adder/adder/_2254_/B (NOR2x1_ASAP7_75t_R)
                 12.23   11.08  813.60 v fp_adder/adder/_2254_/Y (NOR2x1_ASAP7_75t_R)
     1    0.97                           fp_adder/adder/_0241_ (net)
                 12.23    0.01  813.61 v fp_adder/adder/_2255_/B (XNOR2x2_ASAP7_75t_R)
                 23.99   32.33  845.94 ^ fp_adder/adder/_2255_/Y (XNOR2x2_ASAP7_75t_R)
     4    5.39                           fp_adder/adder/adder.Mant_addOut_D[26] (net)
                 24.00    0.16  846.10 ^ fp_adder/adder/norm/_1295_/A (NOR2x2_ASAP7_75t_R)
                 16.73   15.28  861.39 v fp_adder/adder/norm/_1295_/Y (NOR2x2_ASAP7_75t_R)
     2    2.83                           fp_adder/adder/norm/_0350_ (net)
                 16.73    0.05  861.43 v fp_adder/adder/norm/_1297_/A (NAND2x2_ASAP7_75t_R)
                 23.37   18.22  879.65 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.82                           fp_adder/adder/norm/_0363_ (net)
                 23.38    0.07  879.72 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 30.29   22.94  902.66 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.43                           fp_adder/adder/norm/_0383_ (net)
                 30.30    0.22  902.88 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 41.54   30.15  933.02 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6    9.40                           fp_adder/adder/norm/_0391_ (net)
                 41.56    0.50  933.53 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 25.73   23.51  957.04 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     3    5.07                           fp_adder/adder/norm/_0398_ (net)
                 25.73    0.04  957.08 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 59.29   33.26  990.34 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.96                           fp_adder/adder/norm/_0494_ (net)
                 59.34    0.93  991.28 ^ fp_adder/adder/norm/_1413_/B (NAND2x1_ASAP7_75t_R)
                 23.48   18.32 1009.60 v fp_adder/adder/norm/_1413_/Y (NAND2x1_ASAP7_75t_R)
     2    1.91                           fp_adder/adder/norm/_0495_ (net)
                 23.48    0.01 1009.61 v fp_adder/adder/norm/_1476_/A (INVx1_ASAP7_75t_R)
                 19.27   14.98 1024.59 ^ fp_adder/adder/norm/_1476_/Y (INVx1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0558_ (net)
                 19.27    0.04 1024.63 ^ fp_adder/adder/norm/_1478_/A2 (OAI21x1_ASAP7_75t_R)
                 12.44    9.62 1034.25 v fp_adder/adder/norm/_1478_/Y (OAI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0560_ (net)
                 12.44    0.04 1034.29 v fp_adder/adder/norm/_1479_/B (NOR2x1_ASAP7_75t_R)
                 13.15   10.57 1044.86 ^ fp_adder/adder/norm/_1479_/Y (NOR2x1_ASAP7_75t_R)
     1    1.19                           fp_adder/adder/norm/_0561_ (net)
                 13.15    0.02 1044.89 ^ fp_adder/adder/norm/_1480_/A2 (AOI21x1_ASAP7_75t_R)
                 14.61    8.92 1053.81 v fp_adder/adder/norm/_1480_/Y (AOI21x1_ASAP7_75t_R)
     1    1.42                           fp_adder/adder/norm/_0562_ (net)
                 14.61    0.08 1053.89 v fp_adder/adder/norm/_1482_/A2 (OAI21x1_ASAP7_75t_R)
                 14.17   11.23 1065.12 ^ fp_adder/adder/norm/_1482_/Y (OAI21x1_ASAP7_75t_R)
     1    1.29                           fp_adder/adder/norm/_0564_ (net)
                 14.17    0.04 1065.16 ^ fp_adder/adder/norm/_1484_/A2 (AOI21x1_ASAP7_75t_R)
                 62.27   31.40 1096.56 v fp_adder/adder/norm/_1484_/Y (AOI21x1_ASAP7_75t_R)
     8   12.57                           fp_adder/adder/norm/_0566_ (net)
                 62.29    0.54 1097.10 v fp_adder/adder/norm/_1488_/B (NAND2x2_ASAP7_75t_R)
                 27.82   25.15 1122.25 ^ fp_adder/adder/norm/_1488_/Y (NAND2x2_ASAP7_75t_R)
     2    3.42                           fp_adder/adder/norm/_0570_ (net)
                 27.82    0.05 1122.30 ^ fp_adder/adder/norm/_1490_/B1 (AOI22x1_ASAP7_75t_R)
                 27.82   18.01 1140.30 v fp_adder/adder/norm/_1490_/Y (AOI22x1_ASAP7_75t_R)
     4    4.00                           fp_adder/adder/norm/_0572_ (net)
                 27.82    0.20 1140.50 v fp_adder/adder/norm/_1513_/A2 (AOI21x1_ASAP7_75t_R)
                 32.53   22.03 1162.53 ^ fp_adder/adder/norm/_1513_/Y (AOI21x1_ASAP7_75t_R)
     4    4.32                           fp_adder/adder/norm/_0595_ (net)
                 32.53    0.08 1162.61 ^ fp_adder/adder/norm/_1536_/A2 (AOI21x1_ASAP7_75t_R)
                 13.04   10.51 1173.12 v fp_adder/adder/norm/_1536_/Y (AOI21x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_0618_ (net)
                 13.04    0.01 1173.13 v fp_adder/adder/norm/_1538_/A2 (OAI21x1_ASAP7_75t_R)
                 51.37   27.31 1200.45 ^ fp_adder/adder/norm/_1538_/Y (OAI21x1_ASAP7_75t_R)
     5    7.74                           fp_adder/adder/norm/_0620_ (net)
                 51.39    0.54 1200.99 ^ load_slew74/A (BUFx16f_ASAP7_75t_R)
                 12.60   25.40 1226.39 ^ load_slew74/Y (BUFx16f_ASAP7_75t_R)
     6   14.45                           net74 (net)
                 12.90    1.00 1227.39 ^ load_slew73/A (BUFx16f_ASAP7_75t_R)
                 16.06   18.29 1245.69 ^ load_slew73/Y (BUFx16f_ASAP7_75t_R)
     8   21.20                           net73 (net)
                 18.46    3.23 1248.92 ^ fp_adder/adder/norm/_1704_/B (NOR2x2_ASAP7_75t_R)
                 48.99   25.11 1274.03 v fp_adder/adder/norm/_1704_/Y (NOR2x2_ASAP7_75t_R)
     7   12.92                           fp_adder/adder/norm/_0786_ (net)
                 49.19    1.78 1275.81 v fp_adder/adder/norm/_1852_/B (NAND2x1_ASAP7_75t_R)
                 28.47   25.24 1301.05 ^ fp_adder/adder/norm/_1852_/Y (NAND2x1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0934_ (net)
                 28.47    0.03 1301.08 ^ fp_adder/adder/norm/_2033_/A2 (AOI21x1_ASAP7_75t_R)
                 25.06   12.94 1314.02 v fp_adder/adder/norm/_2033_/Y (AOI21x1_ASAP7_75t_R)
     2    2.26                           fp_adder/adder/norm/_1115_ (net)
                 25.06    0.10 1314.12 v fp_adder/adder/norm/_2215_/A (INVx1_ASAP7_75t_R)
                 13.05   11.05 1325.18 ^ fp_adder/adder/norm/_2215_/Y (INVx1_ASAP7_75t_R)
     1    1.10                           fp_adder/adder/norm/_0057_ (net)
                 13.05    0.01 1325.18 ^ fp_adder/adder/norm/_2217_/A (NAND2x1_ASAP7_75t_R)
                 15.30   11.86 1337.04 v fp_adder/adder/norm/_2217_/Y (NAND2x1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0059_ (net)
                 15.31    0.20 1337.24 v fp_adder/adder/norm/_2218_/B (NOR2x1_ASAP7_75t_R)
                 22.46   13.34 1350.58 ^ fp_adder/adder/norm/_2218_/Y (NOR2x1_ASAP7_75t_R)
     2    1.78                           fp_adder/adder/norm/_0060_ (net)
                 22.46    0.04 1350.62 ^ fp_adder/adder/norm/_2219_/A2 (OAI21x1_ASAP7_75t_R)
                 23.50   11.43 1362.05 v fp_adder/adder/norm/_2219_/Y (OAI21x1_ASAP7_75t_R)
     1    1.91                           fp_adder/adder/norm/_0061_ (net)
                 23.51    0.23 1362.29 v fp_adder/adder/norm/_2220_/B (NAND2x1_ASAP7_75t_R)
                 21.87   18.29 1380.57 ^ fp_adder/adder/norm/_2220_/Y (NAND2x1_ASAP7_75t_R)
     1    2.27                           fp_adder/adder/norm/_0062_ (net)
                 21.87    0.03 1380.61 ^ fp_adder/adder/norm/_2221_/B (NOR2x2_ASAP7_75t_R)
                 20.97   16.13 1396.74 v fp_adder/adder/norm/_2221_/Y (NOR2x2_ASAP7_75t_R)
     2    4.95                           fp_adder/adder/norm/_0063_ (net)
                 21.09    0.85 1397.58 v fp_adder/adder/norm/_2246_/A (NAND2x2_ASAP7_75t_R)
                 31.94   19.74 1417.33 ^ fp_adder/adder/norm/_2246_/Y (NAND2x2_ASAP7_75t_R)
     3    4.78                           fp_adder/adder/norm/_0091_ (net)
                 31.94    0.04 1417.37 ^ fp_adder/adder/norm/_2281_/A (NOR2x2_ASAP7_75t_R)
                 19.38   18.30 1435.67 v fp_adder/adder/norm/_2281_/Y (NOR2x2_ASAP7_75t_R)
     3    3.53                           fp_adder/adder/norm/_0129_ (net)
                 19.39    0.12 1435.78 v fp_adder/adder/norm/_2362_/A (NAND2x2_ASAP7_75t_R)
                 18.29   16.59 1452.37 ^ fp_adder/adder/norm/_2362_/Y (NAND2x2_ASAP7_75t_R)
     2    3.15                           fp_adder/adder/norm/_0218_ (net)
                 18.29    0.07 1452.45 ^ fp_adder/adder/norm/_2363_/B (NOR2x2_ASAP7_75t_R)
                 35.13   20.04 1472.48 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7    8.50                           fp_adder/adder/norm/_0220_ (net)
                 35.15    0.51 1472.99 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 23.51   20.89 1493.88 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    3.38                           fp_adder/adder/norm/_0222_ (net)
                 23.53    0.32 1494.21 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.80   15.95 1510.16 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.92                           fp_adder/adder/norm/_0227_ (net)
                 23.81    0.26 1510.42 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 27.98   19.43 1529.85 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.64                           fp_adder/adder/norm/_0239_ (net)
                 27.98    0.07 1529.91 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 19.47   14.34 1544.25 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.82                           fp_adder/adder/norm/_0248_ (net)
                 19.47    0.03 1544.28 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.84   13.46 1557.74 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.73                           fp_adder/adder/norm/_0251_ (net)
                 16.84    0.03 1557.76 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 20.97   22.41 1580.17 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    2.01                           result_int_d[30] (net)
                 20.97    0.20 1580.38 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.49   15.87 1596.25 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.66                           _281_ (net)
                  8.49    0.01 1596.26 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.47   16.16 1612.42 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.71                           _139_ (net)
                 12.47    0.01 1612.44 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               1612.44   data arrival time

                       1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 ^ clk_i (in)
     1   12.67                           clk_i (net)
                 32.72   10.32 1510.32 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.91   24.72 1535.04 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    7.98                           clknet_0_clk_i (net)
                 11.44    1.21 1536.25 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 30.24   25.41 1561.66 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    10   38.33                           clknet_1_1__leaf_clk_i (net)
                 36.61    7.19 1568.85 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.27   30.13 1598.98 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   21.98                           clknet_leaf_13_clk_i (net)
                 19.42    0.94 1599.92 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1599.92   clock reconvergence pessimism
                         -4.92 1595.00   library setup time
                               1595.00   data required time
-----------------------------------------------------------------------------
                               1595.00   data required time
                               -1612.44   data arrival time
-----------------------------------------------------------------------------
                                -17.43   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
10.760448455810547

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0336

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
6.702068328857422

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2909

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1612.4357

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-17.4318

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-1.081085

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.37e-03   1.50e-04   8.21e-07   4.52e-03  23.6%
Combinational          8.66e-03   5.95e-03   3.18e-06   1.46e-02  76.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-02   6.10e-03   4.00e-06   1.91e-02 100.0%
                          68.1%      31.9%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 4470 u^2 46% utilization.

Elapsed time: 4:38.08[h:]min:sec. CPU time: user 276.77 sys 0.61 (99%). Peak memory: 1500992KB.
