/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [26:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [29:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [21:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [41:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [17:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  reg [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = !(celloutsig_0_6z ? celloutsig_0_10z : celloutsig_0_1z[18]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= in_data[121:116];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 27'h0000000;
    else _01_ <= { in_data[38:13], celloutsig_0_6z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= { in_data[67], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_14z = { celloutsig_1_13z[10:5], celloutsig_1_6z, celloutsig_1_10z } / { 1'h1, celloutsig_1_8z[6:0] };
  assign celloutsig_0_9z = _01_[22:16] / { 1'h1, _01_[10], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_11z = { _01_[20:13], celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[19:12] };
  assign celloutsig_0_22z = { celloutsig_0_1z[22:5], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_18z } / { 1'h1, celloutsig_0_1z[20:4], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_1_3z = { _00_[3:1], _00_ } == { in_data[150:144], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } == { in_data[181:177], _00_ };
  assign celloutsig_0_14z = { _01_[21:4], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z } == { celloutsig_0_10z, _01_, celloutsig_0_12z };
  assign celloutsig_0_28z = celloutsig_0_1z[21:5] == { celloutsig_0_17z[8:6], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_9z = { celloutsig_1_8z[9:4], celloutsig_1_7z } > { celloutsig_1_4z, _00_ };
  assign celloutsig_0_25z = celloutsig_0_9z[5:2] > celloutsig_0_1z[21:18];
  assign celloutsig_0_44z = { celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_25z } || celloutsig_0_43z[11:6];
  assign celloutsig_0_5z = in_data[23:19] || { celloutsig_0_3z[36], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_10z = in_data[124:122] || _00_[4:2];
  assign celloutsig_1_11z = { _00_[3:1], celloutsig_1_7z } || { celloutsig_1_8z[3:1], celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_1z[21:14] || { in_data[20:14], celloutsig_0_5z };
  assign celloutsig_0_8z = _01_[14:7] || in_data[66:59];
  assign celloutsig_0_23z = { celloutsig_0_17z[3:2], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_12z } || in_data[74:62];
  assign celloutsig_0_18z = { _01_[25:12], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z } < celloutsig_0_3z[24:0];
  assign celloutsig_0_43z = { celloutsig_0_26z[7:2], celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_40z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_39z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z } % { 1'h1, celloutsig_0_30z[3], celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_5z };
  assign celloutsig_1_8z = { _00_[5:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_7z, celloutsig_1_5z, _00_ };
  assign celloutsig_0_1z = in_data[67:44] % { 1'h1, in_data[24:2] };
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_14z } % { 1'h1, celloutsig_0_17z[5:4], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_3z = { celloutsig_0_1z[22:6], celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[22:6], celloutsig_0_1z[23:1], in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_10z ? celloutsig_0_3z[5:3] : { celloutsig_0_22z[12:11], celloutsig_0_14z };
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_1z[18:16] : { in_data[91:90], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_3z ? in_data[136:134] : in_data[100:98];
  assign celloutsig_1_13z = celloutsig_1_1z ? { celloutsig_1_8z[9:3], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z, 1'h1, celloutsig_1_2z } : { celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_33z = { celloutsig_0_9z[5:1], celloutsig_0_12z, celloutsig_0_19z } != { celloutsig_0_22z[24:22], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_1_4z = in_data[136:132] != in_data[116:112];
  assign celloutsig_1_19z = { celloutsig_1_15z[4:2], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_18z } != { celloutsig_1_8z[6:2], celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_16z = celloutsig_0_3z[35:5] != { celloutsig_0_11z[7:0], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z } != { celloutsig_0_17z[9:7], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[65] & in_data[15];
  assign celloutsig_0_39z = celloutsig_0_23z & celloutsig_0_19z;
  assign celloutsig_1_1z = in_data[144] & in_data[165];
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[116];
  assign celloutsig_0_10z = in_data[41] & celloutsig_0_4z[2];
  assign celloutsig_0_34z = ~^ in_data[73:56];
  assign celloutsig_1_7z = ~^ { celloutsig_1_5z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_12z = ~^ celloutsig_0_1z[12:8];
  assign celloutsig_0_15z = ~^ celloutsig_0_11z[3:0];
  assign celloutsig_0_2z = ~^ in_data[20:8];
  assign celloutsig_0_30z = { celloutsig_0_22z[23:9], celloutsig_0_9z } << { celloutsig_0_26z[6:3], celloutsig_0_13z, _02_, celloutsig_0_13z };
  assign celloutsig_0_40z = celloutsig_0_4z <<< { celloutsig_0_29z[5:4], celloutsig_0_23z };
  assign celloutsig_1_15z = { celloutsig_1_8z[10:6], celloutsig_1_9z } <<< { celloutsig_1_14z[3:2], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_13z = _01_[12:6] <<< { celloutsig_0_9z[5:0], celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_3z[2:1], celloutsig_0_11z } <<< { celloutsig_0_3z[31:22], celloutsig_0_6z };
  assign celloutsig_0_29z = celloutsig_0_3z[13:0] <<< { celloutsig_0_17z[5:1], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_25z, _02_, celloutsig_0_19z, celloutsig_0_12z };
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 8'h00;
    else if (clkin_data[128]) celloutsig_1_18z = celloutsig_1_13z[7:0];
  assign { out_data[135:128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
