/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [10:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [27:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  reg [4:0] celloutsig_0_95z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  reg [5:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[186] ? in_data[120] : in_data[186];
  assign celloutsig_1_10z = celloutsig_1_5z ? celloutsig_1_7z[3] : celloutsig_1_3z;
  assign celloutsig_0_48z = ~(celloutsig_0_44z & celloutsig_0_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z & celloutsig_0_0z);
  assign celloutsig_0_44z = ~((celloutsig_0_18z | celloutsig_0_34z[3]) & celloutsig_0_10z[5]);
  assign celloutsig_1_12z = ~((in_data[133] | celloutsig_1_11z[11]) & celloutsig_1_11z[7]);
  assign celloutsig_0_15z = ~((celloutsig_0_0z | in_data[83]) & celloutsig_0_11z);
  assign celloutsig_0_0z = ~((in_data[77] | in_data[38]) & (in_data[65] | in_data[77]));
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_7z[3]) & (celloutsig_0_6z | celloutsig_0_10z[5]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[33]) & (in_data[26] | celloutsig_0_1z));
  assign celloutsig_0_29z = ~((1'h1 | celloutsig_0_6z) & (celloutsig_0_5z | in_data[82]));
  assign celloutsig_0_36z = celloutsig_0_19z[9] | celloutsig_0_16z;
  assign celloutsig_0_46z = celloutsig_0_32z | celloutsig_0_4z;
  assign celloutsig_0_56z = celloutsig_0_26z[0] | celloutsig_0_46z;
  assign celloutsig_0_14z = celloutsig_0_8z | celloutsig_0_10z[0];
  assign celloutsig_0_16z = celloutsig_0_4z | celloutsig_0_5z;
  assign celloutsig_0_18z = celloutsig_0_5z | celloutsig_0_7z[2];
  assign celloutsig_0_27z = celloutsig_0_22z[6] | celloutsig_0_13z[1];
  assign celloutsig_0_32z = ~(celloutsig_0_4z ^ celloutsig_0_16z);
  assign celloutsig_0_5z = ~(in_data[28] ^ celloutsig_0_4z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z ^ celloutsig_0_4z);
  assign celloutsig_1_5z = ~(in_data[191] ^ celloutsig_1_1z[1]);
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_21z };
  always_ff @(negedge clkin_data[160], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 11'h000;
    else _01_ <= in_data[115:105];
  assign celloutsig_0_43z = { celloutsig_0_40z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_5z, 1'h1, celloutsig_0_1z, celloutsig_0_0z, 1'h1, celloutsig_0_5z, 1'h1, celloutsig_0_5z, 1'h1, celloutsig_0_4z, celloutsig_0_7z } > { celloutsig_0_22z[21:2], celloutsig_0_39z };
  assign celloutsig_0_47z = { celloutsig_0_26z[4], celloutsig_0_0z, celloutsig_0_44z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_36z } > { celloutsig_0_34z, celloutsig_0_31z };
  assign celloutsig_0_50z = _00_[8:1] > { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_44z, celloutsig_0_43z, celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_30z };
  assign celloutsig_0_52z = { celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_42z, celloutsig_0_51z } > { celloutsig_0_48z, celloutsig_0_42z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_7z, celloutsig_1_0z } > { celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_14z = { _01_[9:2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, _01_, celloutsig_1_12z } > { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, _01_, celloutsig_1_12z };
  assign celloutsig_0_45z = { in_data[55:51], celloutsig_0_29z, celloutsig_0_18z } && { celloutsig_0_35z[6:2], celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_1_18z = { in_data[136:108], celloutsig_1_5z } && { celloutsig_1_11z[10:8], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_13z, _01_, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_51z = celloutsig_0_24z[5:1] || _00_[6:2];
  assign celloutsig_0_58z = { celloutsig_0_35z, _00_ } || { celloutsig_0_7z[5:4], celloutsig_0_56z, celloutsig_0_18z, celloutsig_0_48z, celloutsig_0_47z, celloutsig_0_43z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_36z, celloutsig_0_7z };
  assign celloutsig_1_2z = { in_data[182:177], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } || { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = 1'h1 || { in_data[7:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_10z, celloutsig_0_0z, 1'h1, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_37z } < { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[44:38], celloutsig_0_1z, celloutsig_0_2z } < { in_data[77:70], celloutsig_0_2z };
  assign celloutsig_1_13z = celloutsig_1_7z[4:2] < celloutsig_1_11z[11:9];
  assign celloutsig_0_39z = in_data[18:16] % { 1'h1, celloutsig_0_22z[16], celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[155:153], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[103:102], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_4z = in_data[126:123] * { celloutsig_1_1z[3:1], celloutsig_1_3z };
  assign celloutsig_0_24z = { in_data[53:49], celloutsig_0_21z, 1'h1 } * { celloutsig_0_22z[10:6], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_34z = celloutsig_0_19z[2] ? celloutsig_0_19z[9:4] : celloutsig_0_10z;
  assign celloutsig_1_6z = celloutsig_1_5z ? celloutsig_1_1z[4:1] : celloutsig_1_1z[3:0];
  assign celloutsig_0_10z = celloutsig_0_1z ? { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, 1'h1, celloutsig_0_6z } : { in_data[10:9], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_13z[3:1] = celloutsig_0_4z ? celloutsig_0_10z[3:1] : { celloutsig_0_5z, 1'h1, celloutsig_0_5z };
  assign celloutsig_0_94z = { in_data[60:57], celloutsig_0_51z, celloutsig_0_0z } !== { celloutsig_0_11z, celloutsig_0_52z, celloutsig_0_50z, celloutsig_0_30z, celloutsig_0_58z, celloutsig_0_36z };
  assign celloutsig_0_42z = ~ { celloutsig_0_26z[4:3], celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_27z };
  assign celloutsig_0_19z = ~ { in_data[56:48], celloutsig_0_18z };
  assign celloutsig_0_31z = | celloutsig_0_23z[4:1];
  assign celloutsig_1_17z = | { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z[4] };
  assign celloutsig_0_1z = | { in_data[56:44], celloutsig_0_0z };
  assign celloutsig_0_30z = ^ { in_data[91], celloutsig_0_5z, celloutsig_0_13z[3:1], 1'h1 };
  assign celloutsig_0_37z = ^ { celloutsig_0_5z, 1'h1, celloutsig_0_1z, celloutsig_0_0z, 1'h1, celloutsig_0_5z, 1'h1, celloutsig_0_5z, 1'h1, celloutsig_0_4z, celloutsig_0_7z[7:4], celloutsig_0_5z };
  assign celloutsig_0_21z = ^ { in_data[64:63], celloutsig_0_12z, celloutsig_0_6z, 1'h1, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_40z = { celloutsig_0_39z[1:0], celloutsig_0_31z } >> { celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_38z };
  assign celloutsig_0_17z = { in_data[87:85], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, 1'h1 } >> in_data[37:20];
  assign celloutsig_1_15z = _01_[9:7] - { in_data[111:110], celloutsig_1_9z };
  assign celloutsig_0_35z = { celloutsig_0_7z, celloutsig_0_2z } ^ { celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_7z = in_data[87:80] ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_19z = { _01_[4:3], celloutsig_1_3z } ^ in_data[169:167];
  always_latch
    if (!clkin_data[96]) celloutsig_0_95z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_95z = celloutsig_0_34z[4:0];
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_7z = in_data[157:152];
  always_latch
    if (!clkin_data[96]) celloutsig_0_22z = 28'h0000000;
    else if (!clkin_data[32]) celloutsig_0_22z = { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_26z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_26z = { celloutsig_0_24z[4:2], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_28z = ~((celloutsig_0_24z[3] & celloutsig_0_26z[0]) | (celloutsig_0_13z[1] & celloutsig_0_15z));
  assign { celloutsig_0_23z[7:1], celloutsig_0_23z[8] } = { celloutsig_0_7z[7:1], celloutsig_0_0z } ^ { celloutsig_0_17z[15:10], celloutsig_0_16z, celloutsig_0_17z[16] };
  assign { celloutsig_1_11z[11], celloutsig_1_11z[0], celloutsig_1_11z[10:7], celloutsig_1_11z[12], celloutsig_1_11z[6:2] } = ~ { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_13z[0] = 1'h1;
  assign celloutsig_1_11z[1] = celloutsig_1_11z[12];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
