Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jun 10 19:01:57 2024
| Host         : LAPTOP-V4AA5JHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Registros_timing_summary_routed.rpt -pb Registros_timing_summary_routed.pb -rpx Registros_timing_summary_routed.rpx -warn_on_violation
| Design       : Registros
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (160)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: WR (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WR_REG[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WR_REG[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WR_REG[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WR_REG[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD_REG2[0]
                            (input port)
  Destination:            RD_DATA2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.737ns  (logic 4.614ns (47.384%)  route 5.123ns (52.616%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  RD_REG2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  RD_REG2_IBUF[0]_inst/O
                         net (fo=8, routed)           2.485     3.825    RD_REG2_IBUF[0]
    SLICE_X0Y106         LUT6 (Prop_lut6_I4_O)        0.097     3.922 r  RD_DATA2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.638     6.561    RD_DATA2_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.177     9.737 r  RD_DATA2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.737    RD_DATA2[5]
    V14                                                               r  RD_DATA2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[0]
                            (input port)
  Destination:            RD_DATA2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.346ns  (logic 4.591ns (49.123%)  route 4.755ns (50.877%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  RD_REG2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  RD_REG2_IBUF[0]_inst/O
                         net (fo=8, routed)           2.487     3.827    RD_REG2_IBUF[0]
    SLICE_X0Y106         LUT6 (Prop_lut6_I4_O)        0.097     3.924 r  RD_DATA2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.268     6.192    RD_DATA2_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.154     9.346 r  RD_DATA2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.346    RD_DATA2[3]
    T16                                                               r  RD_DATA2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[1]
                            (input port)
  Destination:            RD_DATA2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.632ns (49.665%)  route 4.694ns (50.335%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RD_REG2[1] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  RD_REG2_IBUF[1]_inst/O
                         net (fo=8, routed)           2.393     3.754    RD_REG2_IBUF[1]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.097     3.851 r  RD_DATA2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.301     6.152    RD_DATA2_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.174     9.326 r  RD_DATA2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.326    RD_DATA2[4]
    V15                                                               r  RD_DATA2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[1]
                            (input port)
  Destination:            RD_DATA2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.650ns (50.432%)  route 4.571ns (49.568%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RD_REG2[1] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  RD_REG2_IBUF[1]_inst/O
                         net (fo=8, routed)           2.088     3.449    RD_REG2_IBUF[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.097     3.546 r  RD_DATA2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.483     6.028    RD_DATA2_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.193     9.221 r  RD_DATA2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.221    RD_DATA2[6]
    V12                                                               r  RD_DATA2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[0]
                            (input port)
  Destination:            RD_DATA2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.629ns (50.386%)  route 4.558ns (49.614%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  RD_REG2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  RD_REG2_IBUF[0]_inst/O
                         net (fo=8, routed)           1.975     3.316    RD_REG2_IBUF[0]
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.097     3.413 r  RD_DATA2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.582     5.995    RD_DATA2_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         3.191     9.186 r  RD_DATA2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.186    RD_DATA2[7]
    V11                                                               r  RD_DATA2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[0]
                            (input port)
  Destination:            RD_DATA2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.112ns  (logic 4.614ns (50.635%)  route 4.498ns (49.365%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  RD_REG2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  RD_REG2_IBUF[0]_inst/O
                         net (fo=8, routed)           2.312     3.652    RD_REG2_IBUF[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I4_O)        0.097     3.749 r  RD_DATA2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.186     5.936    RD_DATA2_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.177     9.112 r  RD_DATA2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.112    RD_DATA2[1]
    T15                                                               r  RD_DATA2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[0]
                            (input port)
  Destination:            RD_DATA2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.612ns (51.101%)  route 4.413ns (48.899%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  RD_REG2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  RD_REG2_IBUF[0]_inst/O
                         net (fo=8, routed)           1.917     3.257    RD_REG2_IBUF[0]
    SLICE_X0Y105         LUT6 (Prop_lut6_I4_O)        0.097     3.354 r  RD_DATA2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.497     5.851    RD_DATA2_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.175     9.025 r  RD_DATA2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.025    RD_DATA2[2]
    U14                                                               r  RD_DATA2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG1[1]
                            (input port)
  Destination:            RD_DATA1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.621ns (51.856%)  route 4.291ns (48.144%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RD_REG1[1] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG1[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  RD_REG1_IBUF[1]_inst/O
                         net (fo=8, routed)           2.074     3.421    RD_REG1_IBUF[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.097     3.518 r  RD_DATA1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.216     5.734    RD_DATA1_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     8.912 r  RD_DATA1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.912    RD_DATA1[7]
    U16                                                               r  RD_DATA1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG1[1]
                            (input port)
  Destination:            RD_DATA1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 4.618ns (52.155%)  route 4.236ns (47.845%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RD_REG1[1] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG1[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  RD_REG1_IBUF[1]_inst/O
                         net (fo=8, routed)           1.892     3.238    RD_REG1_IBUF[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I3_O)        0.097     3.335 r  RD_DATA1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.345     5.680    RD_DATA1_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     8.854 r  RD_DATA1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.854    RD_DATA1[5]
    V17                                                               r  RD_DATA1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_REG2[0]
                            (input port)
  Destination:            RD_DATA2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.607ns (52.874%)  route 4.106ns (47.126%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  RD_REG2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_REG2[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  RD_REG2_IBUF[0]_inst/O
                         net (fo=8, routed)           1.633     2.973    RD_REG2_IBUF[0]
    SLICE_X0Y113         LUT6 (Prop_lut6_I4_O)        0.097     3.070 r  RD_DATA2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.474     5.544    RD_DATA2_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.170     8.714 r  RD_DATA2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.714    RD_DATA2[0]
    V16                                                               r  RD_DATA2[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WR_DATA[2]
                            (input port)
  Destination:            mem_reg_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.256ns (45.977%)  route 0.301ns (54.023%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  WR_DATA[2] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[2]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  WR_DATA_IBUF[2]_inst/O
                         net (fo=4, routed)           0.301     0.558    WR_DATA_IBUF[2]
    SLICE_X1Y106         LDCE                                         r  mem_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[2]
                            (input port)
  Destination:            mem_reg_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.256ns (45.608%)  route 0.306ns (54.392%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  WR_DATA[2] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[2]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  WR_DATA_IBUF[2]_inst/O
                         net (fo=4, routed)           0.306     0.562    WR_DATA_IBUF[2]
    SLICE_X0Y106         LDCE                                         r  mem_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[5]
                            (input port)
  Destination:            mem_reg_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.268ns (44.679%)  route 0.332ns (55.321%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  WR_DATA[5] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[5]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  WR_DATA_IBUF[5]_inst/O
                         net (fo=4, routed)           0.332     0.600    WR_DATA_IBUF[5]
    SLICE_X0Y105         LDCE                                         r  mem_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[4]
                            (input port)
  Destination:            mem_reg_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.251ns (41.582%)  route 0.352ns (58.418%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  WR_DATA[4] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[4]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  WR_DATA_IBUF[4]_inst/O
                         net (fo=4, routed)           0.352     0.603    WR_DATA_IBUF[4]
    SLICE_X0Y105         LDCE                                         r  mem_reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[2]
                            (input port)
  Destination:            mem_reg_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.256ns (42.448%)  route 0.348ns (57.552%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  WR_DATA[2] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[2]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  WR_DATA_IBUF[2]_inst/O
                         net (fo=4, routed)           0.348     0.604    WR_DATA_IBUF[2]
    SLICE_X1Y105         LDCE                                         r  mem_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[3]
                            (input port)
  Destination:            mem_reg_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.261ns (42.932%)  route 0.347ns (57.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  WR_DATA[3] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[3]
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  WR_DATA_IBUF[3]_inst/O
                         net (fo=4, routed)           0.347     0.607    WR_DATA_IBUF[3]
    SLICE_X0Y107         LDCE                                         r  mem_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[2]
                            (input port)
  Destination:            mem_reg_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.256ns (42.133%)  route 0.352ns (57.867%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  WR_DATA[2] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[2]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  WR_DATA_IBUF[2]_inst/O
                         net (fo=4, routed)           0.352     0.609    WR_DATA_IBUF[2]
    SLICE_X0Y105         LDCE                                         r  mem_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[5]
                            (input port)
  Destination:            mem_reg_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.268ns (43.666%)  route 0.346ns (56.334%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  WR_DATA[5] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[5]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  WR_DATA_IBUF[5]_inst/O
                         net (fo=4, routed)           0.346     0.614    WR_DATA_IBUF[5]
    SLICE_X1Y106         LDCE                                         r  mem_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[1]
                            (input port)
  Destination:            mem_reg_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.234ns (38.094%)  route 0.381ns (61.906%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  WR_DATA[1] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[1]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  WR_DATA_IBUF[1]_inst/O
                         net (fo=4, routed)           0.381     0.615    WR_DATA_IBUF[1]
    SLICE_X1Y108         LDCE                                         r  mem_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_DATA[1]
                            (input port)
  Destination:            mem_reg_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.234ns (37.816%)  route 0.385ns (62.184%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  WR_DATA[1] (IN)
                         net (fo=0)                   0.000     0.000    WR_DATA[1]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  WR_DATA_IBUF[1]_inst/O
                         net (fo=4, routed)           0.385     0.619    WR_DATA_IBUF[1]
    SLICE_X0Y108         LDCE                                         r  mem_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





