

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Sep 19 22:55:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.700 us|  0.700 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 8, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%write_ln587 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %contr_taskId_c, i16 %p_read"   --->   Operation 38 'write' 'write_ln587' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i16 %p_read" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 39 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 40 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 41 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 42 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 43 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 44 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 45 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 46 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 47 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 48 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 49 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 50 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 51 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 52 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 53 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 54 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 55 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 56 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 57 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln402 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:402]   --->   Operation 58 'specreset' 'specreset_ln402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %contr_taskId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln367 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_8" [detector_solid/abs_solid_detector.cpp:367->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 60 'specpipeline' 'specpipeline_ln367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 61 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 62 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 63 'fcmp' 'tmp_1' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 64 'fcmp' 'tmp_3' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %data_0_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 65 'bitcast' 'bitcast_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 66 'partselect' 'tmp' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 67 'trunc' 'trunc_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 68 'icmp' 'icmp_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.44ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 69 'icmp' 'icmp_ln35_1' <Predicate = (!cmp_i_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_1 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 70 'or' 'or_ln35_1' <Predicate = (!cmp_i_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 71 'fcmp' 'tmp_1' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 72 'fcmp' 'tmp_3' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_2 = or i1 %tmp_1, i1 %tmp_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 73 'or' 'or_ln35_2' <Predicate = (!cmp_i_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35_1, i1 %or_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 74 'and' 'and_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 75 'br' 'br_ln35' <Predicate = (!cmp_i_i_i)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 76 'load' 'data_1_load' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 77 'load' 'data_1_load' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 78 [2/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 78 'fcmp' 'cmp_i9_i_i' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 79 [1/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 79 'fcmp' 'cmp_i9_i_i' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i9_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 80 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 81 'fcmp' 'tmp_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 82 'fcmp' 'tmp_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %data_1_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 83 'bitcast' 'bitcast_ln35_1' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 84 'partselect' 'tmp_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 85 'trunc' 'trunc_ln35_1' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_4, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 86 'icmp' 'icmp_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 87 'icmp' 'icmp_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 88 'or' 'or_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 89 'fcmp' 'tmp_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 90 'fcmp' 'tmp_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35_3 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 91 'or' 'or_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %or_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 92 'and' 'and_ln35_1' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_1, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 94 'load' 'data_2_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 95 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 95 'load' 'data_2_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 96 [2/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 96 'fcmp' 'cmp_i10_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 97 [1/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 97 'fcmp' 'cmp_i10_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i10_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 98 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1)> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 99 'fcmp' 'tmp_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 100 'fcmp' 'tmp_s' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.40>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %data_2_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 101 'bitcast' 'bitcast_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 102 'partselect' 'tmp_8' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 103 'trunc' 'trunc_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.55ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 104 'icmp' 'icmp_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (2.44ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 105 'icmp' 'icmp_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_4 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 106 'or' 'or_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 107 'fcmp' 'tmp_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 108 'fcmp' 'tmp_s' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_5 = or i1 %tmp_9, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 109 'or' 'or_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %or_ln35_4, i1 %or_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 110 'and' 'and_ln35_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_2, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 111 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i)> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 112 'load' 'data_3_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 113 [1/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 113 'load' 'data_3_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 114 [2/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 114 'fcmp' 'cmp_i11_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.43>
ST_12 : Operation 115 [1/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 115 'fcmp' 'cmp_i11_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i11_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 116 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2)> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 117 'fcmp' 'tmp_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 118 'fcmp' 'tmp_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.40>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %data_3_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 119 'bitcast' 'bitcast_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 120 'partselect' 'tmp_2' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 121 'trunc' 'trunc_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_2, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 122 'icmp' 'icmp_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.44ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 123 'icmp' 'icmp_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_6 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 124 'or' 'or_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 125 'fcmp' 'tmp_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 126 'fcmp' 'tmp_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_7 = or i1 %tmp_6, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 127 'or' 'or_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_3 = and i1 %or_ln35_6, i1 %or_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 128 'and' 'and_ln35_3' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_3, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 129 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i)> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 130 'load' 'data_4_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 8.68>
ST_14 : Operation 131 [1/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 131 'load' 'data_4_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 132 [2/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 132 'fcmp' 'cmp_i12_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 133 [1/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 133 'fcmp' 'cmp_i12_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i12_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 134 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3)> <Delay = 0.00>
ST_15 : Operation 135 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 135 'fcmp' 'tmp_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 136 'fcmp' 'tmp_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %data_4_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 137 'bitcast' 'bitcast_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 138 'partselect' 'tmp_11' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i32 %bitcast_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 139 'trunc' 'trunc_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln35_8 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 140 'icmp' 'icmp_ln35_8' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (2.44ns)   --->   "%icmp_ln35_9 = icmp_eq  i23 %trunc_ln35_4, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 141 'icmp' 'icmp_ln35_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_8 = or i1 %icmp_ln35_9, i1 %icmp_ln35_8" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 142 'or' 'or_ln35_8' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 143 'fcmp' 'tmp_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 144 'fcmp' 'tmp_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_9 = or i1 %tmp_12, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 145 'or' 'or_ln35_9' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_4 = and i1 %or_ln35_8, i1 %or_ln35_9" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 146 'and' 'and_ln35_4' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_4, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 147 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i)> <Delay = 0.00>
ST_16 : Operation 148 [2/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 148 'load' 'data_5_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 149 [1/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 149 'load' 'data_5_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 150 [2/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 150 'fcmp' 'cmp_i13_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.43>
ST_18 : Operation 151 [1/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 151 'fcmp' 'cmp_i13_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i13_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 152 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4)> <Delay = 0.00>
ST_18 : Operation 153 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 153 'fcmp' 'tmp_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 154 'fcmp' 'tmp_16' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.40>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %data_5_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 155 'bitcast' 'bitcast_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 156 'partselect' 'tmp_14' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 157 'trunc' 'trunc_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (1.55ns)   --->   "%icmp_ln35_10 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 158 'icmp' 'icmp_ln35_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (2.44ns)   --->   "%icmp_ln35_11 = icmp_eq  i23 %trunc_ln35_5, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 159 'icmp' 'icmp_ln35_11' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_10 = or i1 %icmp_ln35_11, i1 %icmp_ln35_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 160 'or' 'or_ln35_10' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 161 'fcmp' 'tmp_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 162 'fcmp' 'tmp_16' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_11 = or i1 %tmp_15, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 163 'or' 'or_ln35_11' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_5 = and i1 %or_ln35_10, i1 %or_ln35_11" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 164 'and' 'and_ln35_5' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_5, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 165 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i)> <Delay = 0.00>
ST_19 : Operation 166 [2/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 166 'load' 'data_6_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 19> <Delay = 8.68>
ST_20 : Operation 167 [1/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 167 'load' 'data_6_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 168 [2/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 168 'fcmp' 'cmp_i14_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.43>
ST_21 : Operation 169 [1/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 169 'fcmp' 'cmp_i14_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i14_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 170 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5)> <Delay = 0.00>
ST_21 : Operation 171 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 171 'fcmp' 'tmp_18' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 172 'fcmp' 'tmp_19' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.40>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i32 %data_6_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 173 'bitcast' 'bitcast_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 174 'partselect' 'tmp_17' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 175 'trunc' 'trunc_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (1.55ns)   --->   "%icmp_ln35_12 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 176 'icmp' 'icmp_ln35_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (2.44ns)   --->   "%icmp_ln35_13 = icmp_eq  i23 %trunc_ln35_6, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 177 'icmp' 'icmp_ln35_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_12 = or i1 %icmp_ln35_13, i1 %icmp_ln35_12" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 178 'or' 'or_ln35_12' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 179 'fcmp' 'tmp_18' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 180 'fcmp' 'tmp_19' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_13 = or i1 %tmp_18, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 181 'or' 'or_ln35_13' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_6 = and i1 %or_ln35_12, i1 %or_ln35_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 182 'and' 'and_ln35_6' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_6, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 183 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i)> <Delay = 0.00>
ST_22 : Operation 184 [2/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 184 'load' 'data_7_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 23 <SV = 22> <Delay = 8.68>
ST_23 : Operation 185 [1/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 185 'load' 'data_7_load' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 186 [2/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 186 'fcmp' 'cmp_i15_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.43>
ST_24 : Operation 187 [1/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 187 'fcmp' 'cmp_i15_i_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i15_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 188 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6)> <Delay = 0.00>
ST_24 : Operation 189 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 189 'fcmp' 'tmp_21' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 190 'fcmp' 'tmp_22' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.40>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln35_7 = bitcast i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 191 'bitcast' 'bitcast_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 192 'partselect' 'tmp_20' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i32 %bitcast_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 193 'trunc' 'trunc_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (1.55ns)   --->   "%icmp_ln35_14 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 194 'icmp' 'icmp_ln35_14' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (2.44ns)   --->   "%icmp_ln35_15 = icmp_eq  i23 %trunc_ln35_7, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 195 'icmp' 'icmp_ln35_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_14 = or i1 %icmp_ln35_15, i1 %icmp_ln35_14" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 196 'or' 'or_ln35_14' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 197 'fcmp' 'tmp_21' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 198 'fcmp' 'tmp_22' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_15 = or i1 %tmp_21, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 199 'or' 'or_ln35_15' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_7 = and i1 %or_ln35_14, i1 %or_ln35_15" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 200 'and' 'and_ln35_7' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_7, void %_Z8is_validPf.exit.i, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 201 'br' 'br_ln35' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 5.43>
ST_26 : Operation 202 [10/10] (5.43ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 202 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.0>
ST_27 : Operation 203 [9/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 203 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 14.0>
ST_28 : Operation 204 [8/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 204 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 14.0>
ST_29 : Operation 205 [7/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 205 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 14.0>
ST_30 : Operation 206 [6/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 206 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 14.0>
ST_31 : Operation 207 [5/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 207 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 14.0>
ST_32 : Operation 208 [4/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 208 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 14.0>
ST_33 : Operation 209 [3/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 209 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 14.0>
ST_34 : Operation 210 [2/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 210 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 14.0>
ST_35 : Operation 211 [1/10] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 211 'call' 'tmp_i' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 212 'bitselect' 'tmp_23' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 213 'br' 'br_ln0' <Predicate = (and_ln35_7) | (cmp_i15_i_i) | (and_ln35_6) | (cmp_i14_i_i) | (and_ln35_5) | (cmp_i13_i_i) | (and_ln35_4) | (cmp_i12_i_i) | (and_ln35_3) | (cmp_i11_i_i) | (and_ln35_2) | (cmp_i10_i_i) | (and_ln35_1) | (cmp_i9_i_i) | (and_ln35) | (cmp_i_i_i)> <Delay = 1.58>

State 36 <SV = 35> <Delay = 1.58>
ST_36 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln369 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 214 'br' 'br_ln369' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 1.58>
ST_36 : Operation 215 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 %tmp_23, void %_Z8is_validPf.exit.i, i1 1, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381]   --->   Operation 215 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln381 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:381]   --->   Operation 216 'ret' 'ret_ln381' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read1' [20]  (3.63 ns)
	fifo write operation ('write_ln587') on port 'contr_taskId_c' [21]  (3.63 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_0' [32]  (3.25 ns)
	'fcmp' operation ('cmp_i_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [33]  (5.43 ns)

 <State 3>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:35) [42]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:35) [42]  (5.43 ns)
	'or' operation ('or_ln35_2', detector_solid/abs_solid_detector.cpp:35) [44]  (0 ns)
	'and' operation ('and_ln35', detector_solid/abs_solid_detector.cpp:35) [45]  (0.978 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_1' [48]  (3.25 ns)
	'fcmp' operation ('cmp_i9_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [49]  (5.43 ns)

 <State 6>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i9_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [49]  (5.43 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', detector_solid/abs_solid_detector.cpp:35) [58]  (5.43 ns)
	'or' operation ('or_ln35_3', detector_solid/abs_solid_detector.cpp:35) [60]  (0 ns)
	'and' operation ('and_ln35_1', detector_solid/abs_solid_detector.cpp:35) [61]  (0.978 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_2' [64]  (3.25 ns)
	'fcmp' operation ('cmp_i10_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [65]  (5.43 ns)

 <State 9>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i10_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [65]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', detector_solid/abs_solid_detector.cpp:35) [74]  (5.43 ns)
	'or' operation ('or_ln35_5', detector_solid/abs_solid_detector.cpp:35) [76]  (0 ns)
	'and' operation ('and_ln35_2', detector_solid/abs_solid_detector.cpp:35) [77]  (0.978 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_3' [80]  (3.25 ns)
	'fcmp' operation ('cmp_i11_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [81]  (5.43 ns)

 <State 12>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i11_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [81]  (5.43 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', detector_solid/abs_solid_detector.cpp:35) [90]  (5.43 ns)
	'or' operation ('or_ln35_7', detector_solid/abs_solid_detector.cpp:35) [92]  (0 ns)
	'and' operation ('and_ln35_3', detector_solid/abs_solid_detector.cpp:35) [93]  (0.978 ns)

 <State 14>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_4' [96]  (3.25 ns)
	'fcmp' operation ('cmp_i12_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [97]  (5.43 ns)

 <State 15>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i12_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [97]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', detector_solid/abs_solid_detector.cpp:35) [106]  (5.43 ns)
	'or' operation ('or_ln35_9', detector_solid/abs_solid_detector.cpp:35) [108]  (0 ns)
	'and' operation ('and_ln35_4', detector_solid/abs_solid_detector.cpp:35) [109]  (0.978 ns)

 <State 17>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_5' [112]  (3.25 ns)
	'fcmp' operation ('cmp_i13_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [113]  (5.43 ns)

 <State 18>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i13_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [113]  (5.43 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', detector_solid/abs_solid_detector.cpp:35) [122]  (5.43 ns)
	'or' operation ('or_ln35_11', detector_solid/abs_solid_detector.cpp:35) [124]  (0 ns)
	'and' operation ('and_ln35_5', detector_solid/abs_solid_detector.cpp:35) [125]  (0.978 ns)

 <State 20>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_6' [128]  (3.25 ns)
	'fcmp' operation ('cmp_i14_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [129]  (5.43 ns)

 <State 21>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i14_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [129]  (5.43 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', detector_solid/abs_solid_detector.cpp:35) [138]  (5.43 ns)
	'or' operation ('or_ln35_13', detector_solid/abs_solid_detector.cpp:35) [140]  (0 ns)
	'and' operation ('and_ln35_6', detector_solid/abs_solid_detector.cpp:35) [141]  (0.978 ns)

 <State 23>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_7' [144]  (3.25 ns)
	'fcmp' operation ('cmp_i15_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [145]  (5.43 ns)

 <State 24>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i15_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [145]  (5.43 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', detector_solid/abs_solid_detector.cpp:35) [154]  (5.43 ns)
	'or' operation ('or_ln35_15', detector_solid/abs_solid_detector.cpp:35) [156]  (0 ns)
	'and' operation ('and_ln35_7', detector_solid/abs_solid_detector.cpp:35) [157]  (0.978 ns)

 <State 26>: 5.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (5.43 ns)

 <State 27>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 28>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 29>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 30>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 31>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 32>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 33>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 34>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 35>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) to 'find_region' [160]  (14.1 ns)

 <State 36>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('error', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) [166]  (1.59 ns)
	'phi' operation ('error', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:381) [166]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
