--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf -ucf microblaze_top.ucf

Design file:              microblaze_top.ncd
Physical constraint file: microblaze_top.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 148 paths analyzed, 39 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_reg (SLICE_X57Y224.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y207.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y206.F1     net (fanout=2)        0.583   rst_generator_0/rst_cnt<4>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.G3     net (fanout=2)        0.632   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.Y      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_reg_cmp_ge0000111
    SLICE_X57Y224.SR     net (fanout=1)        0.826   rst_generator_0/rst_reg_cmp_ge0000
    SLICE_X57Y224.CLK    Tsrck                 1.037   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.157ns logic, 2.041ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_2 (FF)
  Destination:          rst_generator_0/rst_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_2 to rst_generator_0/rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    SLICE_X53Y206.F2     net (fanout=2)        0.525   rst_generator_0/rst_cnt<2>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.G3     net (fanout=2)        0.632   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.Y      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_reg_cmp_ge0000111
    SLICE_X57Y224.SR     net (fanout=1)        0.826   rst_generator_0/rst_reg_cmp_ge0000
    SLICE_X57Y224.CLK    Tsrck                 1.037   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (2.157ns logic, 1.983ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_3 (FF)
  Destination:          rst_generator_0/rst_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_3 to rst_generator_0/rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.YQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    SLICE_X53Y206.F3     net (fanout=2)        0.411   rst_generator_0/rst_cnt<3>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.G3     net (fanout=2)        0.632   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.Y      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_reg_cmp_ge0000111
    SLICE_X57Y224.SR     net (fanout=1)        0.826   rst_generator_0/rst_reg_cmp_ge0000
    SLICE_X57Y224.CLK    Tsrck                 1.037   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (2.157ns logic, 1.869ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_2 (SLICE_X52Y206.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.427ns (0.712 - 1.139)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y206.BX     net (fanout=2)        0.384   rst_generator_0/rst_cnt<6>
    SLICE_X53Y206.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.F3     net (fanout=2)        0.628   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.317   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.619ns logic, 1.329ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.112 - 0.121)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y207.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y206.F1     net (fanout=2)        0.583   rst_generator_0/rst_cnt<4>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.F3     net (fanout=2)        0.628   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.317   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.674ns logic, 1.528ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_2 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_2 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    SLICE_X53Y206.F2     net (fanout=2)        0.525   rst_generator_0/rst_cnt<2>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.F3     net (fanout=2)        0.628   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.317   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.674ns logic, 1.470ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_3 (SLICE_X52Y206.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.427ns (0.712 - 1.139)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y206.BX     net (fanout=2)        0.384   rst_generator_0/rst_cnt<6>
    SLICE_X53Y206.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.F3     net (fanout=2)        0.628   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.317   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.619ns logic, 1.329ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.112 - 0.121)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y207.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y206.F1     net (fanout=2)        0.583   rst_generator_0/rst_cnt<4>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.F3     net (fanout=2)        0.628   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.317   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.674ns logic, 1.528ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_2 (FF)
  Destination:          rst_generator_0/rst_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_2 to rst_generator_0/rst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y206.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    SLICE_X53Y206.F2     net (fanout=2)        0.525   rst_generator_0/rst_cnt<2>
    SLICE_X53Y206.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X53Y208.F3     net (fanout=2)        0.628   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X53Y208.X      Tilo                  0.194   rst_generator_0/rst_cnt_not0001
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.317   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.674ns logic, 1.470ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X49Y230.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.622 - 0.561)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y230.XQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X49Y230.BY     net (fanout=1)        0.295   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X49Y230.CLK    Tckdi       (-Th)     0.068   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.245ns logic, 0.295ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X51Y230.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y230.YQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X51Y230.BX     net (fanout=1)        0.289   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X51Y230.CLK    Tckdi       (-Th)     0.079   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X49Y231.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.120 - 0.110)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y230.YQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X49Y231.BY     net (fanout=1)        0.295   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X49Y231.CLK    Tckdi       (-Th)     0.068   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.245ns logic, 0.295ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD      
   TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 371341 paths analyzed, 14307 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.410ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4 (SLICE_X21Y194.F4), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (1.170 - 1.248)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y25.DOA5    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X23Y190.G3     net (fanout=1)        1.370   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<5>
    SLICE_X23Y190.F5     Tif5                  0.460   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f517
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_922
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_16
    SLICE_X23Y190.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f517
    SLICE_X23Y190.FX     Tinafx                0.248   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f517
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6_4
    SLICE_X22Y191.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f65
    SLICE_X22Y191.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f516
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_4
    SLICE_X23Y189.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f75
    SLICE_X23Y189.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f515
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X22Y196.F4     net (fanout=1)        0.718   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data<5>
    SLICE_X22Y196.X      Tilo                  0.195   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
    SLICE_X21Y194.F4     net (fanout=1)        0.546   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
    SLICE_X21Y194.CLK    Tfck                  0.285   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (3.933ns logic, 2.634ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOA5    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X22Y188.F3     net (fanout=1)        1.400   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<5>
    SLICE_X22Y188.F5     Tif5                  0.454   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f55
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_65
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f5_4
    SLICE_X22Y188.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f55
    SLICE_X22Y188.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f55
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f6_4
    SLICE_X22Y189.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f65
    SLICE_X22Y189.FX     Tinafx                0.267   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f515
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_4
    SLICE_X23Y189.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f75
    SLICE_X23Y189.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f515
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X22Y196.F4     net (fanout=1)        0.718   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data<5>
    SLICE_X22Y196.X      Tilo                  0.195   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
    SLICE_X21Y194.F4     net (fanout=1)        0.546   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
    SLICE_X21Y194.CLK    Tfck                  0.285   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (3.943ns logic, 2.664ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y25.DOA5    Trcko_DOWA            2.100   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X23Y191.G3     net (fanout=1)        1.386   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5>
    SLICE_X23Y191.F5     Tif5                  0.460   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f55
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_105
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f5_4
    SLICE_X23Y190.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_f55
    SLICE_X23Y190.FX     Tinbfx                0.258   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f517
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6_4
    SLICE_X22Y191.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f65
    SLICE_X22Y191.FX     Tinbfx                0.260   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f516
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_4
    SLICE_X23Y189.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f75
    SLICE_X23Y189.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f515
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X22Y196.F4     net (fanout=1)        0.718   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/arb_data<5>
    SLICE_X22Y196.X      Tilo                  0.195   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
    SLICE_X21Y194.F4     net (fanout=1)        0.546   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_mux0000<26>3
    SLICE_X21Y194.CLK    Tfck                  0.285   microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg<4>
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4_rstpot
                                                       microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (3.943ns logic, 2.650ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9 (SLICE_X68Y202.F4), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.584ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X5Y24.DOA0    Trcko_DOWA            2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X69Y213.G4     net (fanout=1)        1.532   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<0>
    SLICE_X69Y213.F5     Tif5                  0.460   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_9
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5
    SLICE_X69Y212.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5
    SLICE_X69Y212.FX     Tinbfx                0.258   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f51
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6
    SLICE_X68Y213.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6
    SLICE_X68Y213.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
    SLICE_X69Y213.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
    SLICE_X69Y213.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X68Y202.G3     net (fanout=1)        0.981   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data<0>
    SLICE_X68Y202.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<31>34
    SLICE_X68Y202.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<31>34/O
    SLICE_X68Y202.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.584ns (3.912ns logic, 2.672ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.488ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (2.036 - 2.131)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X8Y30.DOA0    Trcko_DOWA            2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X68Y214.G3     net (fanout=1)        1.411   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<0>
    SLICE_X68Y214.F5     Tif5                  0.459   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f52
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_83
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_1
    SLICE_X68Y214.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f52
    SLICE_X68Y214.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f52
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_0
    SLICE_X68Y215.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f61
    SLICE_X68Y215.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f51
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7
    SLICE_X69Y213.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7
    SLICE_X69Y213.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X68Y202.G3     net (fanout=1)        0.981   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data<0>
    SLICE_X68Y202.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<31>34
    SLICE_X68Y202.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<31>34/O
    SLICE_X68Y202.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.488ns (3.937ns logic, 2.551ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (1.001 - 1.087)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X8Y24.DOA0    Trcko_DOWA            2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X69Y212.F4     net (fanout=1)        1.414   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<0>
    SLICE_X69Y212.F5     Tif5                  0.452   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f51
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_0
    SLICE_X69Y212.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f51
    SLICE_X69Y212.FX     Tinafx                0.248   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f51
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6
    SLICE_X68Y213.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6
    SLICE_X68Y213.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
    SLICE_X69Y213.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
    SLICE_X69Y213.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X68Y202.G3     net (fanout=1)        0.981   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data<0>
    SLICE_X68Y202.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<31>34
    SLICE_X68Y202.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<31>34/O
    SLICE_X68Y202.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<9>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (3.894ns logic, 2.554ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6 (SLICE_X72Y206.F4), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.486ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (2.054 - 2.131)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X8Y30.DOA3    Trcko_DOWA            2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X68Y210.G3     net (fanout=1)        1.547   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<3>
    SLICE_X68Y210.F5     Tif5                  0.459   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f511
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_821
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f5_10
    SLICE_X68Y210.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f511
    SLICE_X68Y210.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f511
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_6
    SLICE_X68Y211.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f67
    SLICE_X68Y211.FX     Tinafx                0.267   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f510
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_2
    SLICE_X69Y209.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f73
    SLICE_X69Y209.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f59
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X72Y206.G4     net (fanout=1)        0.843   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data<3>
    SLICE_X72Y206.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<6>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<28>34
    SLICE_X72Y206.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<28>34/O
    SLICE_X72Y206.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<6>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.486ns (3.937ns logic, 2.549ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X5Y24.DOA3    Trcko_DOWA            2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X69Y209.G3     net (fanout=1)        1.498   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<3>
    SLICE_X69Y209.F5     Tif5                  0.460   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f59
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_912
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_8
    SLICE_X69Y208.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f59
    SLICE_X69Y208.FX     Tinbfx                0.258   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f510
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f6_5
    SLICE_X68Y209.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5_f66
    SLICE_X68Y209.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f59
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
    SLICE_X69Y209.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f73
    SLICE_X69Y209.YMUX   Tif6y                 0.375   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f59
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X72Y206.G4     net (fanout=1)        0.843   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data<3>
    SLICE_X72Y206.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<6>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<28>34
    SLICE_X72Y206.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<28>34/O
    SLICE_X72Y206.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<6>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (3.912ns logic, 2.500ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (2.054 - 2.135)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X8Y29.DOA3    Trcko_DOWA            2.100   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X69Y210.G4     net (fanout=1)        1.402   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X69Y210.F5     Tif5                  0.460   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f511
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_914
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f5_10
    SLICE_X69Y210.FXINA  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f511
    SLICE_X69Y210.FX     Tinafx                0.248   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f511
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f6_2
    SLICE_X68Y211.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6_f63
    SLICE_X68Y211.FX     Tinbfx                0.260   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f510
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_2
    SLICE_X69Y209.FXINB  net (fanout=1)        0.000   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f73
    SLICE_X69Y209.YMUX   Tif6y                 0.385   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_f59
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X72Y206.G4     net (fanout=1)        0.843   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/arb_data<3>
    SLICE_X72Y206.Y      Tilo                  0.195   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<6>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<28>34
    SLICE_X72Y206.F4     net (fanout=1)        0.159   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_mux0000<28>34/O
    SLICE_X72Y206.CLK    Tfck                  0.264   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg<6>
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6_rstpot
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/dac_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (3.912ns logic, 2.404ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X6Y24.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (1.907 - 1.869)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y190.YQ     Tcko                  0.331   microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31>
                                                       microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30
    RAMB16_X6Y24.DIA1    net (fanout=40)       0.386   microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<30>
    RAMB16_X6Y24.CLKA    Trckd_DIA   (-Th)     0.322   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.009ns logic, 0.386ns route)
                                                       (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X6Y24.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31 (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (1.907 - 1.869)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31 to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y190.XQ     Tcko                  0.331   microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31>
                                                       microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31
    RAMB16_X6Y24.DIA0    net (fanout=41)       0.397   microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31>
    RAMB16_X6Y24.CLKA    Trckd_DIA   (-Th)     0.322   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.009ns logic, 0.397ns route)
                                                       (2.2% logic, 97.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X6Y24.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26 (FF)
  Destination:          microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.872 - 0.868)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26 to microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y193.YQ     Tcko                  0.331   microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
                                                       microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26
    RAMB16_X6Y24.DIA5    net (fanout=39)       0.386   microblaze_i/plb_dac_0/plb_dac_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<26>
    RAMB16_X6Y24.CLKA    Trckd_DIA   (-Th)     0.322   microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.009ns logic, 0.386ns route)
                                                       (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BML)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X1Y18.CLK
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_MPL)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X1Y17.CLK
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Logical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD     
    TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"         
TS_sys_clk_pin / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 87 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.988ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (SLICE_X58Y224.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_reg (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      -3.385ns (-0.971 - 2.414)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rst_generator_0/rst_reg to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y224.YQ     Tcko                  0.340   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    SLICE_X58Y224.BY     net (fanout=5)        0.374   rst_generator_0/rst_reg
    SLICE_X58Y224.CLK    Tdick                 0.250   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.590ns logic, 0.374ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (SLICE_X77Y135.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y190.YQ     Tcko                  0.340   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
    SLICE_X77Y135.BY     net (fanout=3)        2.662   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
    SLICE_X77Y135.CLK    Tdick                 0.292   microblaze_i/mb_reset
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.632ns logic, 2.662ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr (SLICE_X50Y190.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.162ns (1.663 - 1.825)
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y218.YQ     Tcko                  0.340   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
    SLICE_X50Y190.SR     net (fanout=5)        1.609   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
    SLICE_X50Y190.CLK    Tsrck                 1.157   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.497ns logic, 1.609ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"
        TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2 (SLICE_X46Y192.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.829 - 1.771)
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y190.XQ     Tcko                  0.331   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1
    SLICE_X46Y192.BY     net (fanout=3)        0.338   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>
    SLICE_X46Y192.CLK    Tckdi       (-Th)     0.081   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.250ns logic, 0.338ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (SLICE_X42Y197.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y197.XQ     Tcko                  0.313   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0
    SLICE_X42Y197.F4     net (fanout=6)        0.361   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<0>
    SLICE_X42Y197.CLK    Tckf        (-Th)     0.141   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Result<3>2
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.172ns logic, 0.361ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (SLICE_X42Y197.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y197.XQ     Tcko                  0.313   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0
    SLICE_X42Y197.G4     net (fanout=6)        0.373   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<0>
    SLICE_X42Y197.CLK    Tckg        (-Th)     0.143   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<2>11
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.170ns logic, 0.373ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"
        TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS
  Location pin: SLICE_X46Y190.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 18.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS
  Location pin: SLICE_X46Y216.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 18.628ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS
  Location pin: SLICE_X46Y190.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|     13.410ns|            0|           18|          148|       371428|
| TS_microblaze_i_clock_generato|     10.000ns|     13.410ns|          N/A|           18|            0|       371341|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLK0                         |             |             |             |             |             |             |             |
| TS_microblaze_i_clock_generato|     20.000ns|      8.988ns|          N/A|            0|            0|           87|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLKDV                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    9.966|         |    6.705|    3.641|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 18  Score: 25232  (Setup/Max: 25232, Hold: 0)

Constraints cover 371576 paths, 0 nets, and 23969 connections

Design statistics:
   Minimum period:  13.410ns{1}   (Maximum frequency:  74.571MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 29 16:06:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 316 MB



