Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb 20 23:01:37 2023
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
| Design       : mtf7_core_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   295 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |    39 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7697 |         2230 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             536 |          180 |
| Yes          | No                    | No                     |             133 |           67 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                        Enable Signal                                                        |                                                  Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                |                1 |              1 |         1.00 |
|  ctoc/ctoc_mmcm_out/inst/clk_125M |                                                                                                                             |                                                                                                                    |                1 |              2 |         2.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/phase_done_n                                                                                                  |                1 |              2 |         2.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].reset_count[3]_i_1_n_0                                                                      |                                                                                                                    |                1 |              4 |         4.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].bram_address[3]_i_2_n_0                                                                     | my_test_algo/data_source_gen[0].bram_address[3]_i_1_n_0                                                            |                1 |              4 |         4.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/FSM_onehot_bs_st[3]_i_1_n_0                                                                                            |                                                                                                                    |                2 |              4 |         2.00 |
|  pcie_clk_buf                     |                                                                                                                             | cp/reset                                                                                                           |                3 |              6 |         2.00 |
|  pcie_clk_buf                     | m_aresetn_IBUF                                                                                                              |                                                                                                                    |                4 |              7 |         1.75 |
|  pcie_clk_buf                     | cp/xfer_cnt[7]_i_1_n_0                                                                                                      |                                                                                                                    |                3 |              8 |         2.67 |
|  pcie_clk_buf                     | imem/xfer_cnt[7]_i_1__0_n_0                                                                                                 |                                                                                                                    |                2 |              8 |         4.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].count[7]_i_1_n_0                                                                            |                                                                                                                    |                2 |              8 |         4.00 |
|  pcie_clk_buf                     | ctoc/data_out[7]_i_1_n_0                                                                                                    | ctoc/data_out[63]_i_1_n_0                                                                                          |                4 |              8 |         2.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/reset                                                                                                 |                2 |              9 |         4.50 |
|  pcie_clk_buf                     |                                                                                                                             | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                    |                5 |              9 |         1.80 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_11_fu_1991_p2__0  |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_29_fu_1783_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_10_fu_1863_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_fu_503_p2__0     |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_34_fu_2423_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_33_fu_2295_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_32_fu_2167_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_31_fu_2039_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_30_fu_1911_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_3_fu_967_p2__0    |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_12_fu_2119_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_13_fu_2247_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_14_fu_2375_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_15_fu_2503_p2__0  |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_16_fu_2631_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_17_fu_2759_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_18_fu_2887_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_19_fu_3015_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_1_fu_711_p2__0    |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_2_fu_839_p2__0    |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_27_fu_1527_p2__0 |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_fu_583_p2__0      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_9_fu_1735_p2__0   |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_8_fu_1607_p2__0   |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_7_fu_1479_p2__0   |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_6_fu_1351_p2__0   |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_5_fu_1223_p2__0   |                3 |             10 |         3.33 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/psen1                                                                                                                  | ctoc/clear                                                                                                         |                2 |             10 |         5.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/phdone_to                                                                                                              | ctoc/bs_bits0                                                                                                      |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/icmp_ln476_4_fu_1095_p2__0   |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | imem/clear                                                                                                         |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_20_fu_631_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_21_fu_759_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_22_fu_887_p2__0  |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_23_fu_1015_p2__0 |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_24_fu_1143_p2__0 |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_25_fu_1271_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_26_fu_1399_p2__0 |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/icmp_ln476_28_fu_1655_p2__0 |                4 |             10 |         2.50 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/bitslip[13]_i_1_n_0                                                                                           |               13 |             14 |         1.08 |
|  pcie_clk_buf                     | imem/addr_cnt[14]_i_1__0_n_0                                                                                                |                                                                                                                    |                5 |             15 |         3.00 |
|  pcie_clk_buf                     | cp/addr_cnt[14]_i_1_n_0                                                                                                     |                                                                                                                    |                5 |             15 |         3.00 |
|  pcie_clk_buf                     | ctoc/sel                                                                                                                    | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                    |                4 |             16 |         4.00 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[68] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                    |               10 |             32 |         3.20 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[65] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                    |               13 |             40 |         3.08 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             |                                                                                                                    |               21 |             52 |         2.48 |
|  pcie_clk_buf                     | ctoc/data_out[63]_i_2_n_0                                                                                                   | ctoc/data_out[63]_i_1_n_0                                                                                          |               30 |             56 |         1.87 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[66] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                    |               36 |             64 |         1.78 |
|  pcie_clk_buf                     | cp/E[0]                                                                                                                     |                                                                                                                    |               43 |             64 |         1.49 |
|  pcie_clk_buf                     |                                                                                                                             | cp/SR[0]                                                                                                           |               32 |             64 |         2.00 |
|  pcie_clk_buf                     |                                                                                                                             | cp/s_axo\\.rdata[63]_i_1_n_0                                                                                       |               39 |             64 |         1.64 |
|  pcie_clk_buf                     |                                                                                                                             |                                                                                                                    |               50 |             85 |         1.70 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             |                                                                                                                    |             2158 |           7589 |         3.52 |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


