/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
//#pragma file_not_in_maxplusii_format
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 96 128 264 144)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "A" (rect 5 0 12 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 96 208 264 224)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "B" (rect 5 0 12 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 632 128 808 144)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "F" (rect 90 0 97 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(symbol
	(rect 504 104 600 200)
	(text "VHDL_NOR" (rect 5 0 65 12)(font "Arial" ))
	(text "inst" (rect 8 80 25 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "A" (rect 0 0 7 12)(font "Arial" ))
		(text "A" (rect 21 27 28 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "B" (rect 0 0 7 12)(font "Arial" ))
		(text "B" (rect 21 43 28 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 96 32)
		(output)
		(text "F" (rect 0 0 7 12)(font "Arial" ))
		(text "F" (rect 68 27 75 39)(font "Arial" ))
		(line (pt 96 32)(pt 80 32)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 80 80)(line_width 1))
	)
)
(symbol
	(rect 304 104 464 200)
	(text "MY_NOT" (rect 5 0 55 14)(font "Arial" (font_size 8)))
	(text "inst1" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "my_input" (rect 0 0 50 14)(font "Arial" (font_size 8)))
		(text "my_input" (rect 21 27 71 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 160 32)
		(output)
		(text "my_output" (rect 0 0 59 14)(font "Arial" (font_size 8)))
		(text "my_output" (rect 80 27 139 41)(font "Arial" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 144 80)(line_width 1))
	)
)
(connector
	(pt 464 136)
	(pt 504 136)
)
(connector
	(pt 504 152)
	(pt 480 152)
)
(connector
	(pt 304 136)
	(pt 264 136)
)
(connector
	(pt 480 152)
	(pt 480 216)
)
(connector
	(pt 264 216)
	(pt 480 216)
)
(connector
	(pt 600 136)
	(pt 632 136)
)
