--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
SensorMP_stub.twr -v 30 -l 30 SensorMP_stub_routed.ncd SensorMP_stub.pcf

Design file:              SensorMP_stub_routed.ncd
Physical constraint file: SensorMP_stub.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.122ns.
--------------------------------------------------------------------------------
Slack:                  19.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU1      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         5.008ns (1.239ns logic, 3.769ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  19.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU0      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         5.008ns (1.239ns logic, 3.769ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  19.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL0      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         5.008ns (1.239ns logic, 3.769ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  19.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL1      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         5.008ns (1.239ns logic, 3.769ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  20.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL2      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.940ns (1.239ns logic, 3.701ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  20.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL3      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.940ns (1.239ns logic, 3.701ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  20.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU2      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.940ns (1.239ns logic, 3.701ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  20.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU3      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.940ns (1.239ns logic, 3.701ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  20.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL1      net (fanout=39)       2.381   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.917ns (1.239ns logic, 3.678ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  20.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU1      net (fanout=39)       2.381   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.917ns (1.239ns logic, 3.678ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  20.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU3      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.784ns (1.239ns logic, 3.545ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU2      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.784ns (1.239ns logic, 3.545ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL3      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.784ns (1.239ns logic, 3.545ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL2      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.784ns (1.239ns logic, 3.545ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL1      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.776ns (1.239ns logic, 3.537ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU0      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.776ns (1.239ns logic, 3.537ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU1      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.776ns (1.239ns logic, 3.537ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL0      net (fanout=39)       2.472   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.776ns (1.239ns logic, 3.537ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  20.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU0      net (fanout=39)       2.180   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.716ns (1.239ns logic, 3.477ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.AQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_0
    SLICE_X33Y71.A3         net (fanout=4)        0.864   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[0]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL0      net (fanout=39)       2.180   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.716ns (1.239ns logic, 3.477ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU2      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.708ns (1.239ns logic, 3.469ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL3      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.708ns (1.239ns logic, 3.469ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU3      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.708ns (1.239ns logic, 3.469ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL2      net (fanout=39)       2.404   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.708ns (1.239ns logic, 3.469ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAL1      net (fanout=39)       2.381   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.685ns (1.239ns logic, 3.446ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  20.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.211 - 0.190)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y11.WEAU1      net (fanout=39)       2.381   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y11.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ----------------------------------------------------  ---------------------------
    Total                                         4.685ns (1.239ns logic, 3.446ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  20.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL3      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.552ns (1.239ns logic, 3.313ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  20.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAL2      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.552ns (1.239ns logic, 3.313ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  20.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU2      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.552ns (1.239ns logic, 3.313ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  20.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.815 - 0.833)
  Source Clock:         fsl_i2s_0_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_0_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1 to SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X35Y64.BQ         Tcko                  0.459   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck_1
    SLICE_X33Y71.A5         net (fanout=5)        0.632   SensorMP_i/fsl_i2s_0/fsl_i2s_0/lrck[1]
    SLICE_X33Y71.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                          SensorMP_i/fsl_i2s_0/fsl_i2s_0/FSL_M_Write1
    SLICE_X33Y72.A5         net (fanout=4)        0.433   SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Write
    SLICE_X33Y72.A          Tilo                  0.124   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y12.WEAU3      net (fanout=39)       2.248   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y12.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                          SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ----------------------------------------------------  ---------------------------
    Total                                         4.552ns (1.239ns logic, 3.313ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Location pin: RAMB36_X2Y12.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Location pin: RAMB36_X2Y11.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.845ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0
  Logical resource: fsl_i2s_0_i2s_bck_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X34Y59.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X34Y59.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X38Y56.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_0/fsl_i2s_0/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X38Y56.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X33Y84.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X33Y84.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X33Y84.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X33Y66.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X33Y67.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X33Y67.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X33Y67.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X33Y67.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X33Y67.CLK
  Clock network: fsl_i2s_0_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 691 paths analyzed, 363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.914ns.
--------------------------------------------------------------------------------
Slack:                  20.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL3      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.921ns (1.239ns logic, 3.682ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  20.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU2      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.921ns (1.239ns logic, 3.682ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  20.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU3      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.921ns (1.239ns logic, 3.682ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  20.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL2      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.921ns (1.239ns logic, 3.682ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  20.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL1      net (fanout=39)       1.990   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.898ns (1.239ns logic, 3.659ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  20.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU1      net (fanout=39)       1.990   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.898ns (1.239ns logic, 3.659ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL1      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU1      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL0      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL3      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAL2      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU0      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU3      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.818 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y7.WEAU2      net (fanout=39)       1.801   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2
    ---------------------------------------------------  ---------------------------
    Total                                        4.709ns (1.239ns logic, 3.470ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  20.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL0      net (fanout=39)       1.789   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.697ns (1.239ns logic, 3.458ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  20.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU0      net (fanout=39)       1.789   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.697ns (1.239ns logic, 3.458ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  20.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL2      net (fanout=39)       1.665   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        4.573ns (1.239ns logic, 3.334ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  20.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU2      net (fanout=39)       1.665   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        4.573ns (1.239ns logic, 3.334ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  20.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU3      net (fanout=39)       1.665   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        4.573ns (1.239ns logic, 3.334ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  20.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL3      net (fanout=39)       1.665   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        4.573ns (1.239ns logic, 3.334ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  20.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAL1      net (fanout=39)       1.642   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        4.550ns (1.239ns logic, 3.311ns route)
                                                         (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  20.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y6.WEAU1      net (fanout=39)       1.642   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3
    ---------------------------------------------------  ---------------------------
    Total                                        4.550ns (1.239ns logic, 3.311ns route)
                                                         (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  20.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X31Y19.A5        net (fanout=4)        0.564   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL3      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.514ns (1.239ns logic, 3.275ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  20.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X31Y19.A5        net (fanout=4)        0.564   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU2      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.514ns (1.239ns logic, 3.275ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  20.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X31Y19.A5        net (fanout=4)        0.564   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU3      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.514ns (1.239ns logic, 3.275ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  20.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X31Y19.A5        net (fanout=4)        0.564   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL2      net (fanout=39)       2.013   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.514ns (1.239ns logic, 3.275ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  20.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X31Y19.A5        net (fanout=4)        0.564   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAU1      net (fanout=39)       1.990   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.491ns (1.239ns logic, 3.252ns route)
                                                         (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  20.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.819 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.AQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_0
    SLICE_X31Y19.A5        net (fanout=4)        0.564   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[0]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X2Y7.WEAL1      net (fanout=39)       1.990   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X2Y7.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4
    ---------------------------------------------------  ---------------------------
    Total                                        4.491ns (1.239ns logic, 3.252ns route)
                                                         (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  20.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.814 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAL3      net (fanout=39)       1.514   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKL Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.422ns (1.239ns logic, 3.183ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  20.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 (FF)
  Destination:          SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1 (RAM)
  Requirement:          25.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.814 - 0.820)
  Source Clock:         fsl_i2s_1_i2s_bck_pin_BUFGP falling at 25.000ns
  Destination Clock:    fsl_i2s_1_i2s_bck_pin_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1 to SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y23.BQ        Tcko                  0.459   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck_1
    SLICE_X31Y19.A2        net (fanout=5)        0.971   SensorMP_i/fsl_i2s_1/fsl_i2s_1/lrck[1]
    SLICE_X31Y19.A         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_i2s_1/fsl_i2s_1/FSL_M_Write1
    SLICE_X31Y19.C1        net (fanout=4)        0.698   SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Write
    SLICE_X31Y19.C         Tilo                  0.124   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_nextgray[1]
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow1
    RAMB36_X1Y6.WEAU3      net (fanout=39)       1.514   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_allow
    RAMB36_X1Y6.CLKARDCLKU Trcck_WEA             0.532   SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
                                                         SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1
    ---------------------------------------------------  ---------------------------
    Total                                        4.422ns (1.239ns logic, 3.183ns route)
                                                         (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG" PERIOD = 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKL
  Location pin: RAMB36_X1Y6.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem1/CLKARDCLKU
  Location pin: RAMB36_X1Y6.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKL
  Location pin: RAMB36_X1Y7.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem2/CLKARDCLKU
  Location pin: RAMB36_X1Y7.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem3/CLKARDCLKU
  Location pin: RAMB36_X2Y6.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.424ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/Mram_ram_mem4/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 47.845ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0
  Logical resource: fsl_i2s_1_i2s_bck_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X34Y24.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/FSL_Rst/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/POR_SRL_I/CLK
  Location pin: SLICE_X34Y24.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X34Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 48.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0_FSL_M_Data[28]/CLK
  Logical resource: SensorMP_i/fsl_i2s_1/fsl_i2s_1/Mshreg_adc_sregl_3/CLK
  Location pin: SLICE_X34Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X34Y16.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X34Y16.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/full_i/CK
  Location pin: SLICE_X34Y16.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_1/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_2/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[3]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_3/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_4/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr[7]/CLK
  Logical resource: SensorMP_i/fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/write_addr_5/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: fsl_i2s_1_i2s_bck_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 90.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: SensorMP_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 205.360ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: SensorMP_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: SensorMP_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_microblaze_0_axi_periph_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.888ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.767 - 0.836)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X33Y12.A2      net (fanout=2)        0.962   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X33Y12.A       Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X30Y19.SR      net (fanout=1)        0.887   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X30Y19.CLK     Trck                  0.319   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.899ns logic, 1.849ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay:                  2.888ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.767 - 0.836)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X33Y12.A2      net (fanout=2)        0.962   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X33Y12.A       Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X30Y19.SR      net (fanout=1)        0.887   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X30Y19.CLK     Trck                  0.319   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.899ns logic, 1.849ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay:                  2.888ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.767 - 0.836)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X33Y12.A2      net (fanout=2)        0.962   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X33Y12.A       Tilo                  0.124   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X30Y19.SR      net (fanout=1)        0.887   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X30Y19.CLK     Trck                  0.319   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.899ns logic, 1.849ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay:                  1.136ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.BQ      Tcko                  0.518   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X30Y19.CX      net (fanout=1)        0.519   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X30Y19.CLK     Tdick                 0.028   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Delay:                  1.136ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.CQ      Tcko                  0.518   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X30Y19.DX      net (fanout=1)        0.519   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X30Y19.CLK     Tdick                 0.028   SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_microblaze_0_axi_ipc_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.088ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.779 - 0.836)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X34Y4.D1       net (fanout=2)        1.187   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X34Y4.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X30Y1.SR       net (fanout=1)        0.874   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X30Y1.CLK      Trck                  0.319   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.899ns logic, 2.061ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  3.088ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.779 - 0.836)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X34Y4.D1       net (fanout=2)        1.187   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X34Y4.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X30Y1.SR       net (fanout=1)        0.874   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X30Y1.CLK      Trck                  0.319   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.899ns logic, 2.061ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  3.088ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.779 - 0.836)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AQ      Tcko                  0.456   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Interconnect_aresetn_0
    SLICE_X34Y4.D1       net (fanout=2)        1.187   SensorMP_i/microblaze_0_axi_mem_INTERCONNECT_ARESETN
    SLICE_X34Y4.D        Tilo                  0.124   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X30Y1.SR       net (fanout=1)        0.874   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X30Y1.CLK      Trck                  0.319   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.899ns logic, 2.061ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  1.154ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y1.AQ       Tcko                  0.518   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X30Y1.BX       net (fanout=1)        0.520   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X30Y1.CLK      Tdick                 0.045   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y1.BQ       Tcko                  0.518   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X30Y1.CX       net (fanout=1)        0.475   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X30Y1.CLK      Tdick                 0.028   SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       SensorMP_i/microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.546ns logic, 0.475ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.251ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.764 - 0.820)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y26.DMUX    Tshcko                0.652   SensorMP_i/lmb_v10_1_LMB_Rst
                                                       SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    SLICE_X29Y22.D1      net (fanout=3)        1.380   SensorMP_i/lmb_v10_1_LMB_Rst
    SLICE_X29Y22.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (0.744ns logic, 1.380ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay:                  1.709ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.764 - 0.835)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y11.AQ      Tcko                  0.518   SensorMP_i/microblaze_0_MB_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/MB_Reset
    SLICE_X29Y22.D5      net (fanout=1)        0.957   SensorMP_i/microblaze_0_MB_Reset
    SLICE_X29Y22.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.610ns logic, 0.957ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Delay:                  1.383ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SensorMP_i/debug_module_0_MBDEBUG_0_Dbg_Update rising
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.AQ      Tcko                  0.456   SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst
                                                       SensorMP_i/debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X29Y22.D3      net (fanout=1)        0.800   SensorMP_i/debug_module_0_MBDEBUG_0_Debug_Rst
    SLICE_X29Y22.CLK     Tas                   0.092   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.548ns logic, 0.800ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_lmb_v10_1_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.968ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 (FF)
  Destination:          SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I (FF)
  Data Path Delay:      1.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.764 - 0.820)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 to SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y23.AQ      Tcko                  0.518   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0
    SLICE_X34Y26.SR      net (fanout=4)        0.799   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
    SLICE_X34Y26.CLK     Tsrck                 0.524   SensorMP_i/lmb_v10_1_LMB_Rst
                                                       SensorMP_i/lmb_v10_1/lmb_v10_1/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (1.042ns logic, 0.799ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_lmb_v10_0_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.450ns (data path - clock path skew + uncertainty)
  Source:               SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 (FF)
  Destination:          SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I (FF)
  Data Path Delay:      2.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (0.774 - 0.820)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0 to SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y23.AQ      Tcko                  0.518   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
                                                       SensorMP_i/microblaze_0_reset/microblaze_0_reset/Bus_Struct_Reset_0
    SLICE_X34Y35.SR      net (fanout=4)        1.291   SensorMP_i/microblaze_0_reset_Bus_Struct_Reset
    SLICE_X34Y35.CLK     Tsrck                 0.524   SensorMP_i/lmb_v10_0_LMB_Rst
                                                       SensorMP_i/lmb_v10_0/lmb_v10_0/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (1.042ns logic, 1.291ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP 
"tnm_clk_125MHz" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.944ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_CLKOUT0 = PERIOD TIMEGRP "tnm_clk_125MHz" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Location pin: RAMB36_X0Y8.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Location pin: RAMB36_X0Y8.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X1Y9.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X1Y9.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X1Y9.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X1Y9.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X1Y8.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X1Y8.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X1Y8.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X1Y8.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X1Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X0Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X0Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X0Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X0Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X0Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD    
     TIMEGRP         
"SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"         
TS_clk_fpga_0 * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 819815 paths analyzed, 21971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.990ns.
--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 5)
  Clock Path Skew:      -0.240ns (1.500 - 1.740)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y53.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[7]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    SLICE_X20Y40.D1      net (fanout=3)        2.332   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[7]
    SLICE_X20Y40.COUT    Topcyd                0.500   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[24]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y41.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[7]
    SLICE_X20Y41.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[28]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y42.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[3]
    SLICE_X20Y42.BMUX    Tcinb                 0.505   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I
    SLICE_X36Y52.D1      net (fanout=10)       2.377   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[1]
    SLICE_X36Y52.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd12
    SLICE_X33Y49.D3      net (fanout=3)        0.970   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[1]
    SLICE_X33Y49.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp121
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[1].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (2.000ns logic, 5.679ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 6)
  Clock Path Skew:      -0.190ns (1.483 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    SLICE_X30Y48.B4      net (fanout=1)        0.938   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
    SLICE_X30Y48.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (2.192ns logic, 5.533ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 5)
  Clock Path Skew:      -0.240ns (1.500 - 1.740)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y53.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[7]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    SLICE_X20Y40.D1      net (fanout=3)        2.332   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[7]
    SLICE_X20Y40.COUT    Topcyd                0.494   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[24]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y41.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[7]
    SLICE_X20Y41.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[28]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y42.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[3]
    SLICE_X20Y42.BMUX    Tcinb                 0.505   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I
    SLICE_X36Y52.D1      net (fanout=10)       2.377   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[1]
    SLICE_X36Y52.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd12
    SLICE_X33Y49.D3      net (fanout=3)        0.970   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[1]
    SLICE_X33Y49.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp121
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[1].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (1.994ns logic, 5.679ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 6)
  Clock Path Skew:      -0.190ns (1.483 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    SLICE_X30Y48.B4      net (fanout=1)        0.938   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
    SLICE_X30Y48.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (2.188ns logic, 5.531ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 7)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.AQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6      net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y48.BX      net (fanout=6)        0.552   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y48.COUT    Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (2.117ns logic, 5.587ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.AQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6      net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y48.BX      net (fanout=6)        0.552   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y48.COUT    Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (2.113ns logic, 5.585ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13
    SLICE_X30Y48.A2      net (fanout=1)        0.991   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
    SLICE_X30Y48.COUT    Topcya                0.637   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (2.110ns logic, 5.586ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13
    SLICE_X30Y48.A2      net (fanout=1)        0.991   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
    SLICE_X30Y48.COUT    Topcya                0.637   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (2.106ns logic, 5.584ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.137ns (1.536 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y46.DQ            Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    SLICE_X30Y48.B4            net (fanout=1)        0.938   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
    SLICE_X30Y48.COUT          Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRL9 net (fanout=16)       1.438   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.738ns (2.803ns logic, 4.935ns route)
                                                             (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.737ns (Levels of Logic = 6)
  Clock Path Skew:      -0.137ns (1.536 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y46.DQ            Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    SLICE_X30Y48.B4            net (fanout=1)        0.938   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
    SLICE_X30Y48.COUT          Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRU9 net (fanout=16)       1.437   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKU    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.737ns (2.803ns logic, 4.934ns route)
                                                             (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 6)
  Clock Path Skew:      -0.186ns (1.487 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    SLICE_X30Y48.B4      net (fanout=1)        0.938   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
    SLICE_X30Y48.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y57.A3      net (fanout=58)       1.437   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y57.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_0
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM4_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (2.192ns logic, 5.493ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 7)
  Clock Path Skew:      -0.189ns (1.483 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29
    SLICE_X30Y47.C5      net (fanout=1)        0.931   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
    SLICE_X30Y47.COUT    Topcyc                0.504   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X30Y48.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
    SLICE_X30Y48.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (2.156ns logic, 5.526ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 7)
  Clock Path Skew:      -0.189ns (1.483 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29
    SLICE_X30Y47.C5      net (fanout=1)        0.931   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
    SLICE_X30Y47.COUT    Topcyc                0.504   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X30Y48.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
    SLICE_X30Y48.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (2.152ns logic, 5.524ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.670ns (Levels of Logic = 8)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.AQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6      net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y47.BX      net (fanout=6)        0.401   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y47.COUT    Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X30Y48.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
    SLICE_X30Y48.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (2.234ns logic, 5.436ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.AQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6      net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y47.BX      net (fanout=6)        0.401   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y47.COUT    Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X30Y48.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
    SLICE_X30Y48.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (2.230ns logic, 5.434ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 7)
  Clock Path Skew:      -0.138ns (1.536 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X29Y48.AQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6            net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y48.BX            net (fanout=6)        0.552   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y48.COUT          Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRL9 net (fanout=16)       1.438   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.717ns (2.728ns logic, 4.989ns route)
                                                             (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.138ns (1.536 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X29Y48.AQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6            net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y48.BX            net (fanout=6)        0.552   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y48.COUT          Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRU9 net (fanout=16)       1.437   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKU    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.716ns (2.728ns logic, 4.988ns route)
                                                             (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 7)
  Clock Path Skew:      -0.187ns (1.487 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.AQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A6      net (fanout=2)        0.440   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
    SLICE_X31Y47.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv1_INV_0
    SLICE_X30Y48.BX      net (fanout=6)        0.552   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_op1_cmp_equal_inv
    SLICE_X30Y48.COUT    Tbxcy                 0.520   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y57.A3      net (fanout=58)       1.437   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y57.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_0
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM4_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (2.117ns logic, 5.547ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0
    SLICE_X30Y48.C3      net (fanout=2)        1.024   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]
    SLICE_X30Y48.COUT    Topcyc                0.504   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<5>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (2.039ns logic, 5.619ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (1.536 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X31Y47.DQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13
    SLICE_X30Y48.A2            net (fanout=1)        0.991   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
    SLICE_X30Y48.COUT          Topcya                0.637   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRL9 net (fanout=16)       1.438   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.709ns (2.721ns logic, 4.988ns route)
                                                             (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (1.536 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X31Y47.DQ            Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13
    SLICE_X30Y48.A2            net (fanout=1)        0.991   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
    SLICE_X30Y48.COUT          Topcya                0.637   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRU9 net (fanout=16)       1.437   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKU    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.708ns (2.721ns logic, 4.987ns route)
                                                             (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.187ns (1.487 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.DQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13
    SLICE_X30Y48.A2      net (fanout=1)        0.991   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[13]
    SLICE_X30Y48.COUT    Topcya                0.637   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<3>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y57.A3      net (fanout=58)       1.437   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y57.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_0
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM4_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (2.110ns logic, 5.546ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0
    SLICE_X30Y48.C3      net (fanout=2)        1.024   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]
    SLICE_X30Y48.COUT    Topcyc                0.504   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<5>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (2.035ns logic, 5.617ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.AMUX    Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1
    SLICE_X30Y48.D4      net (fanout=1)        0.944   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1
    SLICE_X30Y48.COUT    Topcyd                0.500   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump11
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.A3      net (fanout=58)       1.477   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.047   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01364_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_35
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (2.111ns logic, 5.539ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.186ns (1.487 - 1.673)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.DQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    SLICE_X30Y48.B4      net (fanout=1)        0.938   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[9]
    SLICE_X30Y48.COUT    Topcyb                0.657   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<4>1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y57.B3      net (fanout=58)       1.410   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y57.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_0
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM3_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_2
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (2.188ns logic, 5.466ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.483 - 1.674)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.AMUX    Tshcko                0.594   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1
    SLICE_X30Y48.D4      net (fanout=1)        0.944   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1
    SLICE_X30Y48.COUT    Topcyd                0.500   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_jump11
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX    Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X21Y65.C2      net (fanout=9)        1.731   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X21Y65.CMUX    Tilo                  0.357   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted1
    SLICE_X20Y65.A6      net (fanout=2)        0.514   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_wanted
    SLICE_X20Y65.A       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_q
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold3
    SLICE_X21Y63.D1      net (fanout=9)        0.873   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_write_nofold
    SLICE_X21Y63.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_Use_BTC_2.addr41
    SLICE_X28Y64.B3      net (fanout=58)       1.475   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.addr[27]
    SLICE_X28Y64.CLK     Tas                   0.043   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_32
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Mram_RAM_01363_Narrowed
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/data_outb_i_34
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (2.107ns logic, 5.537ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (1.496 - 1.663)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.CQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[3]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3
    SLICE_X36Y46.B5      net (fanout=14)       1.229   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[3]
    SLICE_X36Y46.CMUX    Topbc                 0.883   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode[5]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable
    SLICE_X40Y37.B1      net (fanout=9)        1.352   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[0]
    SLICE_X40Y37.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res11
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res22
    SLICE_X40Y35.D2      net (fanout=1)        0.992   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res21
    SLICE_X40Y35.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X39Y36.C6      net (fanout=1)        0.444   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]
    SLICE_X39Y36.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X31Y39.D4      net (fanout=3)        1.165   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]
    SLICE_X31Y39.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp241
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[30].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (2.483ns logic, 5.182ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 9)
  Clock Path Skew:      -0.183ns (1.489 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.BQ      Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[25]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24
    SLICE_X20Y36.C2      net (fanout=5)        1.874   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[24]
    SLICE_X20Y36.COUT    Topcyc                0.504   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[8]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y37.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X20Y37.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[12]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y38.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X20Y38.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[16]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y39.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[15]
    SLICE_X20Y39.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[20]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y40.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[11]
    SLICE_X20Y40.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[24]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y41.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[7]
    SLICE_X20Y41.COUT    Tbyp                  0.117   SensorMP_i/microblaze_0_axi_periph_S_ARADDR[28]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X20Y42.CIN     net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[3]
    SLICE_X20Y42.BMUX    Tcinb                 0.505   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[0]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I
    SLICE_X36Y52.D1      net (fanout=10)       2.377   SensorMP_i/bram_cntlr_data_portb_BRAM_Addr[1]
    SLICE_X36Y52.D       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[1]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd12
    SLICE_X35Y54.B1      net (fanout=3)        1.069   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[1]
    SLICE_X35Y54.CLK     Tas                   0.093   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3[3]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3121
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (2.329ns logic, 5.320ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29 (FF)
  Destination:          SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 7)
  Clock Path Skew:      -0.136ns (1.536 - 1.672)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29 to SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X30Y42.DQ            Tcko                  0.518   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29
    SLICE_X30Y47.C5            net (fanout=1)        0.931   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
    SLICE_X30Y47.COUT          Topcyc                0.504   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X30Y48.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.zero_CI[3]
    SLICE_X30Y48.COUT          Tbyp                  0.117   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X30Y49.CIN           net (fanout=1)        0.000   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry1
    SLICE_X30Y49.BMUX          Tcinb                 0.365   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.jump_carry5
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X22Y49.C6            net (fanout=9)        0.631   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_wanted
    SLICE_X22Y49.C             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[27]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken1
    SLICE_X21Y47.D5            net (fanout=7)        0.585   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken
    SLICE_X21Y47.DMUX          Tilo                  0.325   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc1
    SLICE_X20Y47.B4            net (fanout=31)       0.891   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_use_saved_pc
    SLICE_X20Y47.B             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30_SW0
    SLICE_X20Y47.A4            net (fanout=1)        0.452   SensorMP_i/microblaze_0/N76
    SLICE_X20Y47.A             Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc30
    RAMB36_X0Y11.ADDRARDADDRL9 net (fanout=16)       1.438   SensorMP_i/bram_cntlr_instruction_porta_BRAM_Addr[22]
    RAMB36_X0Y11.CLKARDCLKL    Trcck_ADDRA           0.566   SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
                                                             SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            7.695ns (2.767ns logic, 4.928ns route)
                                                             (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4 (FF)
  Destination:          SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.166ns (1.496 - 1.662)
  Source Clock:         SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 0.000ns
  Destination Clock:    SensorMP_i/bram_cntlr_data_portb_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4 to SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y53.CQ      Tcko                  0.456   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[4]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4
    SLICE_X36Y46.B1      net (fanout=13)       1.291   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[4]
    SLICE_X36Y46.CMUX    Topbc                 0.883   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode[5]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].Compare_All_Bits.sel_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable
    SLICE_X40Y37.B1      net (fanout=9)        1.352   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.byte_equal[0]
    SLICE_X40Y37.B       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res11
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res22
    SLICE_X40Y35.D2      net (fanout=1)        0.992   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res21
    SLICE_X40Y35.CMUX    Topdc                 0.536   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X39Y36.C6      net (fanout=1)        0.444   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result[30]
    SLICE_X39Y36.C       Tilo                  0.124   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i[31]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X31Y39.D4      net (fanout=3)        1.165   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd[30]
    SLICE_X31Y39.CLK     Tas                   0.298   SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp241
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[30].MUXF7_I1
                                                       SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (2.421ns logic, 5.244ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "SensorMP_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_0 * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKARDCLKU
  Location pin: RAMB36_X0Y8.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.056ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Logical resource: SensorMP_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/CLKBWRCLKU
  Location pin: RAMB36_X0Y8.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X1Y9.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X1Y9.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X1Y9.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X1Y9.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X1Y8.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X1Y8.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X1Y8.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X1Y8.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X1Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X0Y11.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X0Y11.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X0Y10.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X0Y10.CLKBWRCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X0Y10.CLKBWRCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKL
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKU
  Logical resource: SensorMP_i/bram_block_0/bram_block_0/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: SensorMP_i/bram_cntlr_data_portb_BRAM_Clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      9.988ns|            0|            0|            0|       819815|
| TS_SensorMP_i_clock_generator_|      8.000ns|      7.990ns|          N/A|            0|            0|       819815|            0|
| 0_clock_generator_0_SIG_MMCM1_|             |             |             |             |             |             |             |
| CLKOUT0                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fsl_i2s_0_i2s_bck_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
fsl_i2s_0_i2s_bck_pin|    6.145|    5.061|         |    1.660|
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsl_i2s_1_i2s_bck_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
fsl_i2s_1_i2s_bck_pin|    5.903|    4.957|         |    1.713|
---------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 821212 paths, 0 nets, and 23993 connections

Design statistics:
   Minimum period:  10.122ns{1}   (Maximum frequency:  98.795MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 14 19:04:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 604 MB



