and Dai, 1996), NAPA C (Rupp, 1988). SUIF (Callahan
et al., 2000), and Cameron (Hammes et al., 1999;
Moorman and Cates, 1999). The most recent one is
the System Generator from Xilinx and Mathworks
(Xilinx, 2000). The suite of tools for algorithm devel-
opment to hardware prototyping consists of an algo-
rithm mapper, a net lister, a test bench generator, a
synthesizer, a control designer a core generator an
FPGA placer and router, and a logic simulator.