,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openlane/designs/MULTI_32bit,MULTI_32bit,RUN_2022.04.05_08.50.19,flow completed,0h14m1s0ms,0h12m37s0ms,-2,0.0940054929,-1,51.83,928.34,-1,0,0,0,0,0,0,0,6,0,0,-1,188746,38903,0,-0.57,-1,0,0,0,-1.7,-1,0,0,138114310,0,51.04,57.06,19.84,27.36,3.23,4256,5006,8,260,0,0,0,4474,443,159,219,117,414,936,263,681,110,78,35,212,1188,0,1400,90.9090909090909,11,11,AREA 0,5,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,3
