[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamTypespec2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 171
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv
n<> u<170> t<Top_level_rule> c<1> l<1:1> el<27:1>
  n<> u<1> t<Null_rule> p<170> s<169> l<1:1>
  n<> u<169> t<Source_text> p<170> c<58> l<1:1> el<26:10>
    n<> u<58> t<Description> p<169> c<57> s<116> l<1:1> el<10:26>
      n<> u<57> t<Package_declaration> p<58> c<2> l<1:1> el<10:26>
        n<> u<2> t<PACKAGE> p<57> s<3> l<1:1> el<1:8>
        n<prim_esc_pkg> u<3> t<STRING_CONST> p<57> s<26> l<1:9> el<1:21>
        n<> u<26> t<Package_item> p<57> c<25> s<54> l<2:3> el<5:14>
          n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:3> el<5:14>
            n<> u<24> t<Data_declaration> p<25> c<23> l<2:3> el<5:14>
              n<> u<23> t<Type_declaration> p<24> c<21> l<2:3> el<5:14>
                n<> u<21> t<Data_type> p<23> c<5> s<22> l<2:11> el<5:4>
                  n<> u<5> t<Struct_union> p<21> c<4> s<6> l<2:11> el<2:17>
                    n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
                  n<> u<6> t<Packed_keyword> p<21> s<13> l<2:18> el<2:24>
                  n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<3:5> el<3:17>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
                      n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
                    n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:11> el<3:16>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:11> el<3:16>
                        n<esc_p> u<10> t<STRING_CONST> p<11> l<3:11> el<3:16>
                  n<> u<20> t<Struct_union_member> p<21> c<16> l<4:5> el<4:17>
                    n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<4:5> el<4:10>
                      n<> u<15> t<Data_type> p<16> c<14> l<4:5> el<4:10>
                        n<> u<14> t<IntVec_TypeLogic> p<15> l<4:5> el<4:10>
                    n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<4:11> el<4:16>
                      n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<4:11> el<4:16>
                        n<esc_n> u<17> t<STRING_CONST> p<18> l<4:11> el<4:16>
                n<esc_tx_t> u<22> t<STRING_CONST> p<23> l<5:5> el<5:13>
        n<> u<54> t<Package_item> p<57> c<53> s<56> l<7:3> el<8:55>
          n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<7:3> el<8:55>
            n<> u<52> t<Parameter_declaration> p<53> c<29> l<7:3> el<8:54>
              n<> u<29> t<Data_type_or_implicit> p<52> c<28> s<51> l<7:13> el<7:21>
                n<esc_tx_t> u<28> t<Data_type> p<29> c<27> l<7:13> el<7:21>
                  n<esc_tx_t> u<27> t<STRING_CONST> p<28> l<7:13> el<7:21>
              n<> u<51> t<List_of_param_assignments> p<52> c<50> l<7:22> el<8:54>
                n<> u<50> t<Param_assignment> p<51> c<30> l<7:22> el<8:54>
                  n<ESC_TX_DEFAULT> u<30> t<STRING_CONST> p<50> s<49> l<7:22> el<7:36>
                  n<> u<49> t<Constant_param_expression> p<50> c<48> l<7:39> el<8:54>
                    n<> u<48> t<Constant_mintypmax_expression> p<49> c<47> l<7:39> el<8:54>
                      n<> u<47> t<Constant_expression> p<48> c<46> l<7:39> el<8:54>
                        n<> u<46> t<Constant_primary> p<47> c<45> l<7:39> el<8:54>
                          n<> u<45> t<Constant_assignment_pattern_expression> p<46> c<44> l<7:39> el<8:54>
                            n<> u<44> t<Assignment_pattern_expression> p<45> c<43> l<7:39> el<8:54>
                              n<> u<43> t<Assignment_pattern> p<44> c<32> l<7:39> el<8:54>
                                n<> u<32> t<Structure_pattern_key> p<43> c<31> s<36> l<7:41> el<7:46>
                                  n<esc_p> u<31> t<STRING_CONST> p<32> l<7:41> el<7:46>
                                n<> u<36> t<Expression> p<43> c<35> s<38> l<7:49> el<7:53>
                                  n<> u<35> t<Primary> p<36> c<34> l<7:49> el<7:53>
                                    n<> u<34> t<Primary_literal> p<35> c<33> l<7:49> el<7:53>
                                      n<> u<33> t<Number_1Tickb0> p<34> l<7:49> el<7:53>
                                n<> u<38> t<Structure_pattern_key> p<43> c<37> s<42> l<8:41> el<8:46>
                                  n<esc_n> u<37> t<STRING_CONST> p<38> l<8:41> el<8:46>
                                n<> u<42> t<Expression> p<43> c<41> l<8:49> el<8:53>
                                  n<> u<41> t<Primary> p<42> c<40> l<8:49> el<8:53>
                                    n<> u<40> t<Primary_literal> p<41> c<39> l<8:49> el<8:53>
                                      n<> u<39> t<Number_1Tickb1> p<40> l<8:49> el<8:53>
        n<> u<56> t<ENDPACKAGE> p<57> s<55> l<10:1> el<10:11>
        n<prim_esc_pkg> u<55> t<STRING_CONST> p<57> l<10:14> el<10:26>
    n<> u<116> t<Description> p<169> c<115> s<168> l<12:1> el<19:10>
      n<> u<115> t<Module_declaration> p<116> c<91> l<12:1> el<19:10>
        n<> u<91> t<Module_ansi_header> p<115> c<59> s<113> l<12:1> el<17:3>
          n<module> u<59> t<Module_keyword> p<91> s<60> l<12:1> el<12:7>
          n<nmi_gen> u<60> t<STRING_CONST> p<91> s<63> l<12:8> el<12:15>
          n<> u<63> t<Package_import_declaration> p<91> c<62> s<90> l<13:4> el<13:27>
            n<> u<62> t<Package_import_item> p<63> c<61> l<13:11> el<13:26>
              n<prim_esc_pkg> u<61> t<STRING_CONST> p<62> l<13:11> el<13:23>
          n<> u<90> t<List_of_port_declarations> p<91> c<81> l<14:1> el<17:2>
            n<> u<81> t<Ansi_port_declaration> p<90> c<79> s<89> l<15:4> el<15:26>
              n<> u<79> t<Net_port_header> p<81> c<64> s<80> l<15:4> el<15:24>
                n<> u<64> t<PortDir_Inp> p<79> s<78> l<15:4> el<15:9>
                n<> u<78> t<Net_port_type> p<79> c<77> l<15:10> el<15:24>
                  n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<15:10> el<15:24>
                    n<esc_tx_t> u<76> t<Data_type> p<77> c<65> l<15:10> el<15:24>
                      n<esc_tx_t> u<65> t<STRING_CONST> p<76> s<75> l<15:10> el<15:18>
                      n<> u<75> t<Packed_dimension> p<76> c<74> l<15:19> el<15:24>
                        n<> u<74> t<Constant_range> p<75> c<69> l<15:20> el<15:23>
                          n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<15:20> el<15:21>
                            n<> u<68> t<Constant_primary> p<69> c<67> l<15:20> el<15:21>
                              n<> u<67> t<Primary_literal> p<68> c<66> l<15:20> el<15:21>
                                n<2> u<66> t<INT_CONST> p<67> l<15:20> el<15:21>
                          n<> u<73> t<Constant_expression> p<74> c<72> l<15:22> el<15:23>
                            n<> u<72> t<Constant_primary> p<73> c<71> l<15:22> el<15:23>
                              n<> u<71> t<Primary_literal> p<72> c<70> l<15:22> el<15:23>
                                n<0> u<70> t<INT_CONST> p<71> l<15:22> el<15:23>
              n<a> u<80> t<STRING_CONST> p<81> l<15:25> el<15:26>
            n<> u<89> t<Ansi_port_declaration> p<90> c<87> l<16:4> el<16:16>
              n<> u<87> t<Net_port_header> p<89> c<82> s<88> l<16:4> el<16:14>
                n<> u<82> t<PortDir_Out> p<87> s<86> l<16:4> el<16:10>
                n<> u<86> t<Net_port_type> p<87> c<85> l<16:11> el<16:14>
                  n<> u<85> t<Data_type_or_implicit> p<86> c<84> l<16:11> el<16:14>
                    n<> u<84> t<Data_type> p<85> c<83> l<16:11> el<16:14>
                      n<> u<83> t<IntegerAtomType_Int> p<84> l<16:11> el<16:14>
              n<x> u<88> t<STRING_CONST> p<89> l<16:15> el<16:16>
        n<> u<113> t<Non_port_module_item> p<115> c<112> s<114> l<18:4> el<18:23>
          n<> u<112> t<Module_or_generate_item> p<113> c<111> l<18:4> el<18:23>
            n<> u<111> t<Module_common_item> p<112> c<110> l<18:4> el<18:23>
              n<> u<110> t<Continuous_assign> p<111> c<109> l<18:4> el<18:23>
                n<> u<109> t<List_of_net_assignments> p<110> c<108> l<18:11> el<18:22>
                  n<> u<108> t<Net_assignment> p<109> c<96> l<18:11> el<18:22>
                    n<> u<96> t<Net_lvalue> p<108> c<93> s<107> l<18:11> el<18:12>
                      n<> u<93> t<Ps_or_hierarchical_identifier> p<96> c<92> s<95> l<18:11> el<18:12>
                        n<x> u<92> t<STRING_CONST> p<93> l<18:11> el<18:12>
                      n<> u<95> t<Constant_select> p<96> c<94> l<18:13> el<18:13>
                        n<> u<94> t<Constant_bit_select> p<95> l<18:13> el<18:13>
                    n<> u<107> t<Expression> p<108> c<106> l<18:15> el<18:22>
                      n<> u<106> t<Primary> p<107> c<105> l<18:15> el<18:22>
                        n<> u<105> t<Cast> p<106> c<100> l<18:15> el<18:22>
                          n<> u<100> t<Casting_type> p<105> c<99> s<104> l<18:15> el<18:18>
                            n<int> u<99> t<Simple_type> p<100> c<98> l<18:15> el<18:18>
                              n<> u<98> t<Integer_type> p<99> c<97> l<18:15> el<18:18>
                                n<> u<97> t<IntegerAtomType_Int> p<98> l<18:15> el<18:18>
                          n<> u<104> t<Expression> p<105> c<103> l<18:20> el<18:21>
                            n<> u<103> t<Primary> p<104> c<102> l<18:20> el<18:21>
                              n<> u<102> t<Primary_literal> p<103> c<101> l<18:20> el<18:21>
                                n<a> u<101> t<STRING_CONST> p<102> l<18:20> el<18:21>
        n<> u<114> t<ENDMODULE> p<115> l<19:1> el<19:10>
    n<> u<168> t<Description> p<169> c<167> l<21:1> el<26:10>
      n<> u<167> t<Module_declaration> p<168> c<128> l<21:1> el<26:10>
        n<> u<128> t<Module_ansi_header> p<167> c<117> s<165> l<21:1> el<21:26>
          n<module> u<117> t<Module_keyword> p<128> s<118> l<21:1> el<21:7>
          n<top> u<118> t<STRING_CONST> p<128> s<127> l<21:8> el<21:11>
          n<> u<127> t<List_of_port_declarations> p<128> c<126> l<21:11> el<21:25>
            n<> u<126> t<Ansi_port_declaration> p<127> c<124> l<21:12> el<21:24>
              n<> u<124> t<Net_port_header> p<126> c<119> s<125> l<21:12> el<21:22>
                n<> u<119> t<PortDir_Out> p<124> s<123> l<21:12> el<21:18>
                n<> u<123> t<Net_port_type> p<124> c<122> l<21:19> el<21:22>
                  n<> u<122> t<Data_type_or_implicit> p<123> c<121> l<21:19> el<21:22>
                    n<> u<121> t<Data_type> p<122> c<120> l<21:19> el<21:22>
                      n<> u<120> t<IntegerAtomType_Int> p<121> l<21:19> el<21:22>
              n<o> u<125> t<STRING_CONST> p<126> l<21:23> el<21:24>
        n<> u<165> t<Non_port_module_item> p<167> c<164> s<166> l<22:4> el<25:6>
          n<> u<164> t<Module_or_generate_item> p<165> c<163> l<22:4> el<25:6>
            n<> u<163> t<Module_instantiation> p<164> c<129> l<22:4> el<25:6>
              n<nmi_gen> u<129> t<STRING_CONST> p<163> s<162> l<22:4> el<22:11>
              n<> u<162> t<Hierarchical_instance> p<163> c<131> l<22:12> el<25:5>
                n<> u<131> t<Name_of_instance> p<162> c<130> s<161> l<22:12> el<22:21>
                  n<u_nmi_gen> u<130> t<STRING_CONST> p<131> l<22:12> el<22:21>
                n<> u<161> t<List_of_port_connections> p<162> c<152> l<23:7> el<24:12>
                  n<> u<152> t<Named_port_connection> p<161> c<132> s<160> l<23:7> el<23:44>
                    n<a> u<132> t<STRING_CONST> p<152> s<150> l<23:8> el<23:9>
                    n<> u<150> t<OPEN_PARENS> p<152> s<149> l<23:9> el<23:10>
                    n<> u<149> t<Expression> p<152> c<148> s<151> l<23:10> el<23:43>
                      n<> u<148> t<Primary> p<149> c<147> l<23:10> el<23:43>
                        n<> u<147> t<Multiple_concatenation> p<148> c<136> l<23:10> el<23:43>
                          n<> u<136> t<Expression> p<147> c<135> s<146> l<23:11> el<23:12>
                            n<> u<135> t<Primary> p<136> c<134> l<23:11> el<23:12>
                              n<> u<134> t<Primary_literal> p<135> c<133> l<23:11> el<23:12>
                                n<3> u<133> t<INT_CONST> p<134> l<23:11> el<23:12>
                          n<> u<146> t<Concatenation> p<147> c<145> l<23:12> el<23:42>
                            n<> u<145> t<Expression> p<146> c<144> l<23:13> el<23:41>
                              n<> u<144> t<Primary> p<145> c<143> l<23:13> el<23:41>
                                n<> u<143> t<Complex_func_call> p<144> c<139> l<23:13> el<23:41>
                                  n<> u<139> t<Class_scope> p<143> c<138> s<140> l<23:13> el<23:27>
                                    n<> u<138> t<Class_type> p<139> c<137> l<23:13> el<23:25>
                                      n<prim_esc_pkg> u<137> t<STRING_CONST> p<138> l<23:13> el<23:25>
                                  n<ESC_TX_DEFAULT> u<140> t<STRING_CONST> p<143> s<142> l<23:27> el<23:41>
                                  n<> u<142> t<Select> p<143> c<141> l<23:41> el<23:41>
                                    n<> u<141> t<Bit_select> p<142> l<23:41> el<23:41>
                    n<> u<151> t<CLOSE_PARENS> p<152> l<23:43> el<23:44>
                  n<> u<160> t<Named_port_connection> p<161> c<153> l<24:7> el<24:12>
                    n<x> u<153> t<STRING_CONST> p<160> s<158> l<24:8> el<24:9>
                    n<> u<158> t<OPEN_PARENS> p<160> s<157> l<24:9> el<24:10>
                    n<> u<157> t<Expression> p<160> c<156> s<159> l<24:10> el<24:11>
                      n<> u<156> t<Primary> p<157> c<155> l<24:10> el<24:11>
                        n<> u<155> t<Primary_literal> p<156> c<154> l<24:10> el<24:11>
                          n<o> u<154> t<STRING_CONST> p<155> l<24:10> el<24:11>
                    n<> u<159> t<CLOSE_PARENS> p<160> l<24:11> el<24:12>
        n<> u<166> t<ENDMODULE> p<167> l<26:1> el<26:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv:1:1: No timescale set for "prim_esc_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv:12:1: No timescale set for "nmi_gen".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv:21:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv:12:1: Compile module "work@nmi_gen".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamTypespec2/dut.sv:21:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
ContAssign                                             1
Design                                                 1
ImportTypespec                                         1
IntTypespec                                            4
IntVar                                                 2
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         1
Operation                                              6
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   5
RefModule                                              1
RefObj                                                 4
RefTypespec                                           17
StringTypespec                                         6
StructNet                                              1
StructTypespec                                         1
TaggedPattern                                          6
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamTypespec2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:prim_esc_pkg
  |vpiParameter:
  \_Parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:8:54
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
    |vpiTypespec:
    \_RefTypespec: (prim_esc_pkg::ESC_TX_DEFAULT::esc_tx_t), line:7:13, endln:7:21
      |vpiParent:
      \_Parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:8:54
      |vpiName:esc_tx_t
      |vpiFullName:prim_esc_pkg::ESC_TX_DEFAULT::esc_tx_t
      |vpiActual:
      \_TypedefTypespec: (prim_esc_pkg::esc_tx_t), line:5:5, endln:5:13
    |vpiName:ESC_TX_DEFAULT
    |vpiFullName:prim_esc_pkg::ESC_TX_DEFAULT
  |vpiParamAssign:
  \_ParamAssign: , line:7:22, endln:8:54
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
    |vpiRhs:
    \_Operation: , line:7:39, endln:8:54
      |vpiParent:
      \_ParamAssign: , line:7:22, endln:8:54
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:7:41, endln:7:53
        |vpiParent:
        \_Operation: , line:7:39, endln:8:54
        |vpiPattern:
        \_Constant: , line:7:49, endln:7:53
          |vpiParent:
          \_TaggedPattern: , line:7:41, endln:7:53
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (prim_esc_pkg::esc_p), line:7:41, endln:7:46
          |vpiParent:
          \_TaggedPattern: , line:7:41, endln:7:53
          |vpiName:esc_p
          |vpiFullName:prim_esc_pkg::esc_p
          |vpiActual:
          \_StringTypespec: , line:7:41, endln:7:46
      |vpiOperand:
      \_TaggedPattern: , line:8:41, endln:8:53
        |vpiParent:
        \_Operation: , line:7:39, endln:8:54
        |vpiPattern:
        \_Constant: , line:8:49, endln:8:53
          |vpiParent:
          \_TaggedPattern: , line:8:41, endln:8:53
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (prim_esc_pkg::esc_n), line:8:41, endln:8:46
          |vpiParent:
          \_TaggedPattern: , line:8:41, endln:8:53
          |vpiName:esc_n
          |vpiFullName:prim_esc_pkg::esc_n
          |vpiActual:
          \_StringTypespec: , line:8:41, endln:8:46
    |vpiLhs:
    \_Parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:8:54
  |vpiTypedef:
  \_TypedefTypespec: (prim_esc_pkg::esc_tx_t), line:5:5, endln:5:13
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
    |vpiName:prim_esc_pkg::esc_tx_t
    |vpiTypedefAlias:
    \_RefTypespec: (prim_esc_pkg::esc_tx_t), line:2:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (prim_esc_pkg::esc_tx_t), line:5:5, endln:5:13
      |vpiFullName:prim_esc_pkg::esc_tx_t
      |vpiActual:
      \_StructTypespec: , line:2:11, endln:5:4
  |vpiTypedef:
  \_StructTypespec: , line:2:11, endln:5:4
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (esc_p), line:3:11, endln:3:16
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:5:4
      |vpiName:esc_p
      |vpiTypespec:
      \_RefTypespec: (prim_esc_pkg::esc_p), line:3:5, endln:3:10
        |vpiParent:
        \_TypespecMember: (esc_p), line:3:11, endln:3:16
        |vpiFullName:prim_esc_pkg::esc_p
        |vpiActual:
        \_LogicTypespec: , line:3:5, endln:3:10
    |vpiTypespecMember:
    \_TypespecMember: (esc_n), line:4:11, endln:4:16
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:5:4
      |vpiName:esc_n
      |vpiTypespec:
      \_RefTypespec: (prim_esc_pkg::esc_n), line:4:5, endln:4:10
        |vpiParent:
        \_TypespecMember: (esc_n), line:4:11, endln:4:16
        |vpiFullName:prim_esc_pkg::esc_n
        |vpiActual:
        \_LogicTypespec: , line:4:5, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:5, endln:3:10
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_LogicTypespec: , line:4:5, endln:4:10
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_StringTypespec: , line:7:41, endln:7:46
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_StringTypespec: , line:8:41, endln:8:46
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_StringTypespec: , line:7:41, endln:7:46
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_StringTypespec: , line:8:41, endln:8:46
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_StringTypespec: , line:7:41, endln:7:46
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiTypedef:
  \_StringTypespec: , line:8:41, endln:8:46
    |vpiParent:
    \_Package: prim_esc_pkg (prim_esc_pkg), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:1:1, endln:10:26
  |vpiImportTypespec:
  \_TypedefTypespec: (prim_esc_pkg::esc_tx_t), line:5:5, endln:5:13
  |vpiImportTypespec:
  \_StructTypespec: , line:2:11, endln:5:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:5, endln:4:10
  |vpiImportTypespec:
  \_StringTypespec: , line:7:41, endln:7:46
  |vpiImportTypespec:
  \_StringTypespec: , line:8:41, endln:8:46
  |vpiImportTypespec:
  \_StringTypespec: , line:7:41, endln:7:46
  |vpiImportTypespec:
  \_StringTypespec: , line:8:41, endln:8:46
  |vpiImportTypespec:
  \_StringTypespec: , line:7:41, endln:7:46
  |vpiImportTypespec:
  \_StringTypespec: , line:8:41, endln:8:46
  |vpiDefName:prim_esc_pkg
  |vpiEndLabel:prim_esc_pkg
|vpiAllModules:
\_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@nmi_gen
  |vpiVariables:
  \_IntVar: (work@nmi_gen.x), line:16:15, endln:16:16
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@nmi_gen.x), line:16:11, endln:16:14
      |vpiParent:
      \_IntVar: (work@nmi_gen.x), line:16:15, endln:16:16
      |vpiFullName:work@nmi_gen.x
      |vpiActual:
      \_IntTypespec: , line:16:11, endln:16:14
    |vpiName:x
    |vpiFullName:work@nmi_gen.x
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_ImportTypespec: (prim_esc_pkg), line:13:11, endln:13:26
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiName:prim_esc_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:13:11, endln:13:26
      |vpiParent:
      \_ImportTypespec: (prim_esc_pkg), line:13:11, endln:13:26
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_IntTypespec: , line:16:11, endln:16:14
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:16:11, endln:16:14
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ImportTypespec: (prim_esc_pkg), line:13:11, endln:13:26
  |vpiImportTypespec:
  \_StructNet: (work@nmi_gen.a), line:15:25, endln:15:26
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@nmi_gen.a.esc_tx_t), line:15:10, endln:15:18
      |vpiParent:
      \_StructNet: (work@nmi_gen.a), line:15:25, endln:15:26
      |vpiName:esc_tx_t
      |vpiFullName:work@nmi_gen.a.esc_tx_t
      |vpiActual:
      \_TypedefTypespec: (prim_esc_pkg::esc_tx_t), line:5:5, endln:5:13
    |vpiName:a
    |vpiFullName:work@nmi_gen.a
  |vpiImportTypespec:
  \_IntTypespec: , line:16:11, endln:16:14
  |vpiImportTypespec:
  \_IntVar: (work@nmi_gen.x), line:16:15, endln:16:16
  |vpiImportTypespec:
  \_IntTypespec: , line:16:11, endln:16:14
  |vpiDefName:work@nmi_gen
  |vpiNet:
  \_StructNet: (work@nmi_gen.a), line:15:25, endln:15:26
  |vpiPort:
  \_Port: (a), line:15:25, endln:15:26
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@nmi_gen.a.prim_esc_pkg::esc_tx_t), line:15:10, endln:15:18
      |vpiParent:
      \_Port: (a), line:15:25, endln:15:26
      |vpiName:prim_esc_pkg::esc_tx_t
      |vpiFullName:work@nmi_gen.a.prim_esc_pkg::esc_tx_t
      |vpiActual:
      \_TypedefTypespec: (prim_esc_pkg::esc_tx_t), line:5:5, endln:5:13
  |vpiPort:
  \_Port: (x), line:16:15, endln:16:16
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiName:x
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@nmi_gen.x), line:16:11, endln:16:14
      |vpiParent:
      \_Port: (x), line:16:15, endln:16:16
      |vpiFullName:work@nmi_gen.x
      |vpiActual:
      \_IntTypespec: , line:16:11, endln:16:14
  |vpiContAssign:
  \_ContAssign: , line:18:11, endln:18:22
    |vpiParent:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiRhs:
    \_Operation: , line:18:15, endln:18:22
      |vpiParent:
      \_ContAssign: , line:18:11, endln:18:22
      |vpiOpType:67
      |vpiOperand:
      \_RefObj: (work@nmi_gen.a), line:18:20, endln:18:21
        |vpiParent:
        \_Operation: , line:18:15, endln:18:22
        |vpiName:a
        |vpiFullName:work@nmi_gen.a
        |vpiActual:
        \_StructNet: (work@nmi_gen.a), line:15:25, endln:15:26
    |vpiLhs:
    \_RefObj: (work@nmi_gen.x), line:18:11, endln:18:12
      |vpiParent:
      \_ContAssign: , line:18:11, endln:18:22
      |vpiName:x
      |vpiFullName:work@nmi_gen.x
      |vpiActual:
      \_IntVar: (work@nmi_gen.x), line:16:15, endln:16:16
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:21:23, endln:21:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:21:19, endln:21:22
      |vpiParent:
      \_IntVar: (work@top.o), line:21:23, endln:21:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:21:19, endln:21:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_ModuleTypespec: (nmi_gen), line:22:4, endln:22:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
    |vpiName:nmi_gen
  |vpiTypedef:
  \_IntTypespec: , line:21:19, endln:21:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:21:19, endln:21:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ModuleTypespec: (nmi_gen), line:22:4, endln:22:11
  |vpiImportTypespec:
  \_IntTypespec: , line:21:19, endln:21:22
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:21:23, endln:21:24
  |vpiImportTypespec:
  \_IntTypespec: , line:21:19, endln:21:22
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:21:23, endln:21:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:21:19, endln:21:22
      |vpiParent:
      \_Port: (o), line:21:23, endln:21:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:21:19, endln:21:22
  |vpiRefModule:
  \_RefModule: work@nmi_gen (u_nmi_gen), line:22:4, endln:22:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:21:1, endln:26:10
    |vpiName:u_nmi_gen
    |vpiDefName:work@nmi_gen
    |vpiActual:
    \_Module: work@nmi_gen (work@nmi_gen), file:${SURELOG_DIR}/tests/ParamTypespec2/dut.sv, line:12:1, endln:19:10
    |vpiPort:
    \_Port: (a), line:23:8, endln:23:9
      |vpiParent:
      \_RefModule: work@nmi_gen (u_nmi_gen), line:22:4, endln:22:11
      |vpiName:a
      |vpiHighConn:
      \_Operation: , line:23:10, endln:23:43
        |vpiParent:
        \_Port: (a), line:23:8, endln:23:9
        |vpiOpType:34
        |vpiOperand:
        \_Constant: , line:23:11, endln:23:12
          |vpiParent:
          \_Operation: , line:23:10, endln:23:43
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Operation: , line:23:12, endln:23:42
          |vpiParent:
          \_Operation: , line:23:10, endln:23:43
          |vpiOpType:33
          |vpiOperand:
          \_RefObj: (prim_esc_pkg::ESC_TX_DEFAULT), line:23:13, endln:23:27
            |vpiParent:
            \_Operation: , line:23:12, endln:23:42
            |vpiName:prim_esc_pkg::ESC_TX_DEFAULT
            |vpiActual:
            \_Parameter: (prim_esc_pkg::ESC_TX_DEFAULT), line:7:22, endln:8:54
    |vpiPort:
    \_Port: (x), line:24:8, endln:24:9
      |vpiParent:
      \_RefModule: work@nmi_gen (u_nmi_gen), line:22:4, endln:22:11
      |vpiName:x
      |vpiHighConn:
      \_RefObj: (work@top.u_nmi_gen.x.o), line:24:10, endln:24:11
        |vpiParent:
        \_Port: (x), line:24:8, endln:24:9
        |vpiName:o
        |vpiFullName:work@top.u_nmi_gen.x.o
        |vpiActual:
        \_IntVar: (work@top.o), line:21:23, endln:21:24
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
