

================================================================
== Vitis HLS Report for 'ConvertWidthC'
================================================================
* Date:           Mon Nov 11 16:41:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                                   |                                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                      Instance                                     |                                  Module                                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84  |ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       82|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      4|      645|    47819|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       83|     -|
|Register             |        -|      -|      140|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      4|      785|    47984|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       11|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+
    |                                      Instance                                     |                                  Module                                 | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+
    |grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84  |ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1  |        0|   0|  645|  47798|    0|
    |mul_33ns_30ns_63_1_1_U1718                                                         |mul_33ns_30ns_63_1_1                                                     |        0|   4|    0|     21|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+
    |Total                                                                              |                                                                         |        0|   4|  645|  47819|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |sub_i2_fu_123_p2  |         +|   0|  0|  40|          33|           9|
    |sub_i_fu_103_p2   |         +|   0|  0|  40|          33|           9|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  82|          67|          19|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  20|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |cMemory_write   |   9|          2|    1|          2|
    |cPipes_0_read   |   9|          2|    1|          2|
    |size_m_blk_n    |   9|          2|    1|          2|
    |size_m_c_blk_n  |   9|          2|    1|          2|
    |size_n_blk_n    |   9|          2|    1|          2|
    |size_n_c_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  83|         18|    8|         18|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |bound4_reg_179                                                                                  |  63|   0|   63|          0|
    |grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |tmp_455_reg_169                                                                                 |  24|   0|   24|          0|
    |tmp_456_reg_174                                                                                 |  24|   0|   30|          6|
    |tmp_s_reg_164                                                                                   |  24|   0|   24|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 140|   0|  146|          6|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|cPipes_0_dout            |   in|  256|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_num_data_valid  |   in|    3|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_fifo_cap        |   in|    3|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_empty_n         |   in|    1|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_read            |  out|    1|     ap_fifo|       cPipes_0|       pointer|
|cMemory_din              |  out|  512|     ap_fifo|        cMemory|       pointer|
|cMemory_num_data_valid   |   in|    7|     ap_fifo|        cMemory|       pointer|
|cMemory_fifo_cap         |   in|    7|     ap_fifo|        cMemory|       pointer|
|cMemory_full_n           |   in|    1|     ap_fifo|        cMemory|       pointer|
|cMemory_write            |  out|    1|     ap_fifo|        cMemory|       pointer|
|size_n_dout              |   in|   32|     ap_fifo|         size_n|       pointer|
|size_n_num_data_valid    |   in|    3|     ap_fifo|         size_n|       pointer|
|size_n_fifo_cap          |   in|    3|     ap_fifo|         size_n|       pointer|
|size_n_empty_n           |   in|    1|     ap_fifo|         size_n|       pointer|
|size_n_read              |  out|    1|     ap_fifo|         size_n|       pointer|
|size_m_dout              |   in|   32|     ap_fifo|         size_m|       pointer|
|size_m_num_data_valid    |   in|    3|     ap_fifo|         size_m|       pointer|
|size_m_fifo_cap          |   in|    3|     ap_fifo|         size_m|       pointer|
|size_m_empty_n           |   in|    1|     ap_fifo|         size_m|       pointer|
|size_m_read              |  out|    1|     ap_fifo|         size_m|       pointer|
|size_n_c_din             |  out|   32|     ap_fifo|       size_n_c|       pointer|
|size_n_c_num_data_valid  |   in|    3|     ap_fifo|       size_n_c|       pointer|
|size_n_c_fifo_cap        |   in|    3|     ap_fifo|       size_n_c|       pointer|
|size_n_c_full_n          |   in|    1|     ap_fifo|       size_n_c|       pointer|
|size_n_c_write           |  out|    1|     ap_fifo|       size_n_c|       pointer|
|size_m_c_din             |  out|   32|     ap_fifo|       size_m_c|       pointer|
|size_m_c_num_data_valid  |   in|    3|     ap_fifo|       size_m_c|       pointer|
|size_m_c_fifo_cap        |   in|    3|     ap_fifo|       size_m_c|       pointer|
|size_m_c_full_n          |   in|    1|     ap_fifo|       size_m_c|       pointer|
|size_m_c_write           |  out|    1|     ap_fifo|       size_m_c|       pointer|
+-------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 4 [1/1] (1.39ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 4 'read' 'size_m_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_m_c, i32 %size_m_read"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 6 'read' 'size_n_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_n_c, i32 %size_n_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_n_cast = zext i32 %size_n_read"   --->   Operation 8 'zext' 'size_n_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%sub_i = add i33 %size_n_cast, i33 511"   --->   Operation 9 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i, i32 9, i32 32"   --->   Operation 10 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size_m_cast = zext i32 %size_m_read"   --->   Operation 11 'zext' 'size_m_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%sub_i2 = add i33 %size_m_cast, i33 511"   --->   Operation 12 'add' 'sub_i2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i2, i32 9, i32 32"   --->   Operation 13 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%div_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i24.i9, i24 %tmp_s, i9 0"   --->   Operation 14 'bitconcatenate' 'div_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_456 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_455, i6 0"   --->   Operation 15 'bitconcatenate' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%div_i_cast = zext i33 %div_i"   --->   Operation 16 'zext' 'div_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_543_cast = zext i30 %tmp_456"   --->   Operation 17 'zext' 'tmp_543_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.14ns)   --->   "%bound4 = mul i63 %div_i_cast, i63 %tmp_543_cast"   --->   Operation 18 'mul' 'bound4' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1, i63 %bound4, i30 %tmp_456, i256 %cPipes_0, i512 %cMemory"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.52>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %cMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (1.52ns)   --->   "%call_ln0 = call void @ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1, i63 %bound4, i30 %tmp_456, i256 %cPipes_0, i512 %cMemory"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln359 = ret" [../kernel/Memory.cpp:359]   --->   Operation 28 'ret' 'ret_ln359' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cMemory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_m_read       (read          ) [ 0000]
write_ln0         (write         ) [ 0000]
size_n_read       (read          ) [ 0000]
write_ln0         (write         ) [ 0000]
size_n_cast       (zext          ) [ 0000]
sub_i             (add           ) [ 0000]
tmp_s             (partselect    ) [ 0010]
size_m_cast       (zext          ) [ 0000]
sub_i2            (add           ) [ 0000]
tmp_455           (partselect    ) [ 0010]
div_i             (bitconcatenate) [ 0000]
tmp_456           (bitconcatenate) [ 0001]
div_i_cast        (zext          ) [ 0000]
tmp_543_cast      (zext          ) [ 0000]
bound4            (mul           ) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln359         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cPipes_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cMemory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMemory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size_m">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_n_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_m_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i24.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="size_m_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="size_n_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="63" slack="0"/>
<pin id="87" dir="0" index="2" bw="30" slack="0"/>
<pin id="88" dir="0" index="3" bw="256" slack="0"/>
<pin id="89" dir="0" index="4" bw="512" slack="0"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bound4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="33" slack="0"/>
<pin id="96" dir="0" index="1" bw="30" slack="0"/>
<pin id="97" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="size_n_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_n_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sub_i_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="10" slack="0"/>
<pin id="106" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="24" slack="0"/>
<pin id="111" dir="0" index="1" bw="33" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="0" index="3" bw="7" slack="0"/>
<pin id="114" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="size_m_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_m_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sub_i2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_455_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="0" index="1" bw="33" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="0" index="3" bw="7" slack="0"/>
<pin id="134" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_455/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="div_i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="33" slack="0"/>
<pin id="141" dir="0" index="1" bw="24" slack="1"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="div_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_456_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="30" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="1"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_456/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="div_i_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="0"/>
<pin id="156" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_i_cast/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_543_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="30" slack="0"/>
<pin id="161" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_543_cast/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_s_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="1"/>
<pin id="166" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_455_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="1"/>
<pin id="171" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_455 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_456_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="30" slack="1"/>
<pin id="176" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_456 "/>
</bind>
</comp>

<comp id="179" class="1005" name="bound4_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="63" slack="1"/>
<pin id="181" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="98"><net_src comp="94" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="102"><net_src comp="70" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="103" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="56" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="123" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="157"><net_src comp="139" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="167"><net_src comp="109" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="172"><net_src comp="129" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="177"><net_src comp="146" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="182"><net_src comp="94" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cMemory | {2 3 }
	Port: size_n_c | {1 }
	Port: size_m_c | {1 }
 - Input state : 
	Port: ConvertWidthC : cPipes_0 | {2 3 }
	Port: ConvertWidthC : size_n | {1 }
	Port: ConvertWidthC : size_m | {1 }
  - Chain level:
	State 1
		sub_i : 1
		tmp_s : 2
		sub_i2 : 1
		tmp_455 : 2
	State 2
		div_i_cast : 1
		tmp_543_cast : 1
		bound4 : 2
		call_ln0 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84 |    0    |   705   |  14558  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                    sub_i_fu_103                                   |    0    |    0    |    39   |
|          |                                   sub_i2_fu_123                                   |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                                    bound4_fu_94                                   |    4    |    0    |    21   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                               size_m_read_read_fu_56                              |    0    |    0    |    0    |
|          |                               size_n_read_read_fu_70                              |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                               write_ln0_write_fu_62                               |    0    |    0    |    0    |
|          |                               write_ln0_write_fu_76                               |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 size_n_cast_fu_99                                 |    0    |    0    |    0    |
|   zext   |                                 size_m_cast_fu_119                                |    0    |    0    |    0    |
|          |                                 div_i_cast_fu_154                                 |    0    |    0    |    0    |
|          |                                tmp_543_cast_fu_159                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                    tmp_s_fu_109                                   |    0    |    0    |    0    |
|          |                                   tmp_455_fu_129                                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                    div_i_fu_139                                   |    0    |    0    |    0    |
|          |                                   tmp_456_fu_146                                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                   |    4    |   705   |  14657  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| bound4_reg_179|   63   |
|tmp_455_reg_169|   24   |
|tmp_456_reg_174|   30   |
| tmp_s_reg_164 |   24   |
+---------------+--------+
|     Total     |   141  |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                        Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84 |  p1  |   2  |  63  |   126  ||    0    ||    9    |
| grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84 |  p2  |   2  |  30  |   60   ||    0    ||    9    |
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                       Total                                       |      |      |      |   186  ||  0.774  ||    0    ||    18   |
|-----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   705  |  14657 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   846  |  14675 |
+-----------+--------+--------+--------+--------+
