##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK               | Frequency: 44.21 MHz  | Target: 26.50 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK            | N/A                   | Target: 79.50 MHz  | 
Clock: CyPLL_OUT               | N/A                   | Target: 79.50 MHz  | 
Clock: DVDAC_IntClock          | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_IntClock(routed)  | N/A                   | Target: 0.25 MHz   | 
Clock: POTADC_theACLK          | N/A                   | Target: 1.59 MHz   | 
Clock: POTADC_theACLK(routed)  | N/A                   | Target: 1.59 MHz   | 
Clock: UART_IntClock           | Frequency: 51.91 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      37735.8          15118       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08176e+006     1062496     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
DENCA(0)_PAD  15134         CyBUS_CLK:R       
DENCB(0)_PAD  15773         CyBUS_CLK:R       
SENCA(0)_PAD  17787         CyBUS_CLK:R       
SENCB(0)_PAD  16128         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  
Tx(0)_PAD  32234         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 44.21 MHz | Target: 26.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18388
-------------------------------------   ----- 
End-of-path arrival time (ps)           18388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3631   7131  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10481  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2776  13258  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18388  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18388  15118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 51.91 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075571

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13075
-------------------------------------   ----- 
End-of-path arrival time (ps)           13075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell62     1250   1250  1062496  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell17     6165   7415  1062496  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350  10765  1062496  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2309  13075  1062496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18388
-------------------------------------   ----- 
End-of-path arrival time (ps)           18388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3631   7131  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10481  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2776  13258  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18388  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18388  15118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075571

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13075
-------------------------------------   ----- 
End-of-path arrival time (ps)           13075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell62     1250   1250  1062496  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell17     6165   7415  1062496  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350  10765  1062496  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2309  13075  1062496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18388
-------------------------------------   ----- 
End-of-path arrival time (ps)           18388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3631   7131  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10481  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2776  13258  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18388  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18388  15118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     33506

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17517
-------------------------------------   ----- 
End-of-path arrival time (ps)           17517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/main_1                macrocell9      2927   6427  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9777  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2610  12387  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17517  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17517  15988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3631   7131  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10481  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2787  13268  18408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 18418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13258
-------------------------------------   ----- 
End-of-path arrival time (ps)           13258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/main_1                macrocell2      3631   7131  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10481  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2776  13258  18418  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/main_1                macrocell9      2927   6427  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9777  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2610  12387  19288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/main_1                macrocell9      2927   6427  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9777  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2610  12387  19289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1203\/main_5
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 20061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14165
-------------------------------------   ----- 
End-of-path arrival time (ps)           14165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q     macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:Net_1203_split\/main_5  macrocell51   6652   7902  20061  RISE       1
\QuadDecSteer:Net_1203_split\/q       macrocell51   3350  11252  20061  RISE       1
\QuadDecSteer:Net_1203\/main_5        macrocell39   2913  14165  20061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1251\/main_7
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 20322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13904
-------------------------------------   ----- 
End-of-path arrival time (ps)           13904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q     macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:Net_1251_split\/main_5  macrocell37   6386   7636  20322  RISE       1
\QuadDecSteer:Net_1251_split\/q       macrocell37   3350  10986  20322  RISE       1
\QuadDecSteer:Net_1251\/main_7        macrocell32   2918  13904  20322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1251\/main_7
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 20400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q       macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:Net_1251_split\/main_4  macrocell1    6306   7556  20400  RISE       1
\QuadDecDrive:Net_1251_split\/q       macrocell1    3350  10906  20400  RISE       1
\QuadDecDrive:Net_1251\/main_7        macrocell46   2920  13826  20400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1203\/main_5
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 20899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13327
-------------------------------------   ----- 
End-of-path arrival time (ps)           13327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q       macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:Net_1203_split\/main_4  macrocell60   5805   7055  20899  RISE       1
\QuadDecDrive:Net_1203_split\/q       macrocell60   3350  10405  20899  RISE       1
\QuadDecDrive:Net_1203\/main_5        macrocell53   2922  13327  20899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1203\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1203\/q                                    macrocell39     1250   1250  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2620   3870  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7220  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2805  10025  21651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1203\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1203\/q                                    macrocell39     1250   1250  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2620   3870  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7220  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2788  10008  21668  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9519
-------------------------------------   ---- 
End-of-path arrival time (ps)           9519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell52         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/q             macrocell52     1250   1250  18857  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/main_1          macrocell13     2297   3547  18857  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   6897  18857  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2622   9519  22157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9517
-------------------------------------   ---- 
End-of-path arrival time (ps)           9517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell52         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/q             macrocell52     1250   1250  18857  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/main_1          macrocell13     2297   3547  18857  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   6897  18857  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2620   9517  22159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 23112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14123
-------------------------------------   ----- 
End-of-path arrival time (ps)           14123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                macrocell32    1250   1250  21248  RISE       1
\QuadDecSteer:Net_530\/main_1            macrocell7     7200   8450  23112  RISE       1
\QuadDecSteer:Net_530\/q                 macrocell7     3350  11800  23112  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_0  statusicell2   2323  14123  23112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 23115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14121
-------------------------------------   ----- 
End-of-path arrival time (ps)           14121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                macrocell32    1250   1250  21248  RISE       1
\QuadDecSteer:Net_611\/main_1            macrocell8     7200   8450  23115  RISE       1
\QuadDecSteer:Net_611\/q                 macrocell8     3350  11800  23115  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_1  statusicell2   2321  14121  23115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13886
-------------------------------------   ----- 
End-of-path arrival time (ps)           13886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3536   6926  23350  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  10276  23350  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    3609  13886  23350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 23380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                macrocell46    1250   1250  22055  RISE       1
\QuadDecDrive:Net_611\/main_1            macrocell15    6387   7637  23380  RISE       1
\QuadDecDrive:Net_611\/q                 macrocell15    3350  10987  23380  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_1  statusicell4   2869  13856  23380  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 23381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                macrocell46    1250   1250  22055  RISE       1
\QuadDecDrive:Net_530\/main_1            macrocell14    6387   7637  23381  RISE       1
\QuadDecDrive:Net_530\/q                 macrocell14    3350  10987  23381  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_0  statusicell4   2868  13855  23381  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13837
-------------------------------------   ----- 
End-of-path arrival time (ps)           13837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4085   7585  23398  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10935  23398  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2902  13837  23398  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_4
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 24069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q     macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:bQuadDec:error\/main_4  macrocell43   8906  10156  24069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12978
-------------------------------------   ----- 
End-of-path arrival time (ps)           12978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_3\/main_0            macrocell12     3869   7369  24258  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  10719  24258  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2259  12978  24258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                                    macrocell32     1250   1250  21248  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5878   7128  24548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_0\/main_0             macrocell10     3205   6835  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  10185  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2269  12454  24782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                                    macrocell46     1250   1250  22055  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   5632   6882  24793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q                                    macrocell32     1250   1250  21248  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5603   6853  24823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/clock     datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1203\/main_3
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 24982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q  macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:Net_1203\/main_3     macrocell39   7994   9244  24982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1260\/main_2
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 24982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q  macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:Net_1260\/main_2     macrocell42   7994   9244  24982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 24982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q       macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_4  macrocell45   7994   9244  24982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     31676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q                                    macrocell46     1250   1250  22055  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   5071   6321  25355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 25491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8734
-------------------------------------   ---- 
End-of-path arrival time (ps)           8734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q         macrocell43   1250   1250  21078  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_3  macrocell44   7484   8734  25491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11597
-------------------------------------   ----- 
End-of-path arrival time (ps)           11597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2294   5924  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9274  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2323  11597  25638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 25789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell48     4937   8437  25789  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\/clock_0     macrocell48         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2305   5695  25878  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9045  25878  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2313  11358  25878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1251\/main_4
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 26415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q  macrocell43   1250   1250  21078  RISE       1
\QuadDecSteer:Net_1251\/main_4   macrocell32   6561   7811  26415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 26523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q       macrocell45   1250   1250  22341  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_5  macrocell44   6453   7703  26523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 26579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell34     4147   7647  26579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\/clock_0     macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1251\/main_4
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 26600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q  macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:Net_1251\/main_4   macrocell46   6376   7626  26600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 26856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  22848  RISE       1
\QuadDecSteer:bQuadDec:error\/main_2   macrocell43   6120   7370  26856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Net_1275\/main_0
Capture Clock  : \QuadDecDrive:Net_1275\/clock_0
Path slack     : 26867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Net_1275\/main_0                             macrocell49     3859   7359  26867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1275\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 26933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q   macrocell55   1250   1250  22278  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_2  macrocell58   6043   7293  26933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 26938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q               macrocell42   1250   1250  17394  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_0  macrocell44   6038   7288  26938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Net_1275\/main_0
Capture Clock  : \QuadDecSteer:Net_1275\/clock_0
Path slack     : 27095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Net_1275\/main_0                             macrocell35     3631   7131  27095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1275\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:Net_1251\/main_2
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 27121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  20923  RISE       1
\QuadDecDrive:Net_1251\/main_2         macrocell46   5855   7105  27121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1251\/main_5
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 27128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q  macrocell58   1250   1250  20927  RISE       1
\QuadDecDrive:Net_1251\/main_5     macrocell46   5848   7098  27128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:Net_1251\/main_6
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 27271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q  macrocell45   1250   1250  22341  RISE       1
\QuadDecSteer:Net_1251\/main_6     macrocell32   5705   6955  27271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 27279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  22435  RISE       1
\QuadDecSteer:bQuadDec:error\/main_1   macrocell43   5697   6947  27279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  15988  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6365   9865  27371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecDrive:Net_1275\/main_1
Capture Clock  : \QuadDecDrive:Net_1275\/clock_0
Path slack     : 27442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  16379  RISE       1
\QuadDecDrive:Net_1275\/main_1                             macrocell49     3393   6783  27442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1275\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 27460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  22435  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_1  macrocell44   5515   6765  27460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 27469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  22278  RISE       1
\QuadDecDrive:bQuadDec:error\/main_2   macrocell57   5507   6757  27469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 27502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q       macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_4  macrocell44   5474   6724  27502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 27550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/q  macrocell28   1250   1250  27550  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_2  macrocell54   5425   6675  27550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:state_1\/clock_0
Path slack     : 27729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  22848  RISE       1
\QuadDecSteer:bQuadDec:state_1\/main_2  macrocell44   5247   6497  27729  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:Net_1203\/main_1
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 27771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  22848  RISE       1
\QuadDecSteer:Net_1203\/main_1         macrocell39   5204   6454  27771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 27771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  22848  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_2  macrocell45   5204   6454  27771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:Net_1203\/main_1
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 27845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  22278  RISE       1
\QuadDecDrive:Net_1203\/main_1         macrocell53   5130   6380  27845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 27845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q   macrocell55   1250   1250  22278  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_2  macrocell59   5130   6380  27845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Net_1251\/main_1
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 27863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6363
-------------------------------------   ---- 
End-of-path arrival time (ps)           6363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q       macrocell42   1250   1250  17394  RISE       1
\QuadDecSteer:Net_1251\/main_1  macrocell32   5113   6363  27863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Net_1251\/main_1
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 27964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q       macrocell56   1250   1250  18227  RISE       1
\QuadDecDrive:Net_1251\/main_1  macrocell46   5012   6262  27964  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_1\/q
Path End       : \QuadDecSteer:Net_1251\/main_5
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 28026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_1\/q  macrocell44   1250   1250  20061  RISE       1
\QuadDecSteer:Net_1251\/main_5     macrocell32   4950   6200  28026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 28153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q       macrocell40   1250   1250  22435  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_3  macrocell40   4823   6073  28153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 28189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  16379  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell47     2647   6037  28189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\/clock_0      macrocell47         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:Net_1203\/main_0
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 28190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  22435  RISE       1
\QuadDecSteer:Net_1203\/main_0         macrocell39   4786   6036  28190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 28190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  22435  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_1  macrocell45   4786   6036  28190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecDrive:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 28270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  24782  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:prevCompare\/main_0          macrocell50     2326   5956  28270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:prevCompare\/clock_0         macrocell50         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 28274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q       macrocell43   1250   1250  21078  RISE       1
\QuadDecSteer:bQuadDec:error\/main_3  macrocell43   4702   5952  28274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDecSteer:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 28302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  25638  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:prevCompare\/main_0          macrocell36     2294   5924  28302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:prevCompare\/clock_0         macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 28425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q               macrocell56   1250   1250  18227  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_0  macrocell58   4551   5801  28425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1203\/main_2
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 28440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q  macrocell43   1250   1250  21078  RISE       1
\QuadDecSteer:Net_1203\/main_2   macrocell39   4536   5786  28440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:Net_1260\/main_1
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 28440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q  macrocell43   1250   1250  21078  RISE       1
\QuadDecSteer:Net_1260\/main_1   macrocell42   4536   5786  28440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 28440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q         macrocell43   1250   1250  21078  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_3  macrocell45   4536   5786  28440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 28451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q             macrocell42   1250   1250  17394  RISE       1
\QuadDecSteer:bQuadDec:error\/main_0  macrocell43   4525   5775  28451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 28531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell33     2305   5695  28531  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\/clock_0      macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDecSteer:Net_1275\/main_1
Capture Clock  : \QuadDecSteer:Net_1275\/clock_0
Path slack     : 28531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16554  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16554  RISE       1
\QuadDecSteer:Net_1275\/main_1                             macrocell35     2305   5695  28531  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1275\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:Net_1251\/main_3
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 28631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  22848  RISE       1
\QuadDecSteer:Net_1251\/main_3         macrocell32   4344   5594  28631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1251\/q
Path End       : \QuadDecSteer:Net_1251\/main_0
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 28739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1251\/q       macrocell32   1250   1250  21248  RISE       1
\QuadDecSteer:Net_1251\/main_0  macrocell32   4237   5487  28739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 28795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q             macrocell56   1250   1250  18227  RISE       1
\QuadDecDrive:bQuadDec:error\/main_0  macrocell57   4181   5431  28795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 28824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/q       macrocell21   1250   1250  28824  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/main_0  macrocell22   4151   5401  28824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/clock_0            macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecSteer:Net_1251\/main_2
Capture Clock  : \QuadDecSteer:Net_1251\/clock_0
Path slack     : 28880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  22435  RISE       1
\QuadDecSteer:Net_1251\/main_2         macrocell32   4096   5346  28880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1251\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1203\/main_2
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 28969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q  macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:Net_1203\/main_2   macrocell53   4007   5257  28969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:Net_1260\/main_1
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 28969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q  macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:Net_1260\/main_1   macrocell56   4007   5257  28969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 28969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q         macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_3  macrocell59   4007   5257  28969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 28996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0            macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/q  macrocell24   1250   1250  28996  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_1  macrocell41   3980   5230  28996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/clock_0            macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/q  macrocell23   1250   1250  29000  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_0  macrocell41   3976   5226  29000  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 29004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q          macrocell57    1250   1250  20400  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_3  statusicell4   6982   8232  29004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:Net_1251\/main_6
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 29067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q  macrocell59   1250   1250  21898  RISE       1
\QuadDecDrive:Net_1251\/main_6     macrocell46   3909   5159  29067  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_5
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 29099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q     macrocell59   1250   1250  21898  RISE       1
\QuadDecDrive:bQuadDec:error\/main_5  macrocell57   3877   5127  29099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 29108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q       macrocell59   1250   1250  21898  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_5  macrocell58   3868   5118  29108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/q  macrocell29   1250   1250  29213  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_0  macrocell55   3763   5013  29213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 29302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_2\/q  macrocell22   1250   1250  29302  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_2  macrocell40   3674   4924  29302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/q  macrocell25   1250   1250  29305  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_2  macrocell41   3671   4921  29305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : POTMUX_Decoder_old_id_0/q
Path End       : POTMUX_Decoder_one_hot_0/main_0
Capture Clock  : POTMUX_Decoder_one_hot_0/clock_0
Path slack     : 29325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
POTMUX_Decoder_old_id_0/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
POTMUX_Decoder_old_id_0/q        macrocell66   1250   1250  29325  RISE       1
POTMUX_Decoder_one_hot_0/main_0  macrocell67   3651   4901  29325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
POTMUX_Decoder_one_hot_0/clock_0                            macrocell67         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : POTMUX_Decoder_old_id_0/q
Path End       : POTMUX_Decoder_one_hot_1/main_0
Capture Clock  : POTMUX_Decoder_one_hot_1/clock_0
Path slack     : 29325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
POTMUX_Decoder_old_id_0/clock_0                             macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
POTMUX_Decoder_old_id_0/q        macrocell66   1250   1250  29325  RISE       1
POTMUX_Decoder_one_hot_1/main_0  macrocell68   3651   4901  29325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
POTMUX_Decoder_one_hot_1/clock_0                            macrocell68         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Net_1260\/main_0
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 29403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q       macrocell42   1250   1250  17394  RISE       1
\QuadDecSteer:Net_1260\/main_0  macrocell42   3573   4823  29403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 29403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q               macrocell42   1250   1250  17394  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_0  macrocell45   3573   4823  29403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:Net_1251\/main_3
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 29451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  22278  RISE       1
\QuadDecDrive:Net_1251\/main_3         macrocell46   3525   4775  29451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_filt\/q       macrocell55   1250   1250  22278  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_3  macrocell55   3525   4775  29451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:Net_1203\/main_0
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 29493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  20923  RISE       1
\QuadDecDrive:Net_1203\/main_0         macrocell53   3483   4733  29493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 29493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q   macrocell54   1250   1250  20923  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_1  macrocell59   3483   4733  29493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1203\/main_3
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 29500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q  macrocell58   1250   1250  20927  RISE       1
\QuadDecDrive:Net_1203\/main_3     macrocell53   3476   4726  29500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:Net_1260\/main_2
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 29500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q  macrocell58   1250   1250  20927  RISE       1
\QuadDecDrive:Net_1260\/main_2     macrocell56   3476   4726  29500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 29500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q       macrocell58   1250   1250  20927  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_4  macrocell59   3476   4726  29500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/clock     datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  15118  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4201   7701  29535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_filt\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_filt\/q       macrocell41   1250   1250  22848  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/main_3  macrocell41   3418   4668  29557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_filt\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/q  macrocell30   1250   1250  29578  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_1  macrocell55   3398   4648  29578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 29640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q       macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:bQuadDec:error\/main_3  macrocell57   3335   4585  29640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:bQuadDec:error\/main_5
Capture Clock  : \QuadDecSteer:bQuadDec:error\/clock_0
Path slack     : 29774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q     macrocell45   1250   1250  22341  RISE       1
\QuadDecSteer:bQuadDec:error\/main_5  macrocell43   3202   4452  29774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:error\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 29823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:error\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:error\/q          macrocell43    1250   1250  21078  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_3  statusicell2   6163   7413  29823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:error\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 29886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:error\/q         macrocell57   1250   1250  20400  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_3  macrocell58   3090   4340  29886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:Net_1203\/main_4
Capture Clock  : \QuadDecDrive:Net_1203\/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q  macrocell59   1250   1250  21898  RISE       1
\QuadDecDrive:Net_1203\/main_4     macrocell53   2973   4223  30003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:Net_1260\/main_3
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q  macrocell59   1250   1250  21898  RISE       1
\QuadDecDrive:Net_1260\/main_3     macrocell56   2973   4223  30003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_0\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_0\/q       macrocell59   1250   1250  21898  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_5  macrocell59   2973   4223  30003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Net_1260\/main_0
Capture Clock  : \QuadDecDrive:Net_1260\/clock_0
Path slack     : 30033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q       macrocell56   1250   1250  18227  RISE       1
\QuadDecDrive:Net_1260\/main_0  macrocell56   2942   4192  30033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:state_0\/clock_0
Path slack     : 30033p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q               macrocell56   1250   1250  18227  RISE       1
\QuadDecDrive:bQuadDec:state_0\/main_0  macrocell59   2942   4192  30033  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_0\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/q  macrocell31   1250   1250  30045  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/main_2  macrocell55   2931   4181  30045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_filt\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 30069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/clock_0            macrocell20         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/q       macrocell20   1250   1250  30069  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/main_0  macrocell21   2907   4157  30069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0            macrocell21         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/clock_0            macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_0\/q  macrocell20   1250   1250  30069  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_0  macrocell40   2907   4157  30069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDecDrive:bQuadDec:Stsreg\/clock
Path slack     : 30093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7143
-------------------------------------   ---- 
End-of-path arrival time (ps)           7143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q                macrocell56    1250   1250  18227  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/status_2  statusicell4   5893   7143  30093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:Stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q       macrocell54   1250   1250  20923  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_3  macrocell54   2851   4101  30125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 30125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  20923  RISE       1
\QuadDecDrive:bQuadDec:error\/main_1   macrocell57   2851   4101  30125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_filt\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 30126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_filt\/q   macrocell54   1250   1250  20923  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_1  macrocell58   2850   4100  30126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDecDrive:bQuadDec:state_1\/clock_0
Path slack     : 30129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q       macrocell58   1250   1250  20927  RISE       1
\QuadDecDrive:bQuadDec:state_1\/main_4  macrocell58   2847   4097  30129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:state_1\/q
Path End       : \QuadDecDrive:bQuadDec:error\/main_4
Capture Clock  : \QuadDecDrive:bQuadDec:error\/clock_0
Path slack     : 30135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:state_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:state_1\/q     macrocell58   1250   1250  20927  RISE       1
\QuadDecDrive:bQuadDec:error\/main_4  macrocell57   2841   4091  30135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:error\/clock_0                       macrocell57         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_0\/q       macrocell29   1250   1250  29213  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/main_0  macrocell30   2835   4085  30141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/q  macrocell26   1250   1250  30264  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_0  macrocell54   2712   3962  30264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 30269p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_0\/q       macrocell26   1250   1250  30264  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/main_0  macrocell27   2707   3957  30269  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0            macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 30282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/q       macrocell27   1250   1250  30282  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/main_0  macrocell28   2694   3944  30282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_2\/clock_0            macrocell28         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDecDrive:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_A_delayed_1\/q  macrocell27   1250   1250  30282  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/main_1  macrocell54   2670   3920  30306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_A_filt\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDecSteer:bQuadDec:quad_A_filt\/clock_0
Path slack     : 30339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_A_delayed_1\/q  macrocell21   1250   1250  28824  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/main_1  macrocell40   2637   3887  30339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_A_filt\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecDrive:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDecDrive:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 30344p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:bQuadDec:quad_B_delayed_1\/q       macrocell30   1250   1250  29578  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/main_0  macrocell31   2632   3882  30344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:bQuadDec:quad_B_delayed_2\/clock_0            macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1251\/q
Path End       : \QuadDecDrive:Net_1251\/main_0
Capture Clock  : \QuadDecDrive:Net_1251\/clock_0
Path slack     : 30345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1251\/q       macrocell46   1250   1250  22055  RISE       1
\QuadDecDrive:Net_1251\/main_0  macrocell46   2631   3881  30345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1251\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1203\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 30356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1203\/q                              macrocell39   1250   1250  18351  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell38   2620   3870  30356  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell38         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 30669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0            macrocell24         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/q       macrocell24   1250   1250  28996  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/main_0  macrocell25   2307   3557  30669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_2\/clock_0            macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 30673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/clock_0            macrocell23         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:quad_B_delayed_0\/q       macrocell23   1250   1250  29000  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/main_0  macrocell24   2303   3553  30673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:quad_B_delayed_1\/clock_0            macrocell24         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1203\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 30689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1203\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1203\/q                              macrocell53   1250   1250  18867  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell52   2287   3537  30689  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\/clock_0      macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:Net_1203\/main_4
Capture Clock  : \QuadDecSteer:Net_1203\/clock_0
Path slack     : 30692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q  macrocell45   1250   1250  22341  RISE       1
\QuadDecSteer:Net_1203\/main_4     macrocell39   2284   3534  30692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1203\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:Net_1260\/main_3
Capture Clock  : \QuadDecSteer:Net_1260\/clock_0
Path slack     : 30692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q  macrocell45   1250   1250  22341  RISE       1
\QuadDecSteer:Net_1260\/main_3     macrocell42   2284   3534  30692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:bQuadDec:state_0\/q
Path End       : \QuadDecSteer:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDecSteer:bQuadDec:state_0\/clock_0
Path slack     : 30692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     34226

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDecSteer:bQuadDec:state_0\/q       macrocell45   1250   1250  22341  RISE       1
\QuadDecSteer:bQuadDec:state_0\/main_5  macrocell45   2284   3534  30692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecDrive:Net_1260\/q
Path End       : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     37736

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Net_1260\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecDrive:Net_1260\/q                             macrocell56    1250   1250  18227  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   5112   6362  31374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDecSteer:bQuadDec:Stsreg\/clock
Path slack     : 31448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     37236

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q                macrocell42    1250   1250  17394  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/status_2  statusicell2   4538   5788  31448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:bQuadDec:Stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDecSteer:Net_1260\/q
Path End       : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   37736
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     37736

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Net_1260\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDecSteer:Net_1260\/q                             macrocell42    1250   1250  17394  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3609   4859  32877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\/clock        statusicell1        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075571

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13075
-------------------------------------   ----- 
End-of-path arrival time (ps)           13075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell62     1250   1250  1062496  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell17     6165   7415  1062496  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350  10765  1062496  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2309  13075  1062496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1065842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081261

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1065842  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18     4845   8425  1065842  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18     3350  11775  1065842  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell5    3643  15419  1065842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075751

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell62     1250   1250  1062496  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   6619   7869  1067882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075751

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell63     1250   1250  1062917  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   5812   7062  1068689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1069826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1065842  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell63     4845   8425  1069826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1070215  RISE       1
\UART:BUART:txn\/main_3                macrocell61     3666   8036  1070215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell64   1250   1250  1066036  RISE       1
\UART:BUART:txn\/main_4    macrocell61   6357   7607  1070644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1070644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  1066036  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell62   6357   7607  1070644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1070793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  1070793  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell63   6208   7458  1070793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1075751

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067432  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4742   4932  1070819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1070836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  1062496  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell64   6165   7415  1070836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1070836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell62   1250   1250  1062496  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell65   6165   7415  1070836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071204p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  1066036  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell63   5797   7047  1071204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  1062917  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell64   5745   6995  1071256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell63   1250   1250  1062917  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell65   5745   6995  1071256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell65   1250   1250  1070793  RISE       1
\UART:BUART:txn\/main_6   macrocell61   5650   6900  1071351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1071351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  1070793  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell62   5650   6900  1071351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072479p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067432  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell62     5582   5772  1072479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067432  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell63     5563   5753  1072498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073350  RISE       1
\UART:BUART:txn\/main_5                      macrocell61     4711   4901  1073350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073350  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell62     4711   4901  1073350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell63   1250   1250  1062917  RISE       1
\UART:BUART:txn\/main_2    macrocell61   2916   4166  1074085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  1062917  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell62   2916   4166  1074085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell63   1250   1250  1062917  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell63   2913   4163  1074088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074095p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell62   1250   1250  1062496  RISE       1
\UART:BUART:txn\/main_1    macrocell61   2906   4156  1074095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074095p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  1062496  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell62   2906   4156  1074095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell62   1250   1250  1062496  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell63   2903   4153  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell64   1250   1250  1066036  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell64   2626   3876  1074375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell64   1250   1250  1066036  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell65   2626   3876  1074375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell61   1250   1250  1074413  RISE       1
\UART:BUART:txn\/main_0  macrocell61   2588   3838  1074413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell65   1250   1250  1070793  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell64   2309   3559  1074692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2518
-------------------------------------   ---- 
End-of-path arrival time (ps)           2518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073350  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell64     2328   2518  1075733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2479
-------------------------------------   ---- 
End-of-path arrival time (ps)           2479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067432  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell64     2289   2479  1075772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1081761
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1078251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2479
-------------------------------------   ---- 
End-of-path arrival time (ps)           2479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067432  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell65     2289   2479  1075772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell65         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

