Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.27 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Digitales\USB_test_v1\usb_if.v" into library work
Parsing module <usb_if>.
Analyzing Verilog file "D:\Digitales\USB_test_v1\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <usb_if(DATA_WIDTH=8,ADDR_WIDTH=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\Digitales\USB_test_v1\Top.v".
    Found 8-bit register for signal <Dummy_Reg>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal usbData may hinder XST clustering optimizations.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Top> synthesized.

Synthesizing Unit <usb_if>.
    Related source file is "D:\Digitales\USB_test_v1\usb_if.v".
        DATA_WIDTH = 8
        ADDR_WIDTH = 8
    Set property "fsm_encoding = user".
    Found 8-bit register for signal <usbIF_address>.
    Found 8-bit register for signal <current_state>.
    Found 1-bit tristate buffer for signal <usbData<7>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<6>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<5>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<4>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<3>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<2>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<1>> created at line 52
    Found 1-bit tristate buffer for signal <usbData<0>> created at line 52
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <current_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <usb_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 8-bit register                                        : 3
# Multiplexers                                         : 3
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 48
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 10
#      LUT5                        : 11
#      LUT6                        : 17
#      MUXF7                       : 1
# FlipFlops/Latches                : 24
#      FD                          : 8
#      FDE                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  18224     0%  
 Number of Slice LUTs:                   47  out of   9112     0%  
    Number used as Logic:                47  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     57
   Number with an unused Flip Flop:      33  out of     57    57%  
   Number with an unused LUT:            10  out of     57    17%  
   Number of fully used LUT-FF pairs:    14  out of     57    24%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.807ns (Maximum Frequency: 262.653MHz)
   Minimum input arrival time before clock: 4.437ns
   Maximum output required time after clock: 6.039ns
   Maximum combinational path delay: 5.989ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.807ns (frequency: 262.653MHz)
  Total number of paths / destination ports: 147 / 24
-------------------------------------------------------------------------
Delay:               3.807ns (Levels of Logic = 3)
  Source:            usb_interface/current_state_3 (FF)
  Destination:       usb_interface/current_state_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: usb_interface/current_state_3 to usb_interface/current_state_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.154  usb_interface/current_state_3 (usb_interface/current_state_3)
     LUT3:I1->O            4   0.203   0.684  usb_interface/next_state<5>4_SW0 (N18)
     LUT6:I5->O            1   0.205   0.808  usb_interface/next_state<5>4 (usb_interface/next_state<5>4)
     LUT6:I3->O            1   0.205   0.000  usb_interface/next_state<5> (usb_interface/next_state<5>)
     FD:D                      0.102          usb_interface/current_state_5
    ----------------------------------------
    Total                      3.807ns (1.162ns logic, 2.645ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 42 / 24
-------------------------------------------------------------------------
Offset:              4.437ns (Levels of Logic = 4)
  Source:            usbDataStrobe_n (PAD)
  Destination:       usb_interface/current_state_5 (FF)
  Destination Clock: clk rising

  Data Path: usbDataStrobe_n to usb_interface/current_state_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.201  usbDataStrobe_n_IBUF (usbDataStrobe_n_IBUF)
     LUT5:I0->O            2   0.203   0.721  usb_interface/next_state<5>31 (usb_interface/next_state<5>3)
     LUT6:I4->O            1   0.203   0.580  usb_interface/next_state<0>2 (usb_interface/next_state<0>2)
     LUT5:I4->O            1   0.205   0.000  usb_interface/next_state<0>3 (usb_interface/next_state<0>)
     FD:D                      0.102          usb_interface/current_state_0
    ----------------------------------------
    Total                      4.437ns (1.935ns logic, 2.502ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 84 / 9
-------------------------------------------------------------------------
Offset:              6.039ns (Levels of Logic = 3)
  Source:            usb_interface/usbIF_address_5 (FF)
  Destination:       usbData<6> (PAD)
  Source Clock:      clk rising

  Data Path: usb_interface/usbIF_address_5 to usbData<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.898  usb_interface/usbIF_address_5 (usb_interface/usbIF_address_5)
     LUT4:I0->O            7   0.203   1.138  _n00531 (_n0053)
     LUT6:I0->O            1   0.203   0.579  usb_interface/mux61 (usb_interface/busout<6>)
     IOBUF:I->IO               2.571          usbData_6_IOBUF (usbData<6>)
    ----------------------------------------
    Total                      6.039ns (3.424ns logic, 2.615ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               5.989ns (Levels of Logic = 3)
  Source:            usbAddrStrobe_n (PAD)
  Destination:       usbData<7> (PAD)

  Data Path: usbAddrStrobe_n to usbData<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  usbAddrStrobe_n_IBUF (usbAddrStrobe_n_IBUF)
     LUT6:I0->O            1   0.203   0.579  usb_interface/mux711 (usb_interface/busout<7>)
     IOBUF:I->IO               2.571          usbData_7_IOBUF (usbData<7>)
    ----------------------------------------
    Total                      5.989ns (3.996ns logic, 1.993ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.807|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.43 secs
 
--> 

Total memory usage is 254440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

