<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>NeoTestPixel</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">12</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>NeoTestPixel_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2591446b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>NeoTestPixel_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2591446b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>56e21de7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/NeoPixel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/NeoTestPixel_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/NeoTestPixel_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_40c828a9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/NeoPixel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/NeoTestPixel_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/NeoTestPixel_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/NeoTestPixel_v1_0/data/NeoTestPixel.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/NeoTestPixel_v1_0/data/NeoTestPixel.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/NeoTestPixel_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/NeoTestPixel_v1_0/src/NeoTestPixel.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/NeoTestPixel_v1_0/src/NeoTestPixel.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/NeoTestPixel_v1_0/src/NeoTestPixel_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/NeoTestPixel_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">NeoTestPixel_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>NeoTestPixel_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-06T14:41:07Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a4edce_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebaa78_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ed24c9_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613b7f0e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a69a15_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7a781e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16843ca6_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78947b78_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2ff48f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab88e7f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252563f1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b6bb1b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559a0f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737e214b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44443967_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e529f11_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618de053_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5820f1de_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dded466_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4b841d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c643c7_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f4bdc6_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d89f20_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116cfe26_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8acb2d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9354a1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605bce25_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d61f16_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c63f2a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c39660_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fcd0b5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f82a56f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787796b1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d282e0_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5605884f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e101aa6_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21542515_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f5e1f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d75d8a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ccaef5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647493e1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc5d057_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baa0b47_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682eba1a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7589fd_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffc59b8_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efe87d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f48e1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b029c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334277c1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e949eb5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a67730_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de97268_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60524528_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0c3697_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5a0b0d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536d145f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de9561a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5635022b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1a2071_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30db2da5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e197736_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c84db_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6203ed32_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4a3bd5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184f0248_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214c540a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48051cf1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112e62f8_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61363817_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f90f05b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eed2cb5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c526440_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425ac00e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90d2238_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460ce3fc_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243b5d05_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eeaceed_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b58649_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2085c8_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7482bf30_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e19bf4_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cf6f59_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1081684f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29050f3c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c335f8_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ec5a35_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80fa333_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fa5c76_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3801ce_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7b4d15_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a3ddad_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325fef36_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784e286c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b71049_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7fab5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcd45cd_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ef6ccb_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40915a90_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8aece65_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f413f0c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669bb4b1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c329a5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3807e9db_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601c981d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1941296d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8da324_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b5eba1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1088c69_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae4beb7_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf7ba7b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246b2f75_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ae672b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42549dcb_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c064745f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a52cfc69"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="df9f8ddb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ed52a292"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
