============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:01:25 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6292 instances
RUN-0007 : 2476 luts, 2235 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7438 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4968 nets have 2 pins
RUN-1001 : 1538 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6290 instances, 2476 luts, 2235 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1845 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29750, tnet num: 7436, tinst num: 6290, tnode num: 37096, tedge num: 49099.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.141340s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.9%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.284066s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.87409e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6290.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.2512e+06, overlap = 47.5
PHY-3002 : Step(2): len = 1.05924e+06, overlap = 50.3125
PHY-3002 : Step(3): len = 605484, overlap = 64.75
PHY-3002 : Step(4): len = 540167, overlap = 80.4688
PHY-3002 : Step(5): len = 428363, overlap = 100.031
PHY-3002 : Step(6): len = 384764, overlap = 110.719
PHY-3002 : Step(7): len = 346017, overlap = 132.844
PHY-3002 : Step(8): len = 317974, overlap = 155.938
PHY-3002 : Step(9): len = 284727, overlap = 187.344
PHY-3002 : Step(10): len = 249147, overlap = 241.656
PHY-3002 : Step(11): len = 234429, overlap = 245.875
PHY-3002 : Step(12): len = 215522, overlap = 252.469
PHY-3002 : Step(13): len = 204385, overlap = 264.656
PHY-3002 : Step(14): len = 194931, overlap = 267.438
PHY-3002 : Step(15): len = 181999, overlap = 286.031
PHY-3002 : Step(16): len = 175092, overlap = 291.719
PHY-3002 : Step(17): len = 171275, overlap = 296.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.54512e-06
PHY-3002 : Step(18): len = 177208, overlap = 268.906
PHY-3002 : Step(19): len = 191733, overlap = 257.75
PHY-3002 : Step(20): len = 222415, overlap = 144.469
PHY-3002 : Step(21): len = 214111, overlap = 143.719
PHY-3002 : Step(22): len = 213516, overlap = 134.531
PHY-3002 : Step(23): len = 207756, overlap = 112.562
PHY-3002 : Step(24): len = 204296, overlap = 109.5
PHY-3002 : Step(25): len = 199791, overlap = 110.156
PHY-3002 : Step(26): len = 191833, overlap = 109.688
PHY-3002 : Step(27): len = 189458, overlap = 109.625
PHY-3002 : Step(28): len = 185799, overlap = 107.5
PHY-3002 : Step(29): len = 181990, overlap = 112.75
PHY-3002 : Step(30): len = 181336, overlap = 115.5
PHY-3002 : Step(31): len = 177238, overlap = 114.125
PHY-3002 : Step(32): len = 175296, overlap = 115.5
PHY-3002 : Step(33): len = 171990, overlap = 116.156
PHY-3002 : Step(34): len = 167730, overlap = 119.688
PHY-3002 : Step(35): len = 167449, overlap = 117.25
PHY-3002 : Step(36): len = 168070, overlap = 108.438
PHY-3002 : Step(37): len = 165919, overlap = 91.4375
PHY-3002 : Step(38): len = 164806, overlap = 80.0312
PHY-3002 : Step(39): len = 162955, overlap = 78.4688
PHY-3002 : Step(40): len = 163028, overlap = 77.5312
PHY-3002 : Step(41): len = 162424, overlap = 69.5312
PHY-3002 : Step(42): len = 160096, overlap = 63.5938
PHY-3002 : Step(43): len = 159694, overlap = 63.9062
PHY-3002 : Step(44): len = 159443, overlap = 64.5
PHY-3002 : Step(45): len = 158967, overlap = 68.5938
PHY-3002 : Step(46): len = 156045, overlap = 63.375
PHY-3002 : Step(47): len = 155214, overlap = 63.7812
PHY-3002 : Step(48): len = 155084, overlap = 64.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.90902e-05
PHY-3002 : Step(49): len = 154985, overlap = 64.6875
PHY-3002 : Step(50): len = 154926, overlap = 65.375
PHY-3002 : Step(51): len = 154514, overlap = 64.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.81805e-05
PHY-3002 : Step(52): len = 156737, overlap = 61.375
PHY-3002 : Step(53): len = 157225, overlap = 61.1875
PHY-3002 : Step(54): len = 158649, overlap = 64.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016757s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (373.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 206456, over cnt = 797(2%), over = 3874, worst = 38
PHY-1001 : End global iterations;  0.370224s wall, 0.515625s user + 0.093750s system = 0.609375s CPU (164.6%)

PHY-1001 : Congestion index: top1 = 59.57, top5 = 40.88, top10 = 32.87, top15 = 27.94.
PHY-3001 : End congestion estimation;  0.481706s wall, 0.640625s user + 0.093750s system = 0.734375s CPU (152.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170671s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48292e-06
PHY-3002 : Step(55): len = 175143, overlap = 94.9688
PHY-3002 : Step(56): len = 175106, overlap = 95.875
PHY-3002 : Step(57): len = 166228, overlap = 115.188
PHY-3002 : Step(58): len = 166235, overlap = 114.188
PHY-3002 : Step(59): len = 162657, overlap = 118.906
PHY-3002 : Step(60): len = 162461, overlap = 116.875
PHY-3002 : Step(61): len = 161073, overlap = 124.469
PHY-3002 : Step(62): len = 159311, overlap = 134.5
PHY-3002 : Step(63): len = 157211, overlap = 135.344
PHY-3002 : Step(64): len = 156751, overlap = 135.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96583e-06
PHY-3002 : Step(65): len = 154721, overlap = 135.688
PHY-3002 : Step(66): len = 154626, overlap = 136.125
PHY-3002 : Step(67): len = 154526, overlap = 135.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93167e-06
PHY-3002 : Step(68): len = 157183, overlap = 124.625
PHY-3002 : Step(69): len = 157494, overlap = 121.719
PHY-3002 : Step(70): len = 165426, overlap = 92.5625
PHY-3002 : Step(71): len = 168192, overlap = 83.1562
PHY-3002 : Step(72): len = 169492, overlap = 80.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 639/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193680, over cnt = 809(2%), over = 3983, worst = 31
PHY-1001 : End global iterations;  0.347175s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 40.93, top10 = 32.96, top15 = 27.91.
PHY-3001 : End congestion estimation;  0.452250s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165072s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55593e-05
PHY-3002 : Step(73): len = 167531, overlap = 312.719
PHY-3002 : Step(74): len = 167904, overlap = 310.281
PHY-3002 : Step(75): len = 170393, overlap = 280.094
PHY-3002 : Step(76): len = 171724, overlap = 261.875
PHY-3002 : Step(77): len = 172177, overlap = 270.75
PHY-3002 : Step(78): len = 169342, overlap = 276.188
PHY-3002 : Step(79): len = 169177, overlap = 271.969
PHY-3002 : Step(80): len = 169693, overlap = 251.781
PHY-3002 : Step(81): len = 169385, overlap = 243.375
PHY-3002 : Step(82): len = 169452, overlap = 243.562
PHY-3002 : Step(83): len = 169347, overlap = 244.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.11186e-05
PHY-3002 : Step(84): len = 171659, overlap = 220.594
PHY-3002 : Step(85): len = 172261, overlap = 218.844
PHY-3002 : Step(86): len = 176041, overlap = 190.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.22372e-05
PHY-3002 : Step(87): len = 184720, overlap = 152.312
PHY-3002 : Step(88): len = 185652, overlap = 149.438
PHY-3002 : Step(89): len = 195577, overlap = 105.219
PHY-3002 : Step(90): len = 200165, overlap = 103.531
PHY-3002 : Step(91): len = 204419, overlap = 95.0625
PHY-3002 : Step(92): len = 203826, overlap = 89.875
PHY-3002 : Step(93): len = 203835, overlap = 87.5625
PHY-3002 : Step(94): len = 202329, overlap = 83.5625
PHY-3002 : Step(95): len = 201190, overlap = 86.75
PHY-3002 : Step(96): len = 201155, overlap = 85.4062
PHY-3002 : Step(97): len = 200695, overlap = 82.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124474
PHY-3002 : Step(98): len = 205388, overlap = 74.9062
PHY-3002 : Step(99): len = 207038, overlap = 72.4062
PHY-3002 : Step(100): len = 214757, overlap = 65.8125
PHY-3002 : Step(101): len = 221442, overlap = 57.6875
PHY-3002 : Step(102): len = 218156, overlap = 50.875
PHY-3002 : Step(103): len = 217251, overlap = 52.0625
PHY-3002 : Step(104): len = 215016, overlap = 48.6875
PHY-3002 : Step(105): len = 213937, overlap = 49.9062
PHY-3002 : Step(106): len = 214727, overlap = 46.9062
PHY-3002 : Step(107): len = 215496, overlap = 42.4688
PHY-3002 : Step(108): len = 215500, overlap = 39.7812
PHY-3002 : Step(109): len = 215270, overlap = 39.2812
PHY-3002 : Step(110): len = 215319, overlap = 38.9688
PHY-3002 : Step(111): len = 214582, overlap = 40.5625
PHY-3002 : Step(112): len = 214678, overlap = 37.8438
PHY-3002 : Step(113): len = 214983, overlap = 38.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248949
PHY-3002 : Step(114): len = 217774, overlap = 39.375
PHY-3002 : Step(115): len = 220105, overlap = 40.5625
PHY-3002 : Step(116): len = 222849, overlap = 37.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000486094
PHY-3002 : Step(117): len = 224379, overlap = 32.75
PHY-3002 : Step(118): len = 229558, overlap = 33.9375
PHY-3002 : Step(119): len = 237896, overlap = 30.625
PHY-3002 : Step(120): len = 243020, overlap = 24.4688
PHY-3002 : Step(121): len = 244603, overlap = 21.5312
PHY-3002 : Step(122): len = 244499, overlap = 21.25
PHY-3002 : Step(123): len = 244507, overlap = 21.0938
PHY-3002 : Step(124): len = 244413, overlap = 18.6562
PHY-3002 : Step(125): len = 243934, overlap = 18.7812
PHY-3002 : Step(126): len = 243851, overlap = 16.5312
PHY-3002 : Step(127): len = 243603, overlap = 14.4062
PHY-3002 : Step(128): len = 242315, overlap = 15.1562
PHY-3002 : Step(129): len = 241419, overlap = 16.2812
PHY-3002 : Step(130): len = 241214, overlap = 13.6562
PHY-3002 : Step(131): len = 241062, overlap = 15.0312
PHY-3002 : Step(132): len = 240803, overlap = 14.2812
PHY-3002 : Step(133): len = 240398, overlap = 13.625
PHY-3002 : Step(134): len = 240316, overlap = 13.8438
PHY-3002 : Step(135): len = 240325, overlap = 15.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000972187
PHY-3002 : Step(136): len = 241931, overlap = 15.375
PHY-3002 : Step(137): len = 243075, overlap = 15.4062
PHY-3002 : Step(138): len = 244484, overlap = 15.5312
PHY-3002 : Step(139): len = 246153, overlap = 15.4375
PHY-3002 : Step(140): len = 248191, overlap = 14.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00187279
PHY-3002 : Step(141): len = 249023, overlap = 13.9688
PHY-3002 : Step(142): len = 250473, overlap = 13.5312
PHY-3002 : Step(143): len = 254694, overlap = 13.6875
PHY-3002 : Step(144): len = 258712, overlap = 12.8438
PHY-3002 : Step(145): len = 259520, overlap = 11.3438
PHY-3002 : Step(146): len = 259907, overlap = 12.0938
PHY-3002 : Step(147): len = 260226, overlap = 12.0938
PHY-3002 : Step(148): len = 260816, overlap = 11.7812
PHY-3002 : Step(149): len = 261237, overlap = 11.8125
PHY-3002 : Step(150): len = 261551, overlap = 12.3125
PHY-3002 : Step(151): len = 261847, overlap = 13.0938
PHY-3002 : Step(152): len = 262233, overlap = 14.6562
PHY-3002 : Step(153): len = 262787, overlap = 14
PHY-3002 : Step(154): len = 263069, overlap = 13.4375
PHY-3002 : Step(155): len = 263217, overlap = 13.1562
PHY-3002 : Step(156): len = 263299, overlap = 12.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00374558
PHY-3002 : Step(157): len = 263920, overlap = 13.25
PHY-3002 : Step(158): len = 264694, overlap = 13.2812
PHY-3002 : Step(159): len = 265301, overlap = 14.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29750, tnet num: 7436, tinst num: 6290, tnode num: 37096, tedge num: 49099.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.196677s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (99.2%)

RUN-1004 : used memory is 308 MB, reserved memory is 289 MB, peak memory is 320 MB
OPT-1001 : Total overflow 177.06 peak overflow 1.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331064, over cnt = 1025(2%), over = 3028, worst = 20
PHY-1001 : End global iterations;  0.567416s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 39.72, top5 = 32.87, top10 = 28.93, top15 = 26.42.
PHY-1001 : End incremental global routing;  0.684702s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (148.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.193003s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.000233s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (132.8%)

OPT-1001 : Current memory(MB): used = 315, reserve = 297, peak = 320.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6151/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331064, over cnt = 1025(2%), over = 3028, worst = 20
PHY-1002 : len = 341480, over cnt = 624(1%), over = 1426, worst = 14
PHY-1002 : len = 349416, over cnt = 234(0%), over = 496, worst = 8
PHY-1002 : len = 352472, over cnt = 56(0%), over = 116, worst = 8
PHY-1002 : len = 353608, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.436516s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (161.1%)

PHY-1001 : Congestion index: top1 = 34.83, top5 = 29.60, top10 = 26.65, top15 = 24.65.
OPT-1001 : End congestion update;  0.559203s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (148.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141394s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.700741s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (138.2%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 320.
OPT-1001 : End physical optimization;  2.957292s wall, 3.578125s user + 0.031250s system = 3.609375s CPU (122.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2476 LUT to BLE ...
SYN-4008 : Packed 2476 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 595 SEQ with LUT/SLICE
SYN-4006 : 926 single LUT's are left
SYN-4006 : 501 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2977/5618 primitive instances ...
PHY-3001 : End packing;  0.298335s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3292 instances
RUN-1001 : 1560 mslices, 1560 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3863 nets have 2 pins
RUN-1001 : 1566 nets have [3 - 5] pins
RUN-1001 : 782 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3290 instances, 3120 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1065 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 265175, Over = 39
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3155/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343640, over cnt = 355(1%), over = 504, worst = 6
PHY-1002 : len = 344864, over cnt = 187(0%), over = 240, worst = 4
PHY-1002 : len = 346488, over cnt = 59(0%), over = 67, worst = 2
PHY-1002 : len = 347064, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 347152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.600826s wall, 0.906250s user + 0.078125s system = 0.984375s CPU (163.8%)

PHY-1001 : Congestion index: top1 = 33.75, top5 = 28.62, top10 = 25.56, top15 = 23.55.
PHY-3001 : End congestion estimation;  0.758421s wall, 1.078125s user + 0.078125s system = 1.156250s CPU (152.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25954, tnet num: 6369, tinst num: 3290, tnode num: 31334, tedge num: 44664.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.316504s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.7%)

RUN-1004 : used memory is 325 MB, reserved memory is 308 MB, peak memory is 325 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.495613s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.25076e-05
PHY-3002 : Step(160): len = 252372, overlap = 34.75
PHY-3002 : Step(161): len = 244249, overlap = 37
PHY-3002 : Step(162): len = 234689, overlap = 43.5
PHY-3002 : Step(163): len = 230112, overlap = 43.75
PHY-3002 : Step(164): len = 226971, overlap = 47.25
PHY-3002 : Step(165): len = 225099, overlap = 49.25
PHY-3002 : Step(166): len = 224598, overlap = 49
PHY-3002 : Step(167): len = 223992, overlap = 50
PHY-3002 : Step(168): len = 223468, overlap = 48
PHY-3002 : Step(169): len = 223122, overlap = 47.5
PHY-3002 : Step(170): len = 222272, overlap = 52
PHY-3002 : Step(171): len = 222036, overlap = 52.75
PHY-3002 : Step(172): len = 220823, overlap = 51.25
PHY-3002 : Step(173): len = 220267, overlap = 51
PHY-3002 : Step(174): len = 220022, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105015
PHY-3002 : Step(175): len = 226733, overlap = 40.5
PHY-3002 : Step(176): len = 229097, overlap = 39.75
PHY-3002 : Step(177): len = 232300, overlap = 36.25
PHY-3002 : Step(178): len = 233645, overlap = 33.75
PHY-3002 : Step(179): len = 235025, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00021003
PHY-3002 : Step(180): len = 238644, overlap = 30.25
PHY-3002 : Step(181): len = 239655, overlap = 30.5
PHY-3002 : Step(182): len = 245067, overlap = 22.5
PHY-3002 : Step(183): len = 247371, overlap = 21.5
PHY-3002 : Step(184): len = 248229, overlap = 23.25
PHY-3002 : Step(185): len = 248275, overlap = 18.75
PHY-3002 : Step(186): len = 248272, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000416443
PHY-3002 : Step(187): len = 252397, overlap = 16.25
PHY-3002 : Step(188): len = 255896, overlap = 15.75
PHY-3002 : Step(189): len = 258054, overlap = 13
PHY-3002 : Step(190): len = 259324, overlap = 12.75
PHY-3002 : Step(191): len = 259916, overlap = 16
PHY-3002 : Step(192): len = 260582, overlap = 14.25
PHY-3002 : Step(193): len = 261248, overlap = 14.25
PHY-3002 : Step(194): len = 261747, overlap = 12.5
PHY-3002 : Step(195): len = 261908, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000832885
PHY-3002 : Step(196): len = 265024, overlap = 13.75
PHY-3002 : Step(197): len = 268278, overlap = 13.5
PHY-3002 : Step(198): len = 269991, overlap = 12.25
PHY-3002 : Step(199): len = 272203, overlap = 12.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00150858
PHY-3002 : Step(200): len = 274105, overlap = 12.25
PHY-3002 : Step(201): len = 277682, overlap = 10.25
PHY-3002 : Step(202): len = 282044, overlap = 9.25
PHY-3002 : Step(203): len = 282227, overlap = 8.25
PHY-3002 : Step(204): len = 282112, overlap = 8.75
PHY-3002 : Step(205): len = 282419, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.044677s wall, 0.796875s user + 2.140625s system = 2.937500s CPU (281.2%)

PHY-3001 : Trial Legalized: Len = 292623
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 117/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 361728, over cnt = 502(1%), over = 817, worst = 9
PHY-1002 : len = 364536, over cnt = 282(0%), over = 403, worst = 4
PHY-1002 : len = 367656, over cnt = 88(0%), over = 122, worst = 4
PHY-1002 : len = 368336, over cnt = 39(0%), over = 58, worst = 4
PHY-1002 : len = 368840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.868365s wall, 1.265625s user + 0.125000s system = 1.390625s CPU (160.1%)

PHY-1001 : Congestion index: top1 = 35.43, top5 = 29.41, top10 = 26.49, top15 = 24.62.
PHY-3001 : End congestion estimation;  1.027946s wall, 1.437500s user + 0.125000s system = 1.562500s CPU (152.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169424s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132043
PHY-3002 : Step(206): len = 273554, overlap = 5
PHY-3002 : Step(207): len = 264823, overlap = 6
PHY-3002 : Step(208): len = 262077, overlap = 6
PHY-3002 : Step(209): len = 261584, overlap = 6.25
PHY-3002 : Step(210): len = 260838, overlap = 7
PHY-3002 : Step(211): len = 260721, overlap = 7
PHY-3002 : Step(212): len = 260136, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009775s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.9%)

PHY-3001 : Legalized: Len = 265908, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029592s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.6%)

PHY-3001 : 25 instances has been re-located, deltaX = 1, deltaY = 19, maxDist = 2.
PHY-3001 : Final: Len = 266232, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25954, tnet num: 6369, tinst num: 3290, tnode num: 31334, tedge num: 44664.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.336039s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.4%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 335 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1736/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 338056, over cnt = 479(1%), over = 728, worst = 7
PHY-1002 : len = 340416, over cnt = 254(0%), over = 334, worst = 6
PHY-1002 : len = 343136, over cnt = 63(0%), over = 77, worst = 3
PHY-1002 : len = 343744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 343776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.801483s wall, 1.171875s user + 0.125000s system = 1.296875s CPU (161.8%)

PHY-1001 : Congestion index: top1 = 32.95, top5 = 27.70, top10 = 25.12, top15 = 23.39.
PHY-1001 : End incremental global routing;  0.947964s wall, 1.312500s user + 0.125000s system = 1.437500s CPU (151.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.177147s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.254174s wall, 1.625000s user + 0.125000s system = 1.750000s CPU (139.5%)

OPT-1001 : Current memory(MB): used = 330, reserve = 314, peak = 335.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5388/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044775s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.7%)

PHY-1001 : Congestion index: top1 = 32.95, top5 = 27.70, top10 = 25.12, top15 = 23.39.
OPT-1001 : End congestion update;  0.180163s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128321s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.6%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.308650s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 332, reserve = 315, peak = 335.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126799s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5388/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046254s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 32.95, top5 = 27.70, top10 = 25.12, top15 = 23.39.
PHY-1001 : End incremental global routing;  0.176771s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175209s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5388/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045527s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.0%)

PHY-1001 : Congestion index: top1 = 32.95, top5 = 27.70, top10 = 25.12, top15 = 23.39.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.130221s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.738924s wall, 4.343750s user + 0.125000s system = 4.468750s CPU (119.5%)

RUN-1003 : finish command "place" in  22.797665s wall, 39.375000s user + 11.312500s system = 50.687500s CPU (222.3%)

RUN-1004 : used memory is 305 MB, reserved memory is 287 MB, peak memory is 335 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3292 instances
RUN-1001 : 1560 mslices, 1560 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3863 nets have 2 pins
RUN-1001 : 1566 nets have [3 - 5] pins
RUN-1001 : 782 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25954, tnet num: 6369, tinst num: 3290, tnode num: 31334, tedge num: 44664.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.311983s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 324 MB, reserved memory is 308 MB, peak memory is 357 MB
PHY-1001 : 1560 mslices, 1560 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329872, over cnt = 526(1%), over = 851, worst = 8
PHY-1002 : len = 332992, over cnt = 287(0%), over = 421, worst = 6
PHY-1002 : len = 335792, over cnt = 105(0%), over = 163, worst = 6
PHY-1002 : len = 337504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.791381s wall, 1.265625s user + 0.156250s system = 1.421875s CPU (179.7%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 27.56, top10 = 24.99, top15 = 23.25.
PHY-1001 : End global routing;  0.927647s wall, 1.406250s user + 0.156250s system = 1.562500s CPU (168.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 339, peak = 357.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 597, peak = 611.
PHY-1001 : End build detailed router design. 3.977138s wall, 3.921875s user + 0.046875s system = 3.968750s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91080, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.402782s wall, 4.406250s user + 0.000000s system = 4.406250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 644, reserve = 631, peak = 644.
PHY-1001 : End phase 1; 4.408825s wall, 4.406250s user + 0.000000s system = 4.406250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2434 net; 3.475991s wall, 3.484375s user + 0.000000s system = 3.484375s CPU (100.2%)

PHY-1022 : len = 762816, over cnt = 192(0%), over = 192, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 648, reserve = 634, peak = 648.
PHY-1001 : End initial routed; 10.625728s wall, 21.843750s user + 0.062500s system = 21.906250s CPU (206.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.789     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.618787s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 653, reserve = 640, peak = 653.
PHY-1001 : End phase 2; 12.244587s wall, 23.437500s user + 0.078125s system = 23.515625s CPU (192.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 762816, over cnt = 192(0%), over = 192, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023137s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 761608, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.279860s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (167.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 761656, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.081451s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (115.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 761672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.074607s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (125.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.789     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.619105s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 41 feed throughs used by 27 nets
PHY-1001 : End commit to database; 0.753670s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (101.6%)

PHY-1001 : Current memory(MB): used = 688, reserve = 676, peak = 688.
PHY-1001 : End phase 3; 3.003381s wall, 3.156250s user + 0.062500s system = 3.218750s CPU (107.2%)

PHY-1003 : Routed, final wirelength = 761672
PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End export database. 0.023192s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.7%)

PHY-1001 : End detail routing;  23.939457s wall, 35.218750s user + 0.187500s system = 35.406250s CPU (147.9%)

RUN-1003 : finish command "route" in  26.447272s wall, 38.187500s user + 0.359375s system = 38.546875s CPU (145.7%)

RUN-1004 : used memory is 688 MB, reserved memory is 676 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5388   out of  19600   27.49%
#reg                     2238   out of  19600   11.42%
#le                      5889
  #lut only              3651   out of   5889   62.00%
  #reg only               501   out of   5889    8.51%
  #lut&reg               1737   out of   5889   29.50%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                 Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                      1013
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                   190
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                   48
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                   37
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_37.q1                                           22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/u_i2c_write/scl_output_zero_reg_syn_85.q0                17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_12.f0                       11
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_Dilation_Detector/u_three_martix_4/reg7_syn_20.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                       7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                   0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                   0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5889   |3979    |1409    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |759    |520     |161     |388     |2       |0       |
|    command1                          |command                                    |54     |53      |0       |47      |0       |0       |
|    control1                          |control_interface                          |96     |59      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |127    |82      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |82      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |45     |33      |0       |45      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |24      |0       |29      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |71      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |71      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |21      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |24     |16      |0       |24      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |66      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |577    |564     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |164    |164     |0       |50      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |50      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |4149   |2597    |1168    |1613    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |172    |106     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |99      |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |166    |112     |45      |83      |2       |0       |
|      u_three_martix_3                |three_martix                               |156    |107     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |928    |643     |249     |248     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |745    |429     |235     |286     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |306     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |92     |62      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |6       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |244    |123     |45      |157     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |731    |449     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |141     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |726    |423     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |121     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |83     |26      |14      |54      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |383    |241     |92      |181     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |98      |47      |39      |0       |0       |
|      u_three_martix_2                |three_martix                               |235    |143     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |49     |49      |0       |29      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |132    |113     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3782  
    #2          2       683   
    #3          3       570   
    #4          4       260   
    #5        5-10      794   
    #6        11-50     121   
    #7       51-100      10   
    #8       101-500     3    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3290
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6371, pip num: 59502
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 41
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3094 valid insts, and 183535 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.763157s wall, 73.187500s user + 0.750000s system = 73.937500s CPU (1282.9%)

RUN-1004 : used memory is 660 MB, reserved memory is 654 MB, peak memory is 869 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_190125.log"
