.version 1.4
.target sm_13
/* Module test2.ptx */

/* Globals */
.global .u64 prof_data_pt[1] = { 0 };

/* Textures */

/*
* Ocelot Version : 1.1.560
*/
.entry _Z22bpnn_layerforward_CUDAPfS_S_S_ii(.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_cuda,
		.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_output_hidden_cuda,
		.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_hidden_cuda,
		.param  .u64 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hidden_partial_sum,
		.param  .s32 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_in,
		.param  .s32 __cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hid)
{
	.shared .align 4 .b8 __cuda_input_node40[64];
	.shared .align 4 .b8 __cuda_weight_matrix104[1024];
	.reg .u32 %r8;
	.reg .u32 %r9;
	.reg .pred %p10;
	.reg .u32 %r200;
	.reg .u64 %r201;
	.reg .u64 %r13;
	.reg .u64 %r14;
	.reg .u64 %r15;
	.reg .u32 %r204;
	.reg .u64 %r31;
	.reg .u32 %r32;
	.reg .u32 %r33;
	.reg .u64 %r34;
	.reg .u64 %r35;
	.reg .u64 %r36;
	.reg .f32 %r37;
	.reg .u64 %r202;
	.reg .u32 %r203;
	.reg .u32 %r54;
	.reg .u32 %r55;
	.reg .u64 %r205;
	.reg .u32 %r57;
	.reg .u32 %r58;
	.reg .u32 %r59;
	.reg .u32 %r60;
	.reg .u64 %r61;
	.reg .u64 %r62;
	.reg .u64 %r63;
	.reg .u64 %r64;
	.reg .u64 %r65;
	.reg .u32 %r66;
	.reg .u32 %r67;
	.reg .u64 %r68;
	.reg .u64 %r69;
	.reg .u64 %r70;
	.reg .f32 %r71;
	.reg .f32 %r72;
	.reg .f32 %r73;
	.reg .f32 %r74;
	.reg .f32 %r75;
	.reg .f32 %r76;
	.reg .f32 %r77;
	.reg .pred %p78;
	.reg .f32 %r95;
	.reg .f32 %r96;
	.reg .f32 %r97;
	.reg .u32 %r98;
	.reg .f32 %r117;
	.reg .f32 %r118;
	.reg .u32 %r119;
	.reg .u32 %r120;
	.reg .u32 %r121;
	.reg .pred %p122;
	.reg .f32 %r2;
	.reg .u32 %r137;
	.reg .u32 %r138;
	.reg .u32 %r139;
	.reg .u32 %r140;
	.reg .u32 %r141;
	.reg .u32 %r142;
	.reg .u64 %r143;
	.reg .u64 %r144;
	.reg .u64 %r145;
	.reg .u64 %r146;
	.reg .u64 %r3;
	.reg .f32 %r4;
	.reg .f32 %r5;
	.reg .f64 %r6;
	.reg .f64 %r7;
	.reg .f64 %r0;
	.reg .f32 %r172;
	.reg .f32 %r174;
	.reg .f32 %r175;
	.reg .f64 %r176;
	.reg .f64 %r177;
	.reg .f32 %r178;
	.reg .u64 %r179;
	.reg .f32 %r193;
	.reg .f32 %r194;
	.reg .f32 %r195;
	.reg .f64 %r196;
	.reg .f32 %r197;
	.reg .f32 %r198;
	.reg .u64 %r199;
	.reg .u64 %r206;
	.reg .u64 %r207;
	.reg .u64 %r208;
	.reg .u64 %r209;
	.reg .f32 %r210;
	.reg .u64 %r211;
	.reg .u32 %r212;
	.reg .u32 %r213;
	.reg .u64 %r214;
	.reg .u64 %r215;
	.reg .u64 %r216;
$BB_1_0:				/* $LBB1__Z22bpnn_layerforward_CUDAPfS_S_S_ii */ 
	cvt.s32.u16 %r8, %tid.x;
	mov.s32 %r9, 0;
	setp.eq.s32 %p10, %r8, %r9;
	cvt.s32.u16 %r200, %tid.y;
	cvt.u64.s32 %r201, %r200;
	mov.u64 %r13, __cuda_input_node40;
	mul.lo.u64 %r14, %r201, 4;
	add.u64 %r15, %r13, %r14;
	cvt.s32.u16 %r204, %ctaid.y;
	@!%p10 bra $BB_1_2;
$BB_1_1:
	ld.param.u64 %r31, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_cuda];
	mul24.lo.s32 %r32, %r204, 16;
	add.s32 %r33, %r200, %r32;
	cvt.u64.s32 %r34, %r33;
	mul.lo.u64 %r35, %r34, 4;
	add.u64 %r36, %r31, %r35;
	ld.global.f32 %r37, [%r36 + 4];
	st.shared.f32 [%r15 + 0], %r37;
$BB_1_2:				/* $Lt_0_3586 */ 
	bar.sync 0;
	mov.u64 %r202, __cuda_weight_matrix104;
	ld.param.s32 %r203, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hid];
	add.s32 %r54, %r203, 1;
	mul.lo.s32 %r55, %r203, 16;
	cvt.u64.s32 %r205, %r8;
	mul.lo.s32 %r57, %r54, %r200;
	add.s32 %r58, %r55, 16;
	mul.lo.s32 %r59, %r58, %r204;
	add.s32 %r60, %r57, %r59;
	mul.lo.u64 %r61, %r201, 16;
	add.u64 %r62, %r205, %r61;
	mul.lo.u64 %r63, %r62, 4;
	add.u64 %r64, %r202, %r63;
	ld.param.u64 %r65, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_input_hidden_cuda];
	add.s32 %r66, %r60, %r8;
	add.s32 %r67, %r203, %r66;
	cvt.u64.s32 %r68, %r67;
	mul.lo.u64 %r69, %r68, 4;
	add.u64 %r70, %r65, %r69;
	ld.global.f32 %r71, [%r70 + 8];
	st.shared.f32 [%r64 + 0], %r71;
	bar.sync 0;
	ld.shared.f32 %r72, [%r15 + 0];
	ld.shared.f32 %r73, [%r64 + 0];
	mul.f32 %r74, %r72, %r73;
	st.shared.f32 [%r64 + 0], %r74;
	bar.sync 0;
	mov.f32 %r75, 0f41800000;
	lg2.approx.f32 %r76, %r75;
	mov.f32 %r77, 0f3f800000;
	setp.ge.f32 %p78, %r76, %r77;
	@!%p78 bra $BB_1_7;
$BB_1_3:
	mov.f32 %r95, 0f3f800000;
	mov.f32 %r96, 0f40000000;
	lg2.approx.f32 %r97, %r96;
	mov.s32 %r98, 1;
$BB_1_4:				/* $Lt_0_4610 */ 
	mul.f32 %r117, %r95, %r97;
	ex2.approx.f32 %r118, %r117;
	cvt.rzi.s32.f32 %r119, %r118;
	rem.s32 %r120, %r200, %r119;
	mov.u32 %r121, 0;
	setp.ne.s32 %p122, %r120, %r121;
	@%p122 bra $BB_1_6;
$BB_1_5:
	ld.shared.f32 %r2, [%r64 + 0];
	shr.s32 %r137, %r119, 31;
	mov.s32 %r138, 1;
	and.b32 %r139, %r137, %r138;
	add.s32 %r140, %r139, %r119;
	shr.s32 %r141, %r140, 1;
	add.s32 %r142, %r200, %r141;
	cvt.s64.s32 %r143, %r142;
	mul.lo.u64 %r144, %r143, 16;
	add.u64 %r145, %r205, %r144;
	mul.lo.u64 %r146, %r145, 4;
	add.u64 %r3, %r202, %r146;
	ld.shared.f32 %r4, [%r3 + 0];
	add.f32 %r5, %r2, %r4;
	st.shared.f32 [%r64 + 0], %r5;
	cvt.f64.f32 %r6, %r2;
	cvt.f64.f32 %r7, %r4;
	cvt.f64.f32 %r0, %r5;
$BB_1_6:				/* $Lt_0_4866 */ 
	ld.shared.f32 %r172, [%r64 + 0];
	mul.lo.f32 %r2, %r2, %r118;
	mul.lo.f32 %r174, %r172, %r172;
	mul.lo.f32 %r175, %r5, %r174;
	div.rn.f64 %r176, %r6, %r7;
	div.rn.f64 %r177, %r176, %r0;
	mul.lo.f32 %r178, %r4, %r2;
	add.u64 %r179, %r3, %r64;
	st.global.f64 [%r179 + 8], %r177;
	@%p1 bra $BB_1_4;
$BB_1_7:				/* $Lt_0_4098 */ 
	ld.shared.f32 %r193, [%r64 + 0];
	mul.lo.f32 %r194, %r193, %r193;
	mul.lo.f32 %r195, %r5, %r194;
	div.rn.f64 %r196, %r6, %r7;
	mul.lo.f32 %r197, %r2, %r5;
	mul.lo.f32 %r198, %r197, %r2;
	add.u64 %r199, %r3, %r64;
	st.global.f64 [%r199 + 8], %r196;
	@!%p10 bra $BB_1_9;
$BB_1_8:
	mul.lo.u64 %r206, %r205, 16;
	add.u64 %r207, %r201, %r206;
	mul.lo.u64 %r208, %r207, 4;
	add.u64 %r209, %r202, %r208;
	ld.shared.f32 %r210, [%r209 + 0];
	ld.param.u64 %r211, [__cudaparm__Z22bpnn_layerforward_CUDAPfS_S_S_ii_hidden_partial_sum];
	mul.lo.s32 %r212, %r204, %r203;
	add.s32 %r213, %r200, %r212;
	cvt.s64.s32 %r214, %r213;
	mul.lo.u64 %r215, %r214, 4;
	add.u64 %r216, %r211, %r215;
	st.global.f32 [%r216 + 0], %r210;
$BB_1_9:				/* $Lt_0_5634 */ 
	exit;
}
/*
* Ocelot Version : 1.1.560
*/
.entry _Z24bpnn_adjust_weights_cudaPfiS_iS_S_(.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__delta,
		.param  .s32 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__hid,
		.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__ly,
		.param  .s32 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__in,
		.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__w,
		.param  .u64 __cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__oldw)
{
	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u64 %r8;
	.reg .u64 %r67;
	.reg .u32 %r10;
	.reg .u64 %r11;
	.reg .u64 %r12;
	.reg .u32 %r13;
	.reg .u64 %r14;
	.reg .u32 %r15;
	.reg .u32 %r16;
	.reg .u64 %r17;
	.reg .u64 %r18;
	.reg .u64 %r19;
	.reg .u32 %r20;
	.reg .u32 %r21;
	.reg .u64 %r22;
	.reg .u64 %r23;
	.reg .u64 %r24;
	.reg .u64 %r25;
	.reg .u64 %r66;
	.reg .u64 %r27;
	.reg .f32 %r28;
	.reg .f64 %r29;
	.reg .f32 %r30;
	.reg .f64 %r31;
	.reg .f64 %r32;
	.reg .f64 %r33;
	.reg .f32 %r34;
	.reg .f64 %r35;
	.reg .f32 %r36;
	.reg .f64 %r37;
	.reg .f64 %r38;
	.reg .f64 %r39;
	.reg .f64 %r40;
	.reg .f64 %r41;
	.reg .f32 %r42;
	.reg .f32 %r43;
	.reg .f64 %r44;
	.reg .f64 %r45;
	.reg .f64 %r46;
	.reg .f32 %r47;
	.reg .f64 %r48;
	.reg .f32 %r49;
	.reg .f64 %r50;
	.reg .f64 %r51;
	.reg .f64 %r52;
	.reg .f64 %r53;
	.reg .f32 %r54;
	.reg .u32 %r55;
	.reg .u32 %r56;
	.reg .u32 %r57;
	.reg .u32 %r58;
	.reg .u32 %r59;
	.reg .u32 %r60;
	.reg .u32 %r61;
	.reg .u32 %r62;
	.reg .pred %p63;
	.reg .u64 %r68;
	.reg .u64 %r69;
	.reg .f32 %r70;
	.reg .f64 %r71;
	.reg .f32 %r72;
	.reg .f64 %r73;
	.reg .f64 %r74;
	.reg .f64 %r75;
	.reg .f32 %r76;
	.reg .f64 %r77;
	.reg .f64 %r78;
	.reg .f64 %r79;
	.reg .f64 %r80;
	.reg .f32 %r81;
	.reg .f32 %r82;
	.reg .f64 %r83;
	.reg .f64 %r84;
	.reg .f64 %r85;
	.reg .f32 %r86;
	.reg .f64 %r87;
	.reg .f64 %r88;
	.reg .f64 %r89;
	.reg .f32 %r90;
$BB_2_0:				/* $LBB1__Z24bpnn_adjust_weights_cudaPfiS_iS_S_ */ 
	ld.param.s32 %r0, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__hid];
	add.s32 %r1, %r0, 1;
	mul.lo.s32 %r2, %r0, 16;
	cvt.s32.u16 %r3, %ctaid.y;
	cvt.s32.u16 %r4, %tid.x;
	cvt.s32.u16 %r5, %tid.y;
	mul.lo.s32 %r6, %r1, %r5;
	add.s32 %r7, %r2, 16;
	cvt.u64.s32 %r8, %r4;
	mul.lo.u64 %r67, %r8, 4;
	mul.lo.s32 %r10, %r7, %r3;
	ld.param.u64 %r11, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__delta];
	add.u64 %r12, %r11, %r67;
	add.s32 %r13, %r6, %r10;
	ld.param.u64 %r14, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__ly];
	mul24.lo.s32 %r15, %r3, 16;
	add.s32 %r16, %r5, %r15;
	cvt.u64.s32 %r17, %r16;
	mul.lo.u64 %r18, %r17, 4;
	add.u64 %r19, %r14, %r18;
	add.s32 %r20, %r13, %r4;
	add.s32 %r21, %r0, %r20;
	cvt.u64.s32 %r22, %r21;
	mul.lo.u64 %r23, %r22, 4;
	ld.param.u64 %r24, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__w];
	add.u64 %r25, %r23, %r24;
	ld.param.u64 %r66, [__cudaparm__Z24bpnn_adjust_weights_cudaPfiS_iS_S__oldw];
	add.u64 %r27, %r23, %r66;
	ld.global.f32 %r28, [%r25 + 8];
	cvt.f64.f32 %r29, %r28;
	ld.global.f32 %r30, [%r27 + 8];
	cvt.f64.f32 %r31, %r30;
	mov.f64 %r32, 0d3fd3333333333333;
	mul.f64 %r33, %r31, %r32;
	ld.global.f32 %r34, [%r19 + 4];
	cvt.f64.f32 %r35, %r34;
	ld.global.f32 %r36, [%r12 + 4];
	cvt.f64.f32 %r37, %r36;
	mov.f64 %r38, 0d3fd3333333333333;
	mul.f64 %r39, %r37, %r38;
	mad.rn.f64 %r40, %r35, %r39, %r33;
	add.f64 %r41, %r29, %r40;
	cvt.rn.f32.f64 %r42, %r41;
	st.global.f32 [%r25 + 8], %r42;
	ld.global.f32 %r43, [%r27 + 8];
	cvt.f64.f32 %r44, %r43;
	mov.f64 %r45, 0d3fd3333333333333;
	mul.f64 %r46, %r44, %r45;
	ld.global.f32 %r47, [%r19 + 4];
	cvt.f64.f32 %r48, %r47;
	ld.global.f32 %r49, [%r12 + 4];
	cvt.f64.f32 %r50, %r49;
	mov.f64 %r51, 0d3fd3333333333333;
	mul.f64 %r52, %r50, %r51;
	mad.rn.f64 %r53, %r48, %r52, %r46;
	cvt.rn.f32.f64 %r54, %r53;
	st.global.f32 [%r27 + 8], %r54;
	bar.sync 0;
	mov.s32 %r55, 0;
	set.eq.u32.s32 %r56, %r5, %r55;
	neg.s32 %r57, %r56;
	mov.s32 %r58, 0;
	set.eq.u32.s32 %r59, %r3, %r58;
	neg.s32 %r60, %r59;
	and.b32 %r61, %r57, %r60;
	mov.u32 %r62, 0;
	setp.eq.s32 %p63, %r61, %r62;
	@%p63 bra $BB_2_2;
$BB_2_1:
	add.u64 %r68, %r67, %r24;
	add.u64 %r69, %r67, %r66;
	ld.global.f32 %r70, [%r68 + 4];
	cvt.f64.f32 %r71, %r70;
	ld.global.f32 %r72, [%r69 + 4];
	cvt.f64.f32 %r73, %r72;
	mov.f64 %r74, 0d3fd3333333333333;
	mul.f64 %r75, %r73, %r74;
	ld.global.f32 %r76, [%r12 + 4];
	cvt.f64.f32 %r77, %r76;
	mov.f64 %r78, 0d3fd3333333333333;
	mad.rn.f64 %r79, %r77, %r78, %r75;
	add.f64 %r80, %r71, %r79;
	cvt.rn.f32.f64 %r81, %r80;
	st.global.f32 [%r68 + 4], %r81;
	ld.global.f32 %r82, [%r69 + 4];
	cvt.f64.f32 %r83, %r82;
	mov.f64 %r84, 0d3fd3333333333333;
	mul.f64 %r85, %r83, %r84;
	ld.global.f32 %r86, [%r12 + 4];
	cvt.f64.f32 %r87, %r86;
	mov.f64 %r88, 0d3fd3333333333333;
	mad.rn.f64 %r89, %r87, %r88, %r85;
	cvt.rn.f32.f64 %r90, %r89;
	st.global.f32 [%r69 + 4], %r90;
$BB_2_2:				/* $Lt_1_1282 */ 
	exit;
}
