#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 27 11:42:58 2023
# Process ID: 123628
# Current directory: E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1
# Command line: vivado.exe -log axis_ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_ila_0.tcl
# Log file: E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/axis_ila_0.vds
# Journal file: E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1\vivado.jou
# Running On: DESKTOP-7OTGG94, OS: Windows, CPU Frequency: 3500 MHz, CPU Physical cores: 32, Host memory: 68585 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/User1/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
165 Beta devices matching pattern found, 16 enabled.
enable_beta_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.621 ; gain = 118.609
source axis_ila_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axis_ila_0
Command: synth_design -top axis_ila_0 -part xcvm1802-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6016
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'match_allx', assumed default net type 'wire' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:909]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3030.480 ; gain = 881.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_ila_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/synth/axis_ila_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_30f1_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:22]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_cap_ctrl_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/synth/bd_30f1_0_axis_cap_ctrl_0.v:53' bound to instance 'axis_cap_ctrl' of component 'bd_30f1_0_axis_cap_ctrl_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:444]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_cap_ctrl_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/synth/bd_30f1_0_axis_cap_ctrl_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_axis_cap_ctrl' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:2]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case1' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:788]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case1' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:788]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case2' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:869]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case2' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:869]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case3' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:970]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case3' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:970]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case4' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1066]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case4' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1066]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case5' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case5' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1180]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case7' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1407]
INFO: [Synth 8-226] default block is never used [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1450]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case7' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1407]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case6' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1293]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case6' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1293]
INFO: [Synth 8-6157] synthesizing module 'axis_cap_ctrl_v1_0_0_case8' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1535]
INFO: [Synth 8-226] default block is never used [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_case8' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:1535]
INFO: [Synth 8-226] default block is never used [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:589]
INFO: [Synth 8-226] default block is never used [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:631]
INFO: [Synth 8-6155] done synthesizing module 'axis_cap_ctrl_v1_0_0_axis_cap_ctrl' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/hdl/axis_cap_ctrl_v1_0_rfs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_cap_ctrl_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_3/synth/bd_30f1_0_axis_cap_ctrl_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_dbg_stub_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_0/synth/bd_30f1_0_axis_dbg_stub_0.v:53' bound to instance 'axis_dbg_stub' of component 'bd_30f1_0_axis_dbg_stub_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:481]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_dbg_stub_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_0/synth/bd_30f1_0_axis_dbg_stub_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_stub_v1_0_0_axis_dbg_stub' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_0/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_stub_v1_0_0_axis_dbg_stub' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_0/hdl/axis_dbg_stub_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_dbg_stub_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_0/synth/bd_30f1_0_axis_dbg_stub_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_dbg_sync_2_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_5/synth/bd_30f1_0_axis_dbg_sync_2_0.v:53' bound to instance 'axis_dbg_sync_2' of component 'bd_30f1_0_axis_dbg_sync_2_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:504]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_dbg_sync_2_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_5/synth/bd_30f1_0_axis_dbg_sync_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_dbg_sync_2_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_5/synth/bd_30f1_0_axis_dbg_sync_2_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_dbg_sync_3_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_6/synth/bd_30f1_0_axis_dbg_sync_3_0.v:53' bound to instance 'axis_dbg_sync_3' of component 'bd_30f1_0_axis_dbg_sync_3_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:511]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_dbg_sync_3_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_6/synth/bd_30f1_0_axis_dbg_sync_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_dbg_sync_3_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_6/synth/bd_30f1_0_axis_dbg_sync_3_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_dbg_sync_4_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_7/synth/bd_30f1_0_axis_dbg_sync_4_0.v:53' bound to instance 'axis_dbg_sync_4' of component 'bd_30f1_0_axis_dbg_sync_4_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:518]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_dbg_sync_4_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_7/synth/bd_30f1_0_axis_dbg_sync_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_dbg_sync_4_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_7/synth/bd_30f1_0_axis_dbg_sync_4_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_dbg_sync_5_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_8/synth/bd_30f1_0_axis_dbg_sync_5_0.v:53' bound to instance 'axis_dbg_sync_5' of component 'bd_30f1_0_axis_dbg_sync_5_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:525]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_dbg_sync_5_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_8/synth/bd_30f1_0_axis_dbg_sync_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized1' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:902]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized1' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_dbg_sync_5_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_8/synth/bd_30f1_0_axis_dbg_sync_5_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_dbg_sync_6_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_9/synth/bd_30f1_0_axis_dbg_sync_6_0.v:53' bound to instance 'axis_dbg_sync_6' of component 'bd_30f1_0_axis_dbg_sync_6_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:532]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_dbg_sync_6_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_9/synth/bd_30f1_0_axis_dbg_sync_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized2' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized2' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_dbg_sync_6_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_9/synth/bd_30f1_0_axis_dbg_sync_6_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_ila_intf_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/synth/bd_30f1_0_axis_ila_intf_0.v:53' bound to instance 'axis_ila_intf' of component 'bd_30f1_0_axis_ila_intf_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:538]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_ila_intf_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/synth/bd_30f1_0_axis_ila_intf_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_0_axis_ila_intf' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:585]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_0_clk_status' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized3' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized3' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:4]
WARNING: [Synth 8-7071] port 'src_in_bus' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_ack' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_send' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_rst_in' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_rst_in' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_arst' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_out_bus' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_rcv' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'dest_req' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'des_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7023] instance 'des_flag_0_sync_inst' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' has 13 connections declared, but only 4 given [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3076]
WARNING: [Synth 8-7071] port 'src_in_bus' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_ack' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'src_send' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_rst_in' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'src_rst_in' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_arst' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_out_bus' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'src_rcv' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7071] port 'dest_req' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' is unconnected for instance 'axis_flag_0_sync_inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
WARNING: [Synth 8-7023] instance 'axis_flag_0_sync_inst' of module 'axis_dbg_sync_v1_0_0_axis_dbg_sync' has 13 connections declared, but only 4 given [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3089]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_0_clk_status' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_0_reg_array' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2444]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_0_axis_dbg_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2807]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_0_axis_dbg_sync' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2807]
WARNING: [Synth 8-7071] port 'src_in' of module 'axis_ila_intf_v1_0_0_axis_dbg_sync' is unconnected for instance 'u_done_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'dest_rst_in' of module 'axis_ila_intf_v1_0_0_axis_dbg_sync' is unconnected for instance 'u_done_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'src_rst_in' of module 'axis_ila_intf_v1_0_0_axis_dbg_sync' is unconnected for instance 'u_done_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'dest_arst' of module 'axis_ila_intf_v1_0_0_axis_dbg_sync' is unconnected for instance 'u_done_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7071] port 'dest_out' of module 'axis_ila_intf_v1_0_0_axis_dbg_sync' is unconnected for instance 'u_done_sync' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2527]
WARNING: [Synth 8-7023] instance 'u_done_sync' of module 'axis_ila_intf_v1_0_0_axis_dbg_sync' has 13 connections declared, but only 8 given [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2527]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_0_reg_array' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2444]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_0_generic_mux' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3005]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_0_generic_mux' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3005]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:169]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:169]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_intf_v1_0_0_axis_valid_last_gen' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2248]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_0_axis_valid_last_gen' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2248]
INFO: [Synth 8-226] default block is never used [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:1683]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_intf_v1_0_0_axis_ila_intf' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:3]
WARNING: [Synth 8-7071] port 'trace_rd_data_i' of module 'axis_ila_intf_v1_0_0_axis_ila_intf' is unconnected for instance 'inst' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/synth/bd_30f1_0_axis_ila_intf_0.v:349]
WARNING: [Synth 8-7023] instance 'inst' of module 'axis_ila_intf_v1_0_0_axis_ila_intf' has 73 connections declared, but only 72 given [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/synth/bd_30f1_0_axis_ila_intf_0.v:349]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_ila_intf_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/synth/bd_30f1_0_axis_ila_intf_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_ila_pp_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/synth/bd_30f1_0_axis_ila_pp_0.v:53' bound to instance 'axis_ila_pp' of component 'bd_30f1_0_axis_ila_pp_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:597]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_ila_pp_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/synth/bd_30f1_0_axis_ila_pp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_ila_pp_v1_0_0_axis_ila_pp' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/axis_ila_pp_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_pp_v1_0_0_axis_ila_pp' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/axis_ila_pp_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_ila_pp_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/synth/bd_30f1_0_axis_ila_pp_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_itct_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_15/synth/bd_30f1_0_axis_itct_0.v:53' bound to instance 'axis_itct' of component 'bd_30f1_0_axis_itct_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:603]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_itct_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_15/synth/bd_30f1_0_axis_itct_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_itct_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_15/synth/bd_30f1_0_axis_itct_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_mem_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/synth/bd_30f1_0_axis_mem_0.v:53' bound to instance 'axis_mem' of component 'bd_30f1_0_axis_mem_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:638]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_mem_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/synth/bd_30f1_0_axis_mem_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_0_axis_mem' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:630]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_0_mem' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:359]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_0_mem' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:359]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_0_generic_memrd' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:197]
INFO: [Synth 8-6157] synthesizing module 'axis_mem_v1_0_0_generic_mux' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_0_generic_mux' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_0_generic_memrd' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:74]
INFO: [Synth 8-6155] done synthesizing module 'axis_mem_v1_0_0_axis_mem' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:630]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_mem_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/synth/bd_30f1_0_axis_mem_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_axis_mu0_0_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/synth/bd_30f1_0_axis_mu0_0_0.v:53' bound to instance 'axis_mu0_0' of component 'bd_30f1_0_axis_mu0_0_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:658]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_axis_mu0_0_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/synth/bd_30f1_0_axis_mu0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_axis_mu' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_allx' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [D:/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_allx' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:124]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_allx_carry_logic' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [D:/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_allx_carry_logic' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_axis_mu' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_axis_mu0_0_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/synth/bd_30f1_0_axis_mu0_0_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_cc_axis_mu0_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_11/synth/bd_30f1_0_cc_axis_mu0_0.v:53' bound to instance 'cc_axis_mu0' of component 'bd_30f1_0_cc_axis_mu0_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:671]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_cc_axis_mu0_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_11/synth/bd_30f1_0_cc_axis_mu0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_axis_mu__parameterized0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_mu_eq' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:230]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_mu_eq' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:230]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_axis_mu__parameterized0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_cc_axis_mu0_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_11/synth/bd_30f1_0_cc_axis_mu0_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_cc_axis_mu1_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_12/synth/bd_30f1_0_cc_axis_mu1_0.v:53' bound to instance 'cc_axis_mu1' of component 'bd_30f1_0_cc_axis_mu1_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:684]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_cc_axis_mu1_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_12/synth/bd_30f1_0_cc_axis_mu1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_cc_axis_mu1_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_12/synth/bd_30f1_0_cc_axis_mu1_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_cc_axis_mu2_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_13/synth/bd_30f1_0_cc_axis_mu2_0.v:53' bound to instance 'cc_axis_mu2' of component 'bd_30f1_0_cc_axis_mu2_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:697]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_cc_axis_mu2_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_13/synth/bd_30f1_0_cc_axis_mu2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_cc_axis_mu2_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_13/synth/bd_30f1_0_cc_axis_mu2_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_cc_axis_mu3_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_14/synth/bd_30f1_0_cc_axis_mu3_0.v:53' bound to instance 'cc_axis_mu3' of component 'bd_30f1_0_cc_axis_mu3_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:710]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_cc_axis_mu3_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_14/synth/bd_30f1_0_cc_axis_mu3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_cc_axis_mu3_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_14/synth/bd_30f1_0_cc_axis_mu3_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_tc_axis_mu0_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_10/synth/bd_30f1_0_tc_axis_mu0_0.v:53' bound to instance 'tc_axis_mu0' of component 'bd_30f1_0_tc_axis_mu0_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:723]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_tc_axis_mu0_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_10/synth/bd_30f1_0_tc_axis_mu0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_axis_mu__parameterized1' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6157] synthesizing module 'axis_mu_v1_0_0_mu_eq__parameterized0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:230]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_mu_eq__parameterized0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:230]
INFO: [Synth 8-6155] done synthesizing module 'axis_mu_v1_0_0_axis_mu__parameterized1' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_4/hdl/axis_mu_v1_0_rfs.v:518]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_tc_axis_mu0_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_10/synth/bd_30f1_0_tc_axis_mu0_0.v:53]
INFO: [Synth 8-3491] module 'bd_30f1_0_xlconstant_0' declared at 'e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_1/synth/bd_30f1_0_xlconstant_0.v:53' bound to instance 'xlconstant' of component 'bd_30f1_0_xlconstant_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:736]
INFO: [Synth 8-6157] synthesizing module 'bd_30f1_0_xlconstant_0' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_1/synth/bd_30f1_0_xlconstant_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_1/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_1/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_30f1_0_xlconstant_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_1/synth/bd_30f1_0_xlconstant_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_30f1_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/synth/bd_30f1_0.vhd:22]
INFO: [Synth 8-6155] done synthesizing module 'axis_ila_0' (0#1) [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/synth/axis_ila_0.v:53]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized0 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized0 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized0 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized0 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized1 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized1 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized1 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized1 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized2 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized2 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:27]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized2 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized2 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized3 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:25]
WARNING: [Synth 8-3848] Net dest_out_bus in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized3 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:26]
WARNING: [Synth 8-3848] Net src_rcv in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized3 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:28]
WARNING: [Synth 8-3848] Net dest_req in module/entity axis_dbg_sync_v1_0_0_axis_dbg_sync__parameterized3 does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_dbg_sync_v1_0_vl_rfs.v:29]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-3848] Net dest_arst in module/entity axis_ila_intf_v1_0_0_axis_dbg_sync does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2828]
WARNING: [Synth 8-3848] Net dest_out in module/entity axis_ila_intf_v1_0_0_axis_dbg_sync does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2830]
WARNING: [Synth 8-6014] Unused sequential element I_EN_CTL_EQ1.data_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2668]
WARNING: [Synth 8-6014] Unused sequential element rd_en_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2563]
WARNING: [Synth 8-6014] Unused sequential element wr_en_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2564]
WARNING: [Synth 8-3848] Net done_serial_op in module/entity axis_ila_intf_v1_0_0_reg_array does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2472]
WARNING: [Synth 8-3848] Net start_serial_op_o in module/entity axis_ila_intf_v1_0_0_reg_array does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2473]
WARNING: [Synth 8-3848] Net serial_data_o in module/entity axis_ila_intf_v1_0_0_reg_array does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2474]
WARNING: [Synth 8-6014] Unused sequential element en_transfer_inv_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2280]
WARNING: [Synth 8-6014] Unused sequential element soft_rst_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:348]
WARNING: [Synth 8-6014] Unused sequential element invalid_opcode_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:351]
WARNING: [Synth 8-6014] Unused sequential element en_trace_int_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:352]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_int_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:583]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_int_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:584]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_en_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:577]
WARNING: [Synth 8-6014] Unused sequential element rd_state_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:585]
WARNING: [Synth 8-6014] Unused sequential element rd_core_status_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:953]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:1364]
WARNING: [Synth 8-6014] Unused sequential element axis_tdata_reg_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:1667]
WARNING: [Synth 8-6014] Unused sequential element state_m_axis_tdata_dly_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:1669]
WARNING: [Synth 8-6014] Unused sequential element sig_cnt_switch_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2151]
WARNING: [Synth 8-6014] Unused sequential element counter01_config_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2152]
WARNING: [Synth 8-6014] Unused sequential element counter23_config_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2153]
WARNING: [Synth 8-6014] Unused sequential element cnt_config_en23_reg_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2154]
WARNING: [Synth 8-6014] Unused sequential element cnt_config_en01_reg_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:2155]
WARNING: [Synth 8-3848] Net wr_done in module/entity axis_ila_intf_v1_0_0_axis_ila_intf does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_2/hdl/axis_ila_intf_v1_0_rfs.v:235]
WARNING: [Synth 8-3848] Net probe1_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:2]
WARNING: [Synth 8-3848] Net probe2_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:3]
WARNING: [Synth 8-3848] Net probe3_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:4]
WARNING: [Synth 8-3848] Net probe4_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:5]
WARNING: [Synth 8-3848] Net probe5_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:6]
WARNING: [Synth 8-3848] Net probe6_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:7]
WARNING: [Synth 8-3848] Net probe7_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:8]
WARNING: [Synth 8-3848] Net probe8_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:9]
WARNING: [Synth 8-3848] Net probe9_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:10]
WARNING: [Synth 8-3848] Net probe10_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:11]
WARNING: [Synth 8-3848] Net probe11_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:12]
WARNING: [Synth 8-3848] Net probe12_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:13]
WARNING: [Synth 8-3848] Net probe13_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:14]
WARNING: [Synth 8-3848] Net probe14_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:15]
WARNING: [Synth 8-3848] Net probe15_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:16]
WARNING: [Synth 8-3848] Net probe16_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:17]
WARNING: [Synth 8-3848] Net probe17_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:18]
WARNING: [Synth 8-3848] Net probe18_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:19]
WARNING: [Synth 8-3848] Net probe19_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:20]
WARNING: [Synth 8-3848] Net probe20_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:21]
WARNING: [Synth 8-3848] Net probe21_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:22]
WARNING: [Synth 8-3848] Net probe22_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:23]
WARNING: [Synth 8-3848] Net probe23_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:24]
WARNING: [Synth 8-3848] Net probe24_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:25]
WARNING: [Synth 8-3848] Net probe25_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:26]
WARNING: [Synth 8-3848] Net probe26_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:27]
WARNING: [Synth 8-3848] Net probe27_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:28]
WARNING: [Synth 8-3848] Net probe28_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:29]
WARNING: [Synth 8-3848] Net probe29_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:30]
WARNING: [Synth 8-3848] Net probe30_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:31]
WARNING: [Synth 8-3848] Net probe31_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:32]
WARNING: [Synth 8-3848] Net probe32_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:33]
WARNING: [Synth 8-3848] Net probe33_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:34]
WARNING: [Synth 8-3848] Net probe34_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:35]
WARNING: [Synth 8-3848] Net probe35_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:36]
WARNING: [Synth 8-3848] Net probe36_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:37]
WARNING: [Synth 8-3848] Net probe37_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:38]
WARNING: [Synth 8-3848] Net probe38_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:39]
WARNING: [Synth 8-3848] Net probe39_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:40]
WARNING: [Synth 8-3848] Net probe40_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:41]
WARNING: [Synth 8-3848] Net probe41_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:42]
WARNING: [Synth 8-3848] Net probe42_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:43]
WARNING: [Synth 8-3848] Net probe43_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:44]
WARNING: [Synth 8-3848] Net probe44_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:45]
WARNING: [Synth 8-3848] Net probe45_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:46]
WARNING: [Synth 8-3848] Net probe46_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:47]
WARNING: [Synth 8-3848] Net probe47_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:48]
WARNING: [Synth 8-3848] Net probe48_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:49]
WARNING: [Synth 8-3848] Net probe49_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:50]
WARNING: [Synth 8-3848] Net probe50_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:51]
WARNING: [Synth 8-3848] Net probe51_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:52]
WARNING: [Synth 8-3848] Net probe52_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:53]
WARNING: [Synth 8-3848] Net probe53_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:54]
WARNING: [Synth 8-3848] Net probe54_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:55]
WARNING: [Synth 8-3848] Net probe55_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:56]
WARNING: [Synth 8-3848] Net probe56_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:57]
WARNING: [Synth 8-3848] Net probe57_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:58]
WARNING: [Synth 8-3848] Net probe58_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:59]
WARNING: [Synth 8-3848] Net probe59_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:60]
WARNING: [Synth 8-3848] Net probe60_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:61]
WARNING: [Synth 8-3848] Net probe61_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:62]
WARNING: [Synth 8-3848] Net probe62_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:63]
WARNING: [Synth 8-3848] Net probe63_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:64]
WARNING: [Synth 8-3848] Net probe64_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:65]
WARNING: [Synth 8-3848] Net probe65_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:66]
WARNING: [Synth 8-3848] Net probe66_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:67]
WARNING: [Synth 8-3848] Net probe67_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:68]
WARNING: [Synth 8-3848] Net probe68_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:69]
WARNING: [Synth 8-3848] Net probe69_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:70]
WARNING: [Synth 8-3848] Net probe70_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:71]
WARNING: [Synth 8-3848] Net probe71_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:72]
WARNING: [Synth 8-3848] Net probe72_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:73]
WARNING: [Synth 8-3848] Net probe73_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:74]
WARNING: [Synth 8-3848] Net probe74_out in module/entity axis_ila_pp_v1_0_0_axis_ila_pp does not have driver. [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_16/hdl/verilog/axis_ila_pp_v1_0_0_probe_ports_out.vh:75]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element SQC_EN.trig_delay0_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:726]
WARNING: [Synth 8-6014] Unused sequential element SQC_ADV_TRIG.mem_data_shift1_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:734]
WARNING: [Synth 8-6014] Unused sequential element Less_than_512_2.we_4_ext_reg_r_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:973]
WARNING: [Synth 8-6014] Unused sequential element Less_than_512_2.wr_flag_r_reg was removed.  [e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/bd_0/ip/ip_17/hdl/axis_mem_v1_0_rfs.v:974]
WARNING: [Synth 8-7129] Port arm in module axis_mu_v1_0_0_axis_mu__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module axis_mu_v1_0_0_mu_eq is either unconnected or has no load
WARNING: [Synth 8-7129] Port arm in module axis_mu_v1_0_0_axis_mu__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arm in module axis_mu_v1_0_0_axis_mu is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEL_I[0] in module axis_mem_v1_0_0_generic_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tvalid in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tlast in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[511] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[510] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[509] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[508] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[507] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[506] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[505] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[504] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[503] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[502] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[501] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[500] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[499] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[498] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[497] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[496] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[495] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[494] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[493] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[492] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[491] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[490] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[489] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[488] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[487] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[486] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[485] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[484] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[483] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[482] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[481] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[480] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[479] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[478] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[477] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[476] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[475] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[474] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[473] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[472] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[471] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[470] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[469] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[468] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[467] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[466] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[465] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[464] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[463] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[462] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[461] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[460] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[459] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[458] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[457] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[456] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[455] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[454] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[453] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[452] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[451] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[450] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[449] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[448] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[447] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[446] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[445] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdata[444] in module axis_mem_v1_0_0_axis_mem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:12 ; elapsed = 00:11:13 . Memory (MB): peak = 3330.711 ; gain = 1181.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:12 ; elapsed = 00:11:13 . Memory (MB): peak = 3330.711 ; gain = 1181.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:12 ; elapsed = 00:11:13 . Memory (MB): peak = 3330.711 ; gain = 1181.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 3330.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1277] Could not find cell 'U0'. The XDC file e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/axis_ila_0_ooc.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1277] Could not find cell 'U0'. The XDC file e:/test/vmk180_bae/vmk180_bae.gen/sources_1/ip/axis_ila_0/axis_ila_v1_2/constraints/axis_ila.xdc will not be read for this cell.
Parsing XDC File [E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3443.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 13 instances
  CFGLUT5 => SRLC32E: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3443.633 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:11:37 ; elapsed = 00:11:38 . Memory (MB): peak = 3443.633 ; gain = 1294.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:37 ; elapsed = 00:11:38 . Memory (MB): peak = 3443.633 ; gain = 1294.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu0_0/inst. (constraint file  E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for inst/tc_axis_mu0/inst. (constraint file  E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc, line 68).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu0/inst. (constraint file  E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu1/inst. (constraint file  E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc, line 74).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu2/inst. (constraint file  E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc, line 77).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu3/inst. (constraint file  E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/dont_touch.xdc, line 80).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_stub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_cap_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mu0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/tc_axis_mu0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cc_axis_mu3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_itct. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_pp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_3/inst/\genblk1_2.xpm_cdc_array_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_4/inst/\genblk1_2.xpm_cdc_array_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_5/inst/\genblk1_2.xpm_cdc_array_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_6/inst/\genblk1.xpm_cdc_async_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_core_reg/u_done_sync/\genblk1_0.xpm_cdc_handshake_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dbg_sync_2/inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem/inst/xpm_cdc_en_deep_strg_o. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_core_reg/u_done_sync/\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_core_reg/u_done_sync/\genblk1_0.xpm_cdc_handshake_inst /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_ila_intf/inst/u_clk_status/axis_flag_0_sync_inst/\genblk1_3.xpm_cdc_single_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_mem/inst/u_trace_mem/\BRAM.XPM_1.sdpram . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:11:37 ; elapsed = 00:11:38 . Memory (MB): peak = 3443.633 ; gain = 1294.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_cap_ctrl_v1_0_0_case8'
INFO: [Synth 8-802] inferred FSM for state register 'state_rd_wr_reg' in module 'axis_ila_intf_v1_0_0_reg_array'
INFO: [Synth 8-802] inferred FSM for state register 'state_valid_reg' in module 'axis_ila_intf_v1_0_0_axis_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_last_reg' in module 'axis_ila_intf_v1_0_0_axis_valid_last_gen'
INFO: [Synth 8-802] inferred FSM for state register 'pack_exec_state_reg' in module 'axis_ila_intf_v1_0_0_axis_ila_intf'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_ila_intf_v1_0_0_axis_ila_intf'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axis_ila_intf_v1_0_0_axis_ila_intf'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axis_mem_v1_0_0_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_0_axis_mu'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_0_axis_mu__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'axis_mu_v1_0_0_axis_mu__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    TRIG |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_cap_ctrl_v1_0_0_case1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    TRIG |                              100 |                               10
                   TRIG2 |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_0_case2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    TRIG |                              100 |                               10
                   TRIG2 |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_0_case3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    TRIG |                              100 |                               10
               POST_TRIG |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_0_case4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                PRE_TRIG |                               10 |                               01
                    TRIG |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_cap_ctrl_v1_0_0_case5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                PRE_TRIG |                             0100 |                               01
                    TRIG |                             1000 |                               10
               POST_TRIG |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_0_case7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                PRE_TRIG |                               10 |                               01
                    TRIG |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_cap_ctrl_v1_0_0_case6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                PRE_TRIG |                             0100 |                               01
                    TRIG |                             1000 |                               10
               POST_TRIG |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_cap_ctrl_v1_0_0_case8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOAD_ADDR |                              001 |                               00
                INC_ADDR |                              100 |                               01
             DELAY_STATE |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rd_wr_reg' using encoding 'one-hot' in module 'axis_ila_intf_v1_0_0_reg_array'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                LOAD_CNT |                               01 |                               01
                 INC_CNT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_valid_reg' in module 'axis_ila_intf_v1_0_0_axis_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LOAD_CNT |                               00 |                               01
                 INC_CNT |                               01 |                               10
                WAIT_CNT |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_last_reg' using encoding 'sequential' in module 'axis_ila_intf_v1_0_0_axis_valid_last_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE0 |                              010 |                              110
                 iSTATE2 |                              011 |                              010
                  iSTATE |                              100 |                              011
                 iSTATE3 |                              101 |                              100
                 iSTATE4 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axis_ila_intf_v1_0_0_axis_ila_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
             PACK_DECODE |                             0001 |                             0001
                SOFT_RST |                             0010 |                             0010
               READ_ADDR |                             0011 |                             0100
                READ_LEN |                             0100 |                             0101
                    READ |                             0101 |                             0011
              WRITE_ADDR |                             0110 |                             0111
               WRITE_LEN |                             0111 |                             1000
                   WRITE |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pack_exec_state_reg' using encoding 'sequential' in module 'axis_ila_intf_v1_0_0_axis_ila_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'one-hot' in module 'axis_ila_intf_v1_0_0_axis_ila_intf'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                          0000001 |                          0000001
                 iSTATE0 |                          0000010 |                          0000010
                 iSTATE1 |                          0000100 |                          0000100
                 iSTATE2 |                          0001000 |                          0001000
                 iSTATE3 |                          0010000 |                          0010000
                 iSTATE4 |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'axis_mem_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_0_axis_mu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_0_axis_mu__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'axis_mu_v1_0_0_axis_mu__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:31 ; elapsed = 00:13:33 . Memory (MB): peak = 3443.633 ; gain = 1294.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              608 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 21    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 97    
+---RAMs : 
	              17K Bit	(1024 X 17 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  320 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 10    
	   7 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
	   3 Input   17 Bit        Muxes := 2     
	   4 Input   17 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   6 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   3 Input   10 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 22    
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 38    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 109   
	   3 Input    1 Bit        Muxes := 42    
	   4 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM_1.sdpram /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__42") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__43") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__45") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__46") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__51") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__52") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__53") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__54") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__55") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__57") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__59") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__61") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__62") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__63") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__64") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__65") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__66") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__67") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__68") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__69") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__70") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__71") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__72") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__73") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__74") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__75") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__76") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__77") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__78") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__79") because of no pipeline register is available
WARNING: [Synth 8-7061] Pipelining failed and skipped for datapath ("datapath__80") because of no pipeline register is available
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:48 ; elapsed = 00:13:50 . Memory (MB): peak = 3443.633 ; gain = 1294.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                 | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM_1.sdpram /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 17(NO_CHANGE)    | W |   | 1 K x 17(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 1               | 
+----------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:55 ; elapsed = 00:14:58 . Memory (MB): peak = 3803.934 ; gain = 1654.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:56 ; elapsed = 00:14:59 . Memory (MB): peak = 3803.934 ; gain = 1654.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                 | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/axis_mem/inst/\u_trace_mem/BRAM.XPM_1.sdpram /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 17(NO_CHANGE)    | W |   | 1 K x 17(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 1               | 
+----------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
INFO: [Common 17-14] Message 'Synth 8-11322' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/we_write_i_reg with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[8] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[7] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[5] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[2] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[1] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0] with forward move, found 0 loads out of which
0 loads can have forward move

---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:59 ; elapsed = 00:15:02 . Memory (MB): peak = 3820.730 ; gain = 1671.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/we_write_i_reg with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[8] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[7] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[5] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[2] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[1] with forward move, found 0 loads out of which
0 loads can have forward move

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0] with forward move, found 0 loads out of which
0 loads can have forward move

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:04 ; elapsed = 00:15:08 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:04 ; elapsed = 00:15:08 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:04 ; elapsed = 00:15:08 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:05 ; elapsed = 00:15:09 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:05 ; elapsed = 00:15:09 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:05 ; elapsed = 00:15:09 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axis_mem_v1_0_0_axis_mem | u_generic_memrd/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axis_mem_v1_0_0_axis_mem | u_generic_memrd/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |     3|
|2     |CFGLUT5      |    23|
|3     |LOOKAHEAD8   |     4|
|5     |LUT1         |    21|
|6     |LUT2         |   156|
|7     |LUT3         |   260|
|8     |LUT4         |   189|
|9     |LUT5         |   390|
|10    |LUT6         |   496|
|11    |LUT6CY       |    32|
|12    |LUT6         |     3|
|13    |RAMB18E5_INT |     1|
|14    |SRL16E       |     2|
|15    |FDCE         |     2|
|16    |FDRE         |  1865|
|17    |FDSE         |    20|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:05 ; elapsed = 00:15:09 . Memory (MB): peak = 3829.512 ; gain = 1680.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:40 ; elapsed = 00:14:55 . Memory (MB): peak = 3829.512 ; gain = 1567.367
Synthesis Optimization Complete : Time (s): cpu = 00:15:06 ; elapsed = 00:15:09 . Memory (MB): peak = 3829.512 ; gain = 1680.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 3837.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3879.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 2 instances
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 12 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 12 instances
  CFGLUT5 => SRLC32E: 11 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3 instances
  RAMB18E5 => RAMB18E5_INT: 1 instance 

Synth Design complete, checksum: bbd4edd6
INFO: [Common 17-83] Releasing license: Synthesis
365 Infos, 291 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:25 ; elapsed = 00:15:30 . Memory (MB): peak = 3879.512 ; gain = 2638.984
INFO: [Common 17-1381] The checkpoint 'E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/axis_ila_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 72 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/test/vmk180_bae/vmk180_bae.runs/axis_ila_0_synth_1/axis_ila_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_ila_0_utilization_synth.rpt -pb axis_ila_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 27 11:58:59 2023...
