Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 12 15:31:17 2022
| Host         : comparch.snu.ac.kr running 64-bit unknown
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 212
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check     | 74         |
| TIMING-18 | Warning  | Missing input or output delay | 138        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP u_systolic_controller/input_addr0 input pin u_systolic_controller/input_addr0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP u_systolic_controller/output_addr0 input pin u_systolic_controller/output_addr0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on GB_data_line[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on INIT_INPUT_ADDR[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on INIT_OUTPUT_ADDR[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on INIT_WEIGHT_ADDR[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on INPUT_FEATURE_LENGTH[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on LOAD_DONE relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on NIT_addr_external[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on NIT_external_data[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on N_SAMPLE[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on OUTPUT_FEATURE_LENGTH[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on global_buf_write_external relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on rstn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on waddr_external[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on waddr_external[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on waddr_external[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on waddr_external[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on waddr_external[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on waddr_external[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on waddr_external[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on waddr_external[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on waddr_external[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on waddr_external[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on waddr_external[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on waddr_external[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on waddr_external[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on waddr_external[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on waddr_external[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on waddr_external[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on done relative to clock(s) sys_clk_pin
Related violations: <none>


