** NOTE: Created directory path 'logs' for file 'logs/run.log'.

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Sun Jul 11 21:06:41 2021
Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_9877_caddy13_nhpoole_iFBdRf.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

Sourcing file "START.tcl" ...
#% Begin load design ... (date=07/11 21:07:22, mem=568.1M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'deconv_kernel_estimator_top_level' saved by 'Innovus' '20.13-s083_1' on 'Sun Jul 11 20:50:46 2021'.
% Begin Load MMMC data ... (date=07/11 21:07:23, mem=570.6M)
% End Load MMMC data ... (date=07/11 21:07:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=571.3M, current mem=571.3M)

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
Set DBUPerIGU to M1 pitch 460.

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
**WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Jul 11 21:07:24 2021
viaInitial ends at Sun Jul 11 21:07:24 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/6-sram/outputs/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.04min, real=0.03min, mem=16.9M, fe_cpu=0.68min, fe_real=0.75min, fe_mem=670.4M) ***
% Begin Load netlist data ... (date=07/11 21:07:26, mem=593.8M)
*** Begin netlist parsing (mem=670.4M) ***
Created 428 new cells from 3 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/vbin/deconv_kernel_estimator_top_level.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 682.465M, initial mem = 267.605M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=682.5M) ***
% End Load netlist data ... (date=07/11 21:07:26, total cpu=0:00:00.1, real=0:00:01.0, peak res=605.7M, current mem=605.7M)
Set top cell to deconv_kernel_estimator_top_level.
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Hooked 855 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell deconv_kernel_estimator_top_level ...
*** Netlist is unique.
** info: there are 960 modules.
** info: there are 12013 stdCell insts.
** info: there are 16 macros.

*** Memory Usage v#2 (Current mem = 727.938M, initial mem = 267.605M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
setAnalysisMode -usefulSkew already set.
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Reg2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2ClkGate path_group
**WARN: (IMPOPT-3602):	The specified path group name Macro2All is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Macro2All path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name All2Macro is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for All2Macro path_group
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
Stripe will break at block ring.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'unithd'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.fp.gz (mem = 998.1M).
% Begin Load floorplan data ... (date=07/11 21:07:29, mem=905.1M)
*info: reset 15137 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 2568640 2564960)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.fp.spr.gz (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:50:39 2021, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=908.9M, current mem=908.9M)
There are 349 nets with weight being set
There are 349 nets with bottomPreferredRoutingLayer being set
There are 349 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=07/11 21:07:31, total cpu=0:00:00.1, real=0:00:02.0, peak res=910.1M, current mem=910.1M)
Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.congmap.gz ...
% Begin Load SymbolTable ... (date=07/11 21:07:31, mem=910.4M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=07/11 21:07:32, total cpu=0:00:00.3, real=0:00:01.0, peak res=938.8M, current mem=938.8M)
Loading place ...
% Begin Load placement data ... (date=07/11 21:07:32, mem=938.8M)
Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:50:39 2021, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 6 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:01.0 real=0:00:01.0 mem=1077.8M) ***
Total net length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.536e+04)
% End Load placement data ... (date=07/11 21:07:33, total cpu=0:00:01.0, real=0:00:01.0, peak res=995.7M, current mem=991.7M)
Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Sun Jul 11 20:50:39 2021)
*** Completed restorePGFile (cpu=0:00:00.3 real=0:00:02.0 mem=1080.8M) ***
% Begin Load routing data ... (date=07/11 21:07:35, mem=998.5M)
Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:50:39 2021 Format: 20.1) ...
*** Total 14357 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1103.8M) ***
% End Load routing data ... (date=07/11 21:07:36, total cpu=0:00:00.3, real=0:00:01.0, peak res=1024.5M, current mem=1023.5M)
Loading Drc markers ...
... 191068 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1151.8M) ***
Reading dirtyarea snapshot file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.db.da.gz (Create by Innovus v20.13-s083_1 on Sun Jul 11 20:50:42 2021, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/11 21:07:44, mem=1103.4M)
source /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level_power_constraints.tcl
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=07/11 21:07:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1110.1M, current mem=1110.1M)
% Begin load AAE data ... (date=07/11 21:07:44, mem=1146.6M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1248.72 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=07/11 21:07:45, total cpu=0:00:00.7, real=0:00:01.0, peak res=1155.5M, current mem=1155.5M)
Restoring CCOpt config...
  Extracting original clock gating for ideal_clock...
    clock_tree ideal_clock contains 1503 sinks and 114 clock gates.
    Extraction for ideal_clock complete.
  Extracting original clock gating for ideal_clock done.
  The skew group ideal_clock/constraints_default was created. It contains 1503 sinks and 1 sources.
  The skew group ideal_clock/constraints_default was created. It contains 1503 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
Total number of usable buffers: 12
List of unusable buffers: sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of unusable buffers: 3
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 13
List of unusable inverters: sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
Total number of unusable inverters: 3
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2
Total number of identified usable delay cells: 10
List of identified unusable delay cells: sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified unusable delay cells: 5
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=07/11 21:07:45, total cpu=0:00:13.6, real=0:00:23.0, peak res=1177.4M, current mem=1154.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           59  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           66  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          7  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
*** Message Summary: 165 warning(s), 0 error(s)

The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<FF> Plugin -> always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl

  > Info: Sourcing "scripts/main.tcl"

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_signoff.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_signoff.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> signoff,restore_design

# <begin tag signoff,restore_design,skip>
#
# restoreDesign checkpoints/postroute.enc.dat deconv_kernel_estimator_top_level
#
# <end tag signoff,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
<FF> Plugin -> always_source_tcl
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) signoff
# set vars(signoff,start_time) [clock seconds]
# um::push_snapshot_stack
# setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setExtractRCMode -coupled true -effortLevel low
# setAnalysisMode -analysisType onChipVariation -cppr both
# set vars(active_rc_corners) [list]
# foreach view [concat [all_setup_analysis_views] [all_hold_analysis_views]] {
   set corner [get_delay_corner [get_analysis_view $view -delay_corner] \
      -rc_corner]
   if {[lsearch $vars(active_rc_corners) $corner] == -1 } {
      lappend vars(active_rc_corners) $corner
   }
}
# Puts "<FF> ACTIVE RC CORNER LIST: $vars(active_rc_corners)"
<FF> ACTIVE RC CORNER LIST: typical
# set empty_corners [list]
# foreach corner $vars(active_rc_corners) {
   if {![file exists [get_rc_corner $corner -qx_tech_file]]} {
      lappend empty_corners $corner
   }
}
# if {[llength $empty_corners] == 0} {
   # <BEGIN TAG> signoff,set_extract_rc_mode
   setExtractRCMode -engine postRoute -effortLevel low -coupled true

   # <END TAG> signoff,set_extract_rc_mode
} else {
   Puts "<FF> CAN'T RUN SIGNOFF EXTRACTION BECAUSE qx_tech_file IS NOT DEFINED FOR these corners: $empty_corners"
   # <BEGIN TAG> signoff,set_extract_rc_mode
   setExtractRCMode -engine postRoute -effortLevel low -coupled true

   # <END TAG> signoff,set_extract_rc_mode
}
<FF> CAN'T RUN SIGNOFF EXTRACTION BECAUSE qx_tech_file IS NOT DEFINED FOR these corners: typical
# puts "<FF> Plugin -> pre_signoff_tcl"
<FF> Plugin -> pre_signoff_tcl
# Puts "<FF> RUNNING FINAL SIGNOFF ..."
<FF> RUNNING FINAL SIGNOFF ...
# extractRC
Extraction called for design 'deconv_kernel_estimator_top_level' of instances=239303 and nets=15137 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design deconv_kernel_estimator_top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical
extractDetailRC Option : -outfile /tmp/innovus_temp_9877_caddy13_nhpoole_iFBdRf/deconv_kernel_estimator_top_level_9877_HQQm61.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1246.7M)
Extracted 10.0012% (CPU Time= 0:00:00.7  MEM= 1290.4M)
Extracted 20.0011% (CPU Time= 0:00:01.0  MEM= 1295.4M)
Extracted 30.001% (CPU Time= 0:00:01.1  MEM= 1297.4M)
Extracted 40.001% (CPU Time= 0:00:01.3  MEM= 1299.4M)
Extracted 50.0009% (CPU Time= 0:00:01.9  MEM= 1301.4M)
Extracted 60.0008% (CPU Time= 0:00:02.0  MEM= 1301.4M)
Extracted 70.0008% (CPU Time= 0:00:02.1  MEM= 1302.4M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 1303.4M)
Extracted 90.0007% (CPU Time= 0:00:02.9  MEM= 1309.4M)
Extracted 100% (CPU Time= 0:00:03.3  MEM= 1309.4M)
Number of Extracted Resistors     : 262924
Number of Extracted Ground Cap.   : 267585
Number of Extracted Coupling Cap. : 397780
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: typical
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1317.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:07.0  MEM: 1317.359M)
# foreach corner $vars(active_rc_corners) {
   rcOut -rc_corner $corner -spef $corner.spef.gz
}
RC Out has the following PVT Info:
   RC:typical, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:05.0  MEM= 1317.4M)
# timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:03.1/0:01:12.5 (0.9), mem = 1317.4M
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1324.83 CPU=0:00:00.0 REAL=0:00:00.0) 
This command "timeDesign -prefix signoff -signoff -reportOnly ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=1573.21)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
 Report initialization with DMWrite ... (0, Worst)
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2596.05 CPU=0:00:25.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2468.05 CPU=0:00:27.6 REAL=0:00:03.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_9877_caddy13_nhpoole_iFBdRf/.AAE_9pM8Hw/.AAE_9877/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2020.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 2053.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=2402.66)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  1.5 percent of the nets selected for SI analysis
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3089.37 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3089.37 CPU=0:00:03.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:44.3 real=0:00:07.0 totSessionCpu=0:01:48 mem=2425.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=2425.4M
** Profile ** Other data :  cpu=0:00:02.9, mem=2523.2M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2616.6M
** Profile ** analysis_default slacks :  cpu=0:00:00.7, mem=2616.6M
** Profile ** Total reports :  cpu=0:00:01.2, mem=2521.6M
** Profile ** analysis_default reports :  cpu=0:00:01.1, mem=2521.6M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2516.1M

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.335  |  0.000  | 12.243  |   N/A   | -0.335  |   N/A   | 16.122  | 17.903  |  1.325  |
|           TNS (ns):| -0.335  |  0.000  |  0.000  |   N/A   | -0.335  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    0    |   N/A   |    1    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|analysis_default    | -0.335  |  0.000  | 12.243  |   N/A   | -0.335  |   N/A   | 16.122  | 17.903  |  1.325  |
|                    | -0.335  |  0.000  |  0.000  |   N/A   | -0.335  |   N/A   |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    0    |   N/A   |    1    |   N/A   |    0    |    0    |    0    |
|                    |  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    350 (350)     |   -0.188   |    351 (351)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.054%
       (100.000% with Fillers)
Total number of glitch violations: 2
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2516.1M
Reported timing to dir reports
Total CPU time: 53.27 sec
Total Real time: 13.0 sec
Total Memory Usage: 2516.128906 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #1 [finish] : cpu/real = 0:00:53.4/0:00:12.7 (4.2), totSession cpu/real = 0:01:56.5/0:01:25.3 (1.4), mem = 2266.3M
# timeDesign -prefix signoff \
   -signoff \
   -reportOnly \
   -hold \
   -outDir reports \
   -expandedViews
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:56.5/0:01:25.3 (1.4), mem = 2266.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
** Profile ** Start :  cpu=0:00:00.0, mem=2266.3M
** Profile ** Other data :  cpu=0:00:01.6, mem=2267.8M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2237.78)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2790.05 CPU=0:00:24.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2790.05 CPU=0:00:25.7 REAL=0:00:02.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_9877_caddy13_nhpoole_iFBdRf/.AAE_9pM8Hw/.AAE_9877/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2760.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 2792.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=2580.29)
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  0.5 percent of the nets selected for SI analysis
Total number of fetched objects 14499
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15137,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3231.99 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3231.99 CPU=0:00:01.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:40.5 real=0:00:06.0 totSessionCpu=0:02:39 mem=3198.0M)
** Profile ** Overall slacks :  cpu=0:00:41.4, mem=3200.0M
** Profile ** analysis_default slacks :  cpu=0:00:00.7, mem=3200.0M
** Profile ** Total reports :  cpu=0:00:01.1, mem=2619.0M
** Profile ** analysis_default reports :  cpu=0:00:01.1, mem=2619.0M

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.000  |  0.307  |   N/A   | 10.088  | 10.331  |  0.456  |  0.123  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   97    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|analysis_default    |  0.027  |  0.000  |  0.307  |   N/A   | 10.088  | 10.331  |  0.456  |  0.123  |  0.027  |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|                    |  2501   |    0    |   912   |   N/A   |   443   |   97    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 10.054%
       (100.000% with Fillers)
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.2, mem=2369.1M
Reported timing to dir reports
Total CPU time: 46.26 sec
Total Real time: 10.0 sec
Total Memory Usage: 2221.140625 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #2 [finish] : cpu/real = 0:00:46.3/0:00:10.0 (4.6), totSession cpu/real = 0:02:42.8/0:01:35.3 (1.7), mem = 2221.1M
# streamOut $vars(results_dir)/$vars(design).gds.gz \
   -units 1000 \
   -mapFile $vars(gds_layer_map)
Parse flat map file...
** NOTE: Created directory path 'results' for file 'results/deconv_kernel_estimator_top_level.gds.gz'.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-1171):	Structure name deconv_kernel_estimator_top_level too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 35
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    71                              via4
    70                              via3
    69                              via2
    72                              met5
    68                               via
    71                              met4
    67                              mcon
    70                              met3
    67                               li1
    68                              met1
    69                              met2


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         239303

Ports/Pins                            45
    metal layer met2                  29
    metal layer met4                   8
    metal layer met5                   8

Nets                              173603
    metal layer li1                10506
    metal layer met1               78230
    metal layer met2               66995
    metal layer met3               10453
    metal layer met4                6795
    metal layer met5                 624

    Via Instances                  86451

Special Nets                        5331
    metal layer met1                4283
    metal layer met4                 519
    metal layer met5                 529

    Via Instances                  37798

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  31
    metal layer met2                  29
    metal layer met5                   2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
# set merge_files \
[concat \
[lsort [glob -nocomplain inputs/adk/*.gds*]] \
[lsort [glob -nocomplain inputs/*.gds*]] \
]
# streamOut $vars(results_dir)/$vars(design)-merged.gds \
   -units 1000 \
   -mapFile $vars(gds_layer_map) \
   -merge $merge_files
Merge file: inputs/adk/stdcells.gds has version number: 3
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-1171):	Structure name deconv_kernel_estimator_top_level too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 35
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    71                              via4
    70                              via3
    69                              via2
    72                              met5
    68                               via
    71                              met4
    67                              mcon
    70                              met3
    67                               li1
    68                              met1
    69                              met2


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         239303

Ports/Pins                            45
    metal layer met2                  29
    metal layer met4                   8
    metal layer met5                   8

Nets                              173603
    metal layer li1                10506
    metal layer met1               78230
    metal layer met2               66995
    metal layer met3               10453
    metal layer met4                6795
    metal layer met5                 624

    Via Instances                  86451

Special Nets                        5331
    metal layer met1                4283
    metal layer met4                 519
    metal layer met5                 529

    Via Instances                  37798

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  31
    metal layer met2                  29
    metal layer met5                   2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file inputs/adk/stdcells.gds to register cell name ......
Merging GDS file inputs/adk/stdcells.gds ......
	****** Merge file: inputs/adk/stdcells.gds has version number: 3.
	****** Merge file: inputs/adk/stdcells.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: sky130_sram_2kbyte_1rw1r_32x512_8 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 1

######Streamout is finished!
# summaryReport -noHtml -outfile $vars(rpt_dir)/$vars(step).summaryReport.rpt
Start to collect the design information.
Build netlist information for Cell deconv_kernel_estimator_top_level.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file reports/signoff.summaryReport.rpt
# verifyConnectivity -noAntenna
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jul 11 21:08:25 2021

Design Name: deconv_kernel_estimator_top_level
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2568.6400, 2564.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 16 pthreads
Net VSS: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Sun Jul 11 21:08:31 2021
Time Elapsed: 0:00:06.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:11.8  MEM: 109.055M)

# verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/20-cadence-innovus-postroute/checkpoints/design.checkpoint/save.enc.dat/libs/misc/deconv_kernel_estimator_top_level.drc.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2395.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Sub-Area: {1146.880 286.720 1290.240 430.080} 45 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {286.720 286.720 430.080 430.080} 39 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1433.600 286.720 1576.960 430.080} 47 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {573.440 286.720 716.800 430.080} 41 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1290.240 286.720 1433.600 430.080} 46 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2007.040 286.720 2150.400 430.080} 51 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {2293.760 286.720 2437.120 430.080} 53 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2150.400 286.720 2293.760 430.080} 52 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {860.160 286.720 1003.520 430.080} 43 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {716.800 286.720 860.160 430.080} 42 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {716.800 430.080 860.160 573.440} 60 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {1433.600 430.080 1576.960 573.440} 65 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1146.880 430.080 1290.240 573.440} 63 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {860.160 430.080 1003.520 573.440} 61 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {1720.320 286.720 1863.680 430.080} 49 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1576.960 286.720 1720.320 430.080} 48 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {2007.040 430.080 2150.400 573.440} 69 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1863.680 286.720 2007.040 430.080} 50 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {430.080 286.720 573.440 430.080} 40 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {286.720 430.080 430.080 573.440} 57 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1290.240 430.080 1433.600 573.440} 64 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1576.960 430.080 1720.320 573.440} 66 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {2150.400 430.080 2293.760 573.440} 70 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {716.800 573.440 860.160 716.800} 78 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {2293.760 0.000 2437.120 143.360} 17 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {860.160 0.000 1003.520 143.360} 7 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1146.880 573.440 1290.240 716.800} 81 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1290.240 573.440 1433.600 716.800} 82 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {2007.040 0.000 2150.400 143.360} 15 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {1433.600 573.440 1576.960 716.800} 83 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1576.960 573.440 1720.320 716.800} 84 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1433.600 0.000 1576.960 143.360} 11 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2150.400 573.440 2293.760 716.800} 88 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1433.600 143.360 1576.960 286.720} 29 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1863.680 430.080 2007.040 573.440} 68 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {286.720 0.000 430.080 143.360} 3 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {286.720 143.360 430.080 286.720} 21 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2007.040 573.440 2150.400 716.800} 87 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2437.120 286.720 2568.640 430.080} 54 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1146.880 716.800 1290.240 860.160} 99 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1290.240 716.800 1433.600 860.160} 100 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {573.440 0.000 716.800 143.360} 5 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1433.600 716.800 1576.960 860.160} 101 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1003.520 286.720 1146.880 430.080} 44 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {1576.960 716.800 1720.320 860.160} 102 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {860.160 573.440 1003.520 716.800} 79 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {2293.760 573.440 2437.120 716.800} 89 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {0.000 0.000 143.360 143.360} 1 of 324  Thread : 7
 VERIFY DRC ...... Sub-Area: {0.000 286.720 143.360 430.080} 37 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1720.320 0.000 1863.680 143.360} 13 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {143.360 286.720 286.720 430.080} 38 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1146.880 0.000 1290.240 143.360} 9 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {430.080 430.080 573.440 573.440} 58 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {286.720 716.800 430.080 860.160} 93 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {573.440 716.800 716.800 860.160} 95 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {573.440 430.080 716.800 573.440} 59 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {286.720 573.440 430.080 716.800} 75 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2293.760 430.080 2437.120 573.440} 71 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1720.320 716.800 1863.680 860.160} 103 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {1863.680 716.800 2007.040 860.160} 104 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2007.040 716.800 2150.400 860.160} 105 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2150.400 716.800 2293.760 860.160} 106 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2293.760 716.800 2437.120 860.160} 107 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {860.160 716.800 1003.520 860.160} 97 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {2150.400 0.000 2293.760 143.360} 16 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {2150.400 143.360 2293.760 286.720} 34 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {2437.120 0.000 2568.640 143.360} 18 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {2293.760 143.360 2437.120 286.720} 35 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {0.000 573.440 143.360 716.800} 73 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {143.360 0.000 286.720 143.360} 2 of 324  Thread : 7
 VERIFY DRC ...... Sub-Area: {716.800 716.800 860.160 860.160} 96 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {716.800 0.000 860.160 143.360} 6 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {716.800 143.360 860.160 286.720} 24 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {286.720 860.160 430.080 1003.520} 111 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {430.080 573.440 573.440 716.800} 76 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1576.960 0.000 1720.320 143.360} 12 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {573.440 573.440 716.800 716.800} 77 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1576.960 143.360 1720.320 286.720} 30 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1290.240 0.000 1433.600 143.360} 10 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1290.240 143.360 1433.600 286.720} 28 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1863.680 0.000 2007.040 143.360} 14 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {716.800 860.160 860.160 1003.520} 114 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2007.040 143.360 2150.400 286.720} 33 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1720.320 430.080 1863.680 573.440} 67 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {430.080 0.000 573.440 143.360} 4 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1290.240 860.160 1433.600 1003.520} 118 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1003.520 0.000 1146.880 143.360} 8 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {1003.520 430.080 1146.880 573.440} 62 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1146.880 143.360 1290.240 286.720} 27 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1576.960 860.160 1720.320 1003.520} 120 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1720.320 143.360 1863.680 286.720} 31 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1863.680 143.360 2007.040 286.720} 32 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2437.120 716.800 2568.640 860.160} 108 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {716.800 1003.520 860.160 1146.880} 132 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1003.520 716.800 1146.880 860.160} 98 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {860.160 143.360 1003.520 286.720} 25 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {2150.400 860.160 2293.760 1003.520} 124 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1863.680 860.160 2007.040 1003.520} 122 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {430.080 860.160 573.440 1003.520} 112 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2437.120 143.360 2568.640 286.720} 36 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {430.080 143.360 573.440 286.720} 22 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {573.440 143.360 716.800 286.720} 23 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {286.720 1003.520 430.080 1146.880} 129 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {0.000 143.360 143.360 286.720} 19 of 324  Thread : 7
 VERIFY DRC ...... Sub-Area: {143.360 143.360 286.720 286.720} 20 of 324  Thread : 7
 VERIFY DRC ...... Sub-Area: {1720.320 573.440 1863.680 716.800} 85 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1433.600 860.160 1576.960 1003.520} 119 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1863.680 573.440 2007.040 716.800} 86 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1720.320 1146.880 1863.680 1290.240} 157 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1146.880 860.160 1290.240 1003.520} 117 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {2150.400 1146.880 2293.760 1290.240} 160 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {2293.760 1146.880 2437.120 1290.240} 161 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1863.680 1146.880 2007.040 1290.240} 158 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {0.000 430.080 143.360 573.440} 55 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {143.360 430.080 286.720 573.440} 56 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {143.360 1290.240 286.720 1433.600} 164 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {286.720 1290.240 430.080 1433.600} 165 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {860.160 1003.520 1003.520 1146.880} 133 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2007.040 860.160 2150.400 1003.520} 123 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {716.800 1146.880 860.160 1290.240} 150 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {0.000 716.800 143.360 860.160} 91 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {143.360 573.440 286.720 716.800} 74 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {2437.120 430.080 2568.640 573.440} 72 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1003.520 143.360 1146.880 286.720} 26 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {1003.520 573.440 1146.880 716.800} 80 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {1720.320 1290.240 1863.680 1433.600} 175 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {143.360 716.800 286.720 860.160} 92 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {860.160 1146.880 1003.520 1290.240} 151 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {860.160 860.160 1003.520 1003.520} 115 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1720.320 860.160 1863.680 1003.520} 121 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {430.080 1290.240 573.440 1433.600} 166 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {0.000 1003.520 143.360 1146.880} 127 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {2007.040 1146.880 2150.400 1290.240} 159 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {2437.120 860.160 2568.640 1003.520} 126 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {430.080 1003.520 573.440 1146.880} 130 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {573.440 1003.520 716.800 1146.880} 131 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {2293.760 860.160 2437.120 1003.520} 125 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {286.720 1146.880 430.080 1290.240} 147 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2437.120 1146.880 2568.640 1290.240} 162 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {2437.120 573.440 2568.640 716.800} 90 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {430.080 716.800 573.440 860.160} 94 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {716.800 1433.600 860.160 1576.960} 186 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {573.440 860.160 716.800 1003.520} 113 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1863.680 1290.240 2007.040 1433.600} 176 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1720.320 1003.520 1863.680 1146.880} 139 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2150.400 1290.240 2293.760 1433.600} 178 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {716.800 1290.240 860.160 1433.600} 168 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1720.320 1433.600 1863.680 1576.960} 193 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1290.240 1576.960 1433.600 1720.320} 208 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {286.720 1433.600 430.080 1576.960} 183 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {286.720 1576.960 430.080 1720.320} 201 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1720.320 1576.960 1863.680 1720.320} 211 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1863.680 1576.960 2007.040 1720.320} 212 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {2293.760 1003.520 2437.120 1146.880} 143 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {430.080 1146.880 573.440 1290.240} 148 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {573.440 1146.880 716.800 1290.240} 149 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2293.760 1576.960 2437.120 1720.320} 215 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {0.000 860.160 143.360 1003.520} 109 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {143.360 860.160 286.720 1003.520} 110 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {143.360 1720.320 286.720 1863.680} 218 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {0.000 1433.600 143.360 1576.960} 181 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {286.720 1720.320 430.080 1863.680} 219 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {430.080 1720.320 573.440 1863.680} 220 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {573.440 1720.320 716.800 1863.680} 221 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {2007.040 1290.240 2150.400 1433.600} 177 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1003.520 1720.320 1146.880 1863.680} 224 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1146.880 1720.320 1290.240 1863.680} 225 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2007.040 1003.520 2150.400 1146.880} 141 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {0.000 1146.880 143.360 1290.240} 145 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {143.360 1003.520 286.720 1146.880} 128 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {2007.040 1576.960 2150.400 1720.320} 213 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {143.360 1146.880 286.720 1290.240} 146 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1863.680 1433.600 2007.040 1576.960} 194 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1720.320 1720.320 1863.680 1863.680} 229 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {573.440 1433.600 716.800 1576.960} 185 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {573.440 1290.240 716.800 1433.600} 167 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {716.800 1720.320 860.160 1863.680} 222 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1003.520 860.160 1146.880 1003.520} 116 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2007.040 1433.600 2150.400 1576.960} 195 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {2150.400 1433.600 2293.760 1576.960} 196 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1433.600 1576.960 1576.960 1720.320} 209 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {143.360 1433.600 286.720 1576.960} 182 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {2437.120 1290.240 2568.640 1433.600} 180 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1576.960 1576.960 1720.320 1720.320} 210 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2293.760 1290.240 2437.120 1433.600} 179 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1290.240 1720.320 1433.600 1863.680} 226 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {2150.400 1003.520 2293.760 1146.880} 142 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {286.720 1863.680 430.080 2007.040} 237 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {430.080 1863.680 573.440 2007.040} 238 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {573.440 1863.680 716.800 2007.040} 239 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1863.680 1003.520 2007.040 1146.880} 140 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1003.520 1863.680 1146.880 2007.040} 242 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1146.880 1863.680 1290.240 2007.040} 243 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {2150.400 1720.320 2293.760 1863.680} 232 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2150.400 1576.960 2293.760 1720.320} 214 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1863.680 1720.320 2007.040 1863.680} 230 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2150.400 1863.680 2293.760 2007.040} 250 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {716.800 1576.960 860.160 1720.320} 204 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1720.320 1863.680 1863.680 2007.040} 247 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2437.120 1576.960 2568.640 1720.320} 216 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2293.760 1433.600 2437.120 1576.960} 197 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2437.120 1003.520 2568.640 1146.880} 144 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1290.240 2007.040 1433.600 2150.400} 262 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {286.720 2007.040 430.080 2150.400} 255 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1003.520 2007.040 1146.880 2150.400} 260 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {716.800 1863.680 860.160 2007.040} 240 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {860.160 1720.320 1003.520 1863.680} 223 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1146.880 2007.040 1290.240 2150.400} 261 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1720.320 2007.040 1863.680 2150.400} 265 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {860.160 1863.680 1003.520 2007.040} 241 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1863.680 2007.040 2007.040 2150.400} 266 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1433.600 1720.320 1576.960 1863.680} 227 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {430.080 2007.040 573.440 2150.400} 256 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {0.000 1863.680 143.360 2007.040} 235 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {0.000 1576.960 143.360 1720.320} 199 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {0.000 1290.240 143.360 1433.600} 163 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {286.720 2150.400 430.080 2293.760} 273 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {143.360 1576.960 286.720 1720.320} 200 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {430.080 2150.400 573.440 2293.760} 274 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {143.360 1863.680 286.720 2007.040} 236 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1003.520 2150.400 1146.880 2293.760} 278 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1720.320 2150.400 1863.680 2293.760} 283 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {1146.880 2150.400 1290.240 2293.760} 279 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2293.760 2150.400 2437.120 2293.760} 287 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {286.720 2293.760 430.080 2437.120} 291 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {430.080 2293.760 573.440 2437.120} 292 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {573.440 2293.760 716.800 2437.120} 293 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {430.080 1433.600 573.440 1576.960} 184 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {430.080 1576.960 573.440 1720.320} 202 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {573.440 1576.960 716.800 1720.320} 203 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1003.520 2293.760 1146.880 2437.120} 296 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1146.880 2293.760 1290.240 2437.120} 297 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1576.960 1720.320 1720.320 1863.680} 228 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {2437.120 1863.680 2568.640 2007.040} 252 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1290.240 2293.760 1433.600 2437.120} 298 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {2007.040 1720.320 2150.400 1863.680} 231 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1863.680 2293.760 2007.040 2437.120} 302 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {2150.400 2293.760 2293.760 2437.120} 304 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2007.040 2007.040 2150.400 2150.400} 267 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1576.960 2293.760 1720.320 2437.120} 300 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1433.600 1290.240 1576.960 1433.600} 173 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {2150.400 2007.040 2293.760 2150.400} 268 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1863.680 1863.680 2007.040 2007.040} 248 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1576.960 1290.240 1720.320 1433.600} 174 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {716.800 2293.760 860.160 2437.120} 294 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {860.160 2293.760 1003.520 2437.120} 295 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1576.960 1433.600 1720.320 1576.960} 192 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {1720.320 2293.760 1863.680 2437.120} 301 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {2293.760 1720.320 2437.120 1863.680} 233 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {2437.120 1433.600 2568.640 1576.960} 198 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2007.040 2293.760 2150.400 2437.120} 303 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1863.680 2150.400 2007.040 2293.760} 284 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2007.040 1863.680 2150.400 2007.040} 249 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {1433.600 2007.040 1576.960 2150.400} 263 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1290.240 1863.680 1433.600 2007.040} 244 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {2007.040 2150.400 2150.400 2293.760} 285 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2150.400 2150.400 2293.760 2293.760} 286 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {0.000 2150.400 143.360 2293.760} 271 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {2437.120 2150.400 2568.640 2293.760} 288 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {2293.760 2007.040 2437.120 2150.400} 269 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {0.000 1720.320 143.360 1863.680} 217 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {2293.760 2293.760 2437.120 2437.120} 305 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {716.800 2007.040 860.160 2150.400} 258 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1433.600 2293.760 1576.960 2437.120} 299 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {0.000 2437.120 143.360 2564.960} 307 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1290.240 2150.400 1433.600 2293.760} 280 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {286.720 2437.120 430.080 2564.960} 309 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {573.440 2437.120 716.800 2564.960} 311 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {2437.120 1720.320 2568.640 1863.680} 234 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {573.440 2007.040 716.800 2150.400} 257 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {573.440 2150.400 716.800 2293.760} 275 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {860.160 2437.120 1003.520 2564.960} 313 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {860.160 2007.040 1003.520 2150.400} 259 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {1433.600 1863.680 1576.960 2007.040} 245 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1433.600 1003.520 1576.960 1146.880} 137 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1146.880 2437.120 1290.240 2564.960} 315 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1576.960 1863.680 1720.320 2007.040} 246 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {1433.600 2150.400 1576.960 2293.760} 281 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {2437.120 2007.040 2568.640 2150.400} 270 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {2293.760 1863.680 2437.120 2007.040} 251 of 324  Thread : 5
 VERIFY DRC ...... Sub-Area: {0.000 2007.040 143.360 2150.400} 253 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {2437.120 2293.760 2568.640 2437.120} 306 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1576.960 2007.040 1720.320 2150.400} 264 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {1576.960 2150.400 1720.320 2293.760} 282 of 324  Thread : 1
 VERIFY DRC ...... Sub-Area: {716.800 2150.400 860.160 2293.760} 276 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {860.160 2150.400 1003.520 2293.760} 277 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {0.000 2293.760 143.360 2437.120} 289 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {143.360 2293.760 286.720 2437.120} 290 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {1576.960 1003.520 1720.320 1146.880} 138 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {430.080 2437.120 573.440 2564.960} 310 of 324  Thread : 13
 VERIFY DRC ...... Sub-Area: {143.360 2007.040 286.720 2150.400} 254 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {143.360 2150.400 286.720 2293.760} 272 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {1720.320 2437.120 1863.680 2564.960} 319 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1290.240 1433.600 1433.600 1576.960} 190 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1003.520 1433.600 1146.880 1576.960} 188 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {1433.600 2437.120 1576.960 2564.960} 317 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {860.160 1576.960 1003.520 1720.320} 205 of 324  Thread : 15
 VERIFY DRC ...... Sub-Area: {716.800 2437.120 860.160 2564.960} 312 of 324  Thread : 14
 VERIFY DRC ...... Sub-Area: {2293.760 2437.120 2437.120 2564.960} 323 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {1003.520 2437.120 1146.880 2564.960} 314 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {2007.040 2437.120 2150.400 2564.960} 321 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {860.160 1290.240 1003.520 1433.600} 169 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {143.360 2437.120 286.720 2564.960} 308 of 324  Thread : 9
 VERIFY DRC ...... Sub-Area: {1290.240 2437.120 1433.600 2564.960} 316 of 324  Thread : 12
 VERIFY DRC ...... Sub-Area: {1576.960 2437.120 1720.320 2564.960} 318 of 324  Thread : 2
 VERIFY DRC ...... Sub-Area: {2437.120 2437.120 2568.640 2564.960} 324 of 324  Thread : 3
 VERIFY DRC ...... Sub-Area: {2150.400 2437.120 2293.760 2564.960} 322 of 324  Thread : 0
 VERIFY DRC ...... Sub-Area: {1146.880 1146.880 1290.240 1290.240} 153 of 324  Thread : 7
 VERIFY DRC ...... Sub-Area: {1863.680 2437.120 2007.040 2564.960} 320 of 324  Thread : 10
 VERIFY DRC ...... Sub-Area: {860.160 1433.600 1003.520 1576.960} 187 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {1433.600 1433.600 1576.960 1576.960} 191 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1146.880 1433.600 1290.240 1576.960} 189 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1003.520 1576.960 1146.880 1720.320} 206 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1146.880 1576.960 1290.240 1720.320} 207 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1433.600 1146.880 1576.960 1290.240} 155 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1576.960 1146.880 1720.320 1290.240} 156 of 324  Thread : 4
 VERIFY DRC ...... Sub-Area: {1003.520 1003.520 1146.880 1146.880} 134 of 324  Thread : 7
 VERIFY DRC ...... Sub-Area: {1290.240 1290.240 1433.600 1433.600} 172 of 324  Thread : 11
 VERIFY DRC ...... Sub-Area: {1290.240 1003.520 1433.600 1146.880} 136 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1003.520 1290.240 1146.880 1433.600} 170 of 324  Thread : 8
 VERIFY DRC ...... Sub-Area: {1146.880 1003.520 1290.240 1146.880} 135 of 324  Thread : 6
 VERIFY DRC ...... Sub-Area: {1146.880 1290.240 1290.240 1433.600} 171 of 324  Thread : 8
 VERIFY DRC ...... Thread : 11 finished.
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 12 finished.
 VERIFY DRC ...... Thread : 14 finished.
 VERIFY DRC ...... Thread : 13 finished.
 VERIFY DRC ...... Sub-Area: {1003.520 1146.880 1146.880 1290.240} 152 of 324  Thread : 8
 VERIFY DRC ...... Thread : 8 finished.
 VERIFY DRC ...... Sub-Area: {1290.240 1146.880 1433.600 1290.240} 154 of 324  Thread : 6
 VERIFY DRC ...... Thread : 6 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:21.8  ELAPSED TIME: 3.00  MEM: 255.1M) ***

# verifyProcessAntenna

******* START VERIFY ANTENNA ********
Report File: deconv_kernel_estimator_top_level.antenna.rpt
LEF Macro File: deconv_kernel_estimator_top_level.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:01.5  MEM: 0.000M)

# puts "<FF> Plugin -> post_signoff_tcl"
<FF> Plugin -> post_signoff_tcl
# um::pop_snapshot_stack
# create_snapshot -name signoff -categories design
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :         1471
Multi-Bit FF Count   :            0
Total Bit Count      :         1471
Total FF Count       :         1471
Bits Per Flop        :        1.000
------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         173.58             77         -0.335 ns         -0.335 ns  signoff
# report_metric -file reports/metrics.html -format html
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_signoff.tcl'.
### End verbose source output for 'scripts/main.tcl'.

  > Info: Sourcing "scripts/generate-results.tcl"

### Start verbose source output (echo mode) for 'scripts/generate-results.tcl' ...
# write_sdf $vars(results_dir)/$vars(design).sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: deconv_kernel_estimator_top_level
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2578.22)
*** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3285.32 CPU=0:00:23.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3285.32 CPU=0:00:25.2 REAL=0:00:02.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_9877_caddy13_nhpoole_iFBdRf/.AAE_9pM8Hw/.AAE_9877/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3255.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 2568.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=2566.32)
AAE_INFO-618: Total number of nets in the design is 15137,  1.5 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 15137,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3239.04 CPU=0:00:02.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3239.04 CPU=0:00:02.1 REAL=0:00:01.0)
# writeTimingCon $vars(results_dir)/$vars(design).pt.sdc
# sed -i "s/^current_design/\#current_design/" $vars(results_dir)/$vars(design).pt.sdc
# sed -i "s/get_design.*$/current_design\]/" $vars(results_dir)/$vars(design).pt.sdc
# foreach x $ADK_LVS_EXCLUDE_CELL_LIST {
  append lvs_exclude_list [dbGet -u -e top.insts.cell.name $x] " "
}
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -phys                              \
            $vars(results_dir)/$vars(design).lvs.v
Writing Netlist "results/deconv_kernel_estimator_top_level.lvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -flattenBus                        \
            -phys                              \
            $vars(results_dir)/$vars(design).flatbuslvs.v
Writing Netlist "results/deconv_kernel_estimator_top_level.flatbuslvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -phys                              \
            -excludeCellInst $lvs_exclude_list \
            $vars(results_dir)/$vars(design).nofillerlvs.v
Writing Netlist "results/deconv_kernel_estimator_top_level.nofillerlvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -flattenBus                        \
            -phys                              \
            -excludeCellInst $lvs_exclude_list \
            $vars(results_dir)/$vars(design).nofillerflatbuslvs.v
Writing Netlist "results/deconv_kernel_estimator_top_level.nofillerflatbuslvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# foreach x $ADK_VIRTUOSO_EXCLUDE_CELL_LIST {
  append virtuoso_exclude_list [dbGet -u -e top.physInsts.cell.name $x] " "
}
# saveNetlist -excludeLeafCell                        \
            -phys                                   \
            -excludeCellInst $virtuoso_exclude_list \
            $vars(results_dir)/$vars(design).virtuoso.v
Writing Netlist "results/deconv_kernel_estimator_top_level.virtuoso.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# saveNetlist -excludeLeafCell $vars(results_dir)/$vars(design).vcs.v
Writing Netlist "results/deconv_kernel_estimator_top_level.vcs.v" ...
# saveNetlist -includePowerGround -excludeLeafCell $vars(results_dir)/$vars(design).vcs.pg.v
Writing Netlist "results/deconv_kernel_estimator_top_level.vcs.pg.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
# write_lef_abstract                                                       \
  -specifyTopLayer $vars(max_route_layer)                                \
  -PGPinLayers [list $ADK_POWER_MESH_BOT_LAYER $ADK_POWER_MESH_TOP_LAYER] \
  -noCutObs                                                              \
  -stripePin                                                             \
  $vars(results_dir)/$vars(design).lef
# defOut -routing $vars(results_dir)/$vars(design).def.gz
Writing DEF file 'results/deconv_kernel_estimator_top_level.def.gz', current time is Sun Jul 11 21:08:58 2021 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'results/deconv_kernel_estimator_top_level.def.gz' is written, current time is Sun Jul 11 21:09:01 2021 ...
### End verbose source output for 'scripts/generate-results.tcl'.

  > Info: Sourcing "scripts/reporting.tcl"

### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
# report_area -verbose > $vars(rpt_dir)/$vars(step).area.rpt
### End verbose source output for 'scripts/reporting.tcl'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/11 21:09:01, mem=2132.6M)
% Begin Save ccopt configuration ... (date=07/11 21:09:02, mem=2134.6M)
% End Save ccopt configuration ... (date=07/11 21:09:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2136.1M, current mem=2136.1M)
% Begin Save netlist data ... (date=07/11 21:09:02, mem=2136.1M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/deconv_kernel_estimator_top_level.v.bin in multi-threaded mode...
% End Save netlist data ... (date=07/11 21:09:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=2144.8M, current mem=2144.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.congmap.gz ...
% Begin Save AAE data ... (date=07/11 21:09:02, mem=2145.8M)
Saving AAE Data ...
% End Save AAE data ... (date=07/11 21:09:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2145.8M, current mem=2145.8M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1000 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Sun Jul 11 21:09:05 2021)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2589.4M) ***
Save Adaptive View Pruning View Names to Binary file
*** Completed savePGFile (cpu=0:00:00.6 real=0:00:01.0 mem=2589.4M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2589.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.apa ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=07/11 21:09:09, mem=2157.8M)
% End Save power constraints data ... (date=07/11 21:09:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2157.9M, current mem=2157.9M)
Generated self-contained design save.enc.dat
#% End save design ... (date=07/11 21:09:12, total cpu=0:00:03.7, real=0:00:11.0, peak res=2159.3M, current mem=2157.2M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 2561.473M, initial mem = 267.605M) ***
*** Message Summary: 183 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:04:28, real=0:02:31, mem=2561.5M) ---

