var messages = { "messageData" :[
{"recid":0,"messageId":"b1224321","severityName":"Info","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Line 102.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1488861109","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":102}],"argList":{"1":"7","2":"5","3":"SPI_Slave"},"argFileList":{"4":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"102"},"rtlId":""},
{"recid":1,"messageId":"3776b834","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal counter1, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 4, First Assign at Line 125, Second Assign at Line 137.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1488861109","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":125},{"0":137}],"argList":{"3":"SPI_Slave","1":"4"},"argFileList":{"4":"0"},"argSignalList":{"6":"0"},"argInstanceList":{},"argLineList":{"7":"125","8":"137"},"rtlId":""},
{"recid":2,"messageId":"b25edcee","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal rx_data, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 3, First Assign at Line 128, Second Assign at Line 140.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1488861109","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":128},{"0":140}],"argList":{"3":"SPI_Slave","1":"3"},"argFileList":{"4":"0"},"argSignalList":{"6":"1"},"argInstanceList":{},"argLineList":{"7":"128","8":"140"},"rtlId":""},
{"recid":3,"messageId":"f4fc5312","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal rx_valid, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 4, First Assign at Line 129, Second Assign at Line 141.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1488861109","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[2],"fileLineList":[{"0":129},{"0":141}],"argList":{"3":"SPI_Slave","1":"4"},"argFileList":{"4":"0"},"argSignalList":{"6":"2"},"argInstanceList":{},"argLineList":{"7":"129","8":"141"},"rtlId":""},
{"recid":4,"messageId":"9a06b9fe","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal ADD_or_DATA, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 2, First Assign at Line 142, Second Assign at Line 167.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1488861109","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[3],"fileLineList":[{"0":142},{"0":167}],"argList":{"3":"SPI_Slave","1":"2"},"argFileList":{"4":"0"},"argSignalList":{"6":"3"},"argInstanceList":{},"argLineList":{"7":"142","8":"167"},"rtlId":""},
{"recid":5,"messageId":"8e35b5df","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal counter2, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 2, First Assign at Line 156, Second Assign at Line 164.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1488861109","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[4],"fileLineList":[{"0":156},{"0":164}],"argList":{"3":"SPI_Slave","1":"2"},"argFileList":{"4":"0"},"argSignalList":{"6":"4"},"argInstanceList":{},"argLineList":{"7":"156","8":"164"},"rtlId":""},
{"recid":6,"messageId":"ba24b45d","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter MEM_DEPTH, Total count 2, First module: Module RAM, File C:/Users/User/Documents/My-Github/SPI_Project/RAM.v, Line 10, Second module: Module SPI_Wrapper, File C:/Users/User/Documents/My-Github/SPI_Project/Wrapper.v, Line 1","moduleName":"RAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":10},{"2":1}],"argList":{"9":"MEM_DEPTH","1":"2","10":"RAM","12":"SPI_Wrapper"},"argFileList":{"11":"1","13":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"7":"10","8":"1"},"rtlId":""},
{"recid":7,"messageId":"8d79670a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter ADDR_SIZE, Total count 2, First module: Module RAM, File C:/Users/User/Documents/My-Github/SPI_Project/RAM.v, Line 11, Second module: Module SPI_Wrapper, File C:/Users/User/Documents/My-Github/SPI_Project/Wrapper.v, Line 1","moduleName":"RAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":11},{"2":1}],"argList":{"9":"ADDR_SIZE","1":"2","10":"RAM","12":"SPI_Wrapper"},"argFileList":{"11":"1","13":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"7":"11","8":"1"},"rtlId":""},
{"recid":8,"messageId":"ca78f81a","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module RAM, File C:/Users/User/Documents/My-Github/SPI_Project/RAM.v, Line 14.","moduleName":"RAM","uniqueModuleName":"RAM_937137344","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":14}],"argList":{"3":"RAM"},"argFileList":{"4":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"14"},"rtlId":""},
{"recid":9,"messageId":"fd033dd7","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module SPI_Wrapper, File C:/Users/User/Documents/My-Github/SPI_Project/Wrapper.v, Line 2.","moduleName":"SPI_Wrapper","uniqueModuleName":"SPI_Wrapper_840707847","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":2}],"argList":{"3":"SPI_Wrapper"},"argFileList":{"4":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"2"},"rtlId":""}]};
