
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011324                       # Number of seconds simulated (Second)
simTicks                                  11323972000                       # Number of ticks simulated (Tick)
finalTick                                 11323972000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     97.83                       # Real time elapsed on the host (Second)
hostTickRate                                115752086                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681152                       # Number of bytes of host memory used (Byte)
simInsts                                     32859094                       # Number of instructions simulated (Count)
simOps                                       33805952                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   335881                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     345559                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         22647945                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        34446352                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      406                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       34231631                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2141                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               640805                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            539863                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 133                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            22500515                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.521371                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.556394                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  15210804     67.60%     67.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    896256      3.98%     71.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    646946      2.88%     74.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    919333      4.09%     78.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    910626      4.05%     82.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    804395      3.58%     86.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1340446      5.96%     92.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    597343      2.65%     94.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1174366      5.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              22500515                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   21208      4.34%      4.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      1      0.00%      4.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1207      0.25%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 426813     87.28%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  24780      5.07%     96.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14980      3.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       338900      0.99%      0.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16186474     47.29%     48.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7634      0.02%     48.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2711      0.01%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3185360      9.31%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      6371351     18.61%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      3185193      9.30%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3134093      9.16%     94.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1819788      5.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       34231631                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.511467                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              489006                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014285                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 63507251                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                21267795                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        20373055                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 27947673                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                13820125                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        13758269                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    20532186                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    13849551                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          34201895                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3120328                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     29736                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 441                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4938236                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2417235                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1817908                       # Number of stores executed (Count)
system.cpu.numRate                           1.510154                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1524                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          147430                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    32859094                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      33805952                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.689244                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.689244                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.450864                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.450864                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   32663496                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  16882210                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   27852630                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     7997199                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    7998237                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  27126972                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        3118786                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1828069                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        26674                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17199                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2545282                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2470629                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17262                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               331622                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8764                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  326849                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.985607                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17552                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6775                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1340                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5435                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          668                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          629533                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17226                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     22403176                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.508986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.027619                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        17276109     77.11%     77.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          569557      2.54%     79.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          305147      1.36%     81.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           27658      0.12%     81.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          125649      0.56%     81.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          183664      0.82%     82.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           78506      0.35%     82.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           43794      0.20%     83.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3793092     16.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     22403176                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             32859213                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               33806071                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4790505                       # Number of memory references committed (Count)
system.cpu.commit.loads                       3002995                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2365132                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         13746529                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    22077662                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11001                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       338026      1.00%      1.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15937671     47.14%     48.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7064      0.02%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.01%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     48.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3182479      9.41%     57.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      6365161     18.83%     76.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     76.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      3182501      9.41%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3002995      8.88%     94.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1787510      5.29%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     33806071                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3793092                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4598672                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4598672                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4598672                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4598672                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       235654                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          235654                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       235654                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         235654                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  18593929976                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  18593929976                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  18593929976                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  18593929976                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4834326                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4834326                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4834326                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4834326                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.048746                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.048746                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.048746                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.048746                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 78903.519465                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 78903.519465                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78903.519465                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 78903.519465                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       108683                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          484                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2460                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.180081                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    60.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       104560                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            104560                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        67181                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         67181                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        67181                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        67181                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       168473                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       168473                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       168473                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       168473                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  13665529695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  13665529695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  13665529695                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  13665529695                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.034849                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.034849                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.034849                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.034849                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 81114.063945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 81114.063945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 81114.063945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81114.063945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 167455                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2816971                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2816971                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       229937                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        229937                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  18252166500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  18252166500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3046908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3046908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.075466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.075466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 79378.988593                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 79378.988593                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        63718                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        63718                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       166219                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       166219                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  13529641500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  13529641500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.054553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.054553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81396.479945                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81396.479945                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       398000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       398000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 66333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 66333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       392000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       392000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 65333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 65333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1781701                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1781701                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5586                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5586                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    337589568                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    337589568                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1787287                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1787287                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003125                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003125                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60434.938776                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60434.938776                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3463                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3463                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2123                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2123                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    131845287                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    131845287                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001188                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001188                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 62103.291098                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 62103.291098                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.717386                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4767251                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             168479                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              28.295817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.717386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          914                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           19506207                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          19506207                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1736128                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              16083378                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4443233                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                219590                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  18186                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               303718                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   829                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               34618426                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2830                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2315958                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       33780146                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2545282                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             345741                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20159396                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   37992                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  813                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5282                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2264389                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4922                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           22500515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.548302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.090676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 17662424     78.50%     78.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    60400      0.27%     78.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   387884      1.72%     80.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    74778      0.33%     80.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    53426      0.24%     81.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   142333      0.63%     81.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37711      0.17%     81.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    27011      0.12%     81.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4054548     18.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             22500515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.112385                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.491532                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2261688                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2261688                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2261688                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2261688                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2701                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2701                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2701                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2701                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    183970498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    183970498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    183970498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    183970498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2264389                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2264389                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2264389                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2264389                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001193                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001193                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001193                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001193                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68111.994817                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68111.994817                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68111.994817                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68111.994817                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1172                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      83.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1851                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1851                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          593                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           593                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          593                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          593                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2108                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2108                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2108                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2108                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    145550999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    145550999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    145550999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    145550999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69046.963472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69046.963472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69046.963472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69046.963472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1851                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2261688                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2261688                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2701                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2701                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    183970498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    183970498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2264389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2264389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001193                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001193                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68111.994817                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68111.994817                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          593                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          593                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2108                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2108                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    145550999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    145550999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69046.963472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69046.963472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.657460                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2263795                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2107                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1074.416232                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.657460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9059663                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9059663                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     18186                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5677484                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    97469                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               34447199                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2058                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3118786                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1828069                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   400                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     13835                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    30805                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            367                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8663                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11008                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19671                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 34141920                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                34131324                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  28491923                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36407050                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.507038                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.782594                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       38253                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  115791                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   47                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 367                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  40559                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9304                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2330                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3002995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.026794                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            47.605351                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2781059     92.61%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2865      0.10%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6823      0.23%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1205      0.04%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  924      0.03%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  309      0.01%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  214      0.01%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  179      0.01%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  203      0.01%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  457      0.02%     93.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                762      0.03%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1310      0.04%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2088      0.07%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4393      0.15%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             128885      4.29%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              28727      0.96%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2983      0.10%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              10916      0.36%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2132      0.07%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2162      0.07%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5959      0.20%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2095      0.07%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                208      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                107      0.00%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                156      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                297      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                411      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                436      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                648      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                597      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            13485      0.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3002995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  18186                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1838244                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                15261654                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38288                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4488440                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                855703                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               34552325                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                141377                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 475086                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 106001                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33680                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            37934287                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    85366413                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 33089355                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 16988732                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              37182823                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   751464                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     372                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1728887                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         53037082                       # The number of ROB reads (Count)
system.cpu.rob.writes                        68969391                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 32859094                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   33805952                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    410                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4404                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4814                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   410                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4404                       # number of overall hits (Count)
system.l2.overallHits::total                     4814                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1698                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               163934                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  165632                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1698                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              163934                       # number of overall misses (Count)
system.l2.overallMisses::total                 165632                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       137965500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     13353489000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        13491454500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      137965500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    13353489000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       13491454500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2108                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             168338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                170446                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2108                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            168338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               170446                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.805503                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.973838                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.971756                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.805503                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.973838                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.971756                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81251.766784                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81456.494687                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81454.395890                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81251.766784                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81456.494687                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81454.395890                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               101829                       # number of writebacks (Count)
system.l2.writebacks::total                    101829                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1698                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           163934                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              165632                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1698                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          163934                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             165632                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    120995500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  11714149000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    11835144500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    120995500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  11714149000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   11835144500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.805503                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.973838                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.971756                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.805503                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.973838                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.971756                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71257.656066                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71456.494687                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71454.456264                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71257.656066                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71456.494687                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71454.456264                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         162229                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          196                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            196                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2674000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2674000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18964.539007                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18964.539007                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             410                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                410                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1698                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1698                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    137965500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    137965500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2108                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2108                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.805503                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.805503                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81251.766784                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81251.766784                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1698                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1698                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    120995500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    120995500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.805503                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.805503                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71257.656066                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71257.656066                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1480                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1480                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    121677500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      121677500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698443                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698443                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82214.527027                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82214.527027                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1480                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1480                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    106877500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    106877500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698443                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698443                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72214.527027                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72214.527027                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3765                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3765                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       162454                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          162454                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  13231811500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  13231811500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       166219                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        166219                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.977349                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.977349                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81449.588807                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81449.588807                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       162454                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       162454                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  11607271500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  11607271500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.977349                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.977349                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71449.588807                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71449.588807                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1850                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1850                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1850                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1850                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       104560                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           104560                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       104560                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       104560                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4060.787799                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       339554                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     166325                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.041509                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       8.484378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        27.581139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4024.722281                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.006734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.982598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  222                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1546                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2328                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2885461                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2885461                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    101828.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1697.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    163920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000180299250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6336                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6336                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              424296                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              95608                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      165631                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     101828                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    165631                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   101828                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                165631                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               101828                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  110371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   36733                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   18039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   5618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6336                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.137468                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.664650                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     48.050745                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          6298     99.40%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           31      0.49%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.08%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6336                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.067708                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.062879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.415173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6152     97.10%     97.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               26      0.41%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               84      1.33%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               62      0.98%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               11      0.17%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                10600384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6516992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              936101219.60739577                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              575504072.24602818                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   11323860000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      42338.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       108608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     10490880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6515520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9590980.973813781515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 926431114.453479766846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 575374082.521574616432                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1697                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       163934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       101828                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     51108250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4948266250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 276141054250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30116.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30184.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2711838.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       108608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     10491776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       10600384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       108608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       108608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6516992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6516992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       163934                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          165631                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       101828                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         101828                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        9590981                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      926510239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         936101220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      9590981                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9590981                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    575504072                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        575504072                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    575504072                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       9590981                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     926510239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1511605292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               165617                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              101805                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        10130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         9933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         9944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        10103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        10092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         9956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        10496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         9983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        10973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        10946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        10940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        10865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        11013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        10254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         9960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        10029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         6653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         5464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         6212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         6739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         6460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         5006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         5435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         7555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         5499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         7012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         6530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         5592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1894055750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             828085000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4999374500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11436.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30186.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              147874                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              91718                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        27814                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   615.238944                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   433.907642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   380.486988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3567     12.82%     12.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3729     13.41%     26.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2095      7.53%     33.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1894      6.81%     40.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1718      6.18%     46.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1652      5.94%     52.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1502      5.40%     58.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2857     10.27%     68.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8800     31.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        27814                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10599488                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            6515520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              936.022095                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              575.374083                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.50                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        97453860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        51767595                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      575748180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     257074560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 893686560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3916494510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1050304800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6842530065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   604.251765                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2679657250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    378040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8266274750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       101252340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        53786535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      606757200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     274347540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 893686560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   4010582700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    971072640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6911485515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   610.341099                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2473201000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    378040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8472731000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              164151                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        101828                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             59761                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1480                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1480                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         164151                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       492992                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  492992                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     17117376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 17117376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             165772                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   165772    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               165772                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           787725500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          864371500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         327361                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       161589                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             168326                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       206389                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1851                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           123295                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2119                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2119                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2108                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        166219                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6066                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       504413                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 510479                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       253312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17465472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                17718784                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          162229                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6517056                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            332816                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002512                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.050056                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  331980     99.75%     99.75% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     836      0.25%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              332816                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11323972000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          276357500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3161997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         252577500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        339893                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       169306                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             835                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
