[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19393       tick       5634702          7693          2465       5634702 
      2  19393       tick       6630866          4078          1255       6630866 
      3  19393       tick       6610865          4127          1129       6610865 
      4  19393       tick       6632640          4071          1113       6632640 
      5  19393       tick       6420924          3839          1038       6420924 
      6  19393       tick       6857487          3763          1024       6857487 
      7  19393       tick       6563740          3957          1015       6563740 
      8  19393       tick       6618804          3618           950       6618804 
      9  19393       tick       6634917          3793          1050       6634917 
     10  19393       tick       6632306          3795           991       6632306 
     11  19393       tick       6636358          4136          1133       6636358 
     12  19393       tick       6648985          3669          1002       6648985 
     13  19393       tick       6641184          3824          1011       6641184 
     14  19393       tick       6573551          4072          1107       6573551 
     15  19393       tick       6633570          4212          1070       6633570 
     16  19393       tick       6632277          4410          1163       6632277 
     17  19393       tick       6634583          4204          1131       6634583 
     18  19393       tick       6635538          3869          1039       6635538 
     19  19393       tick       6639419          4310          1092       6639419 
     20  19393       tick       6644112          4733          1201       6644112 
     21  19393       tick       6580709          4568          1158       6580709 
     22  19393       exit       6342764          4788          1177       6342764 
