Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 6F9EA32289
	for <lists+linux-kernel@lfdr.de>; Sun,  2 Jun 2019 10:01:50 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726270AbfFBIBd (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Sun, 2 Jun 2019 04:01:33 -0400
Received: from mail-wr1-f42.google.com ([209.85.221.42]:41880 "EHLO
        mail-wr1-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725925AbfFBIBc (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 2 Jun 2019 04:01:32 -0400
Received: by mail-wr1-f42.google.com with SMTP id c2so9186674wrm.8
        for <linux-kernel@vger.kernel.org>; Sun, 02 Jun 2019 01:01:31 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=sifive.com; s=google;
        h=from:to:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=RfBHDW1JUK0JUXgOE+kdqfunwUHLMQw5E4XKM+X0x50=;
        b=l/wS69wO7+JGulgv7R7uwVWZrGXChIvsaJ0xbAh1jcinXcWKcGIWR7WmHn47lSct2c
         70kwqdnNpur/vdKlIIQ5l/9BAN5rGeNathO/I9E7KI3XI69O37f5BnjwujxZFMpMAJYc
         ue8ka4LVk1TbHwslGqsK6G7GVabBSqs2Y5QggOpgNhFwT7UzqMI0xNwEkLgVdv67Xi8t
         mNpU4V+NemkSWrGYOD06JQzE/tSP//8NLPAMoV3M+f+ik/k9p6KkvVUG85w0DBBViCLF
         8YPUm+xnpgS93h7AcR2jcVTMvnkzQAheJKivywwwWBSxb1MuSRLCdEdnJZTBIgLnLTd3
         AhoA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=RfBHDW1JUK0JUXgOE+kdqfunwUHLMQw5E4XKM+X0x50=;
        b=OqZXX/HmGQyZzLlFYcYZq/zYyMuH3FMegdtQmakh8dDUxRNAQc2/iGtWRWUA0mnMUV
         pqksjj9v+CS9AzWoXYHiKYSb/ymm2hvh1hgpN8ymWQAhf/3nSgbrIT+4IrdHFZ2hItKh
         KOR6N8YPasG2XvPk4b/H5TBmmDY7DGEWn3b+RIGDUjtnSknSGxkuSeEdLjfDKknpn+2l
         xL0UIoeyqv1+a+fFKe5aciIm5Rx+iS1rZD/GMu+33WJZx4iEh1R7Cg4k/yBsw8N1gE/3
         3M+yUtgsuLooU16/Aq8JmnNBHmOWkscq6wFfcQ7UWEihToy7dwzLoXZyFrgwFqsZMMlf
         +FSA==
X-Gm-Message-State: APjAAAXndx9xMiY0L/iGVQLbSVSxwVWf1bHbZ7mqPmO/r70DEGIxmIB2
        3OXOjRGXvknXibypnWmezH8PQEBenXI=
X-Google-Smtp-Source: APXvYqwEQoTKjdiOdfBdzg7SazDrpuqVIUbCRp6UgtcqnjyeqGvlyRioj7jnX1RBuCz+jZgboRRu9g==
X-Received: by 2002:adf:de8b:: with SMTP id w11mr12297005wrl.134.1559462490338;
        Sun, 02 Jun 2019 01:01:30 -0700 (PDT)
Received: from viisi.fritz.box (217-76-161-89.static.highway.a1.net. [217.76.161.89])
        by smtp.gmail.com with ESMTPSA id y133sm4868583wmg.5.2019.06.02.01.01.28
        (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256);
        Sun, 02 Jun 2019 01:01:29 -0700 (PDT)
From:   Paul Walmsley <paul.walmsley@sifive.com>
To:     linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org
Subject: [PATCH 0/5] arch: riscv: add board and SoC DT file support
Date:   Sun,  2 Jun 2019 01:01:21 -0700
Message-Id: <20190602080126.31075-1-paul.walmsley@sifive.com>
X-Mailer: git-send-email 2.20.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add support for building flattened DT files from DT source files under
arch/riscv/boot/dts.  Follow existing kernel precedent from other SoC
architectures.  Start our board support by adding initial support for
the SiFive FU540 SoC and the first development board that uses it, the
SiFive HiFive Unleashed A00.

This third version of the patch set adds I2C data for the chip,
incorporates all remaining changes that riscv-pk was making
automatically, and addresses a comment from Rob Herring
<robh@kernel.org>.

Boot-tested on v5.2-rc1 on a HiFive Unleashed A00 board, using the
BBL and open-source FSBL, with modifications to pass in the DTB
file generated by these patches.

This patch series can be found, along with the PRCI patch set
and the DT macro prerequisite patch, at:

https://github.com/sifive/riscv-linux/tree/dev/paulw/dts-v5.2-rc1


- Paul


Paul Walmsley (5):
  arch: riscv: add support for building DTB files from DT source data
  dt-bindings: riscv: sifive: add YAML documentation for the SiFive
    FU540
  dt-bindings: riscv: convert cpu binding to json-schema
  riscv: dts: add initial support for the SiFive FU540-C000 SoC
  riscv: dts: add initial board data for the SiFive HiFive Unleashed

 .../devicetree/bindings/riscv/cpus.yaml       | 168 ++++++++++++++
 .../devicetree/bindings/riscv/sifive.yaml     |  25 ++
 MAINTAINERS                                   |   9 +
 arch/riscv/boot/dts/Makefile                  |   2 +
 arch/riscv/boot/dts/sifive/Makefile           |   2 +
 arch/riscv/boot/dts/sifive/fu540-c000.dtsi    | 215 ++++++++++++++++++
 .../boot/dts/sifive/hifive-unleashed-a00.dts  |  67 ++++++
 7 files changed, 488 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/riscv/cpus.yaml
 create mode 100644 Documentation/devicetree/bindings/riscv/sifive.yaml
 create mode 100644 arch/riscv/boot/dts/Makefile
 create mode 100644 arch/riscv/boot/dts/sifive/Makefile
 create mode 100644 arch/riscv/boot/dts/sifive/fu540-c000.dtsi
 create mode 100644 arch/riscv/boot/dts/sifive/hifive-unleashed-a00.dts

-- 
2.20.1

