/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* src = "adder.sv:9.1-19.10" *)
module \$abstract\adder ();
endmodule

(* src = "alu.sv:9.1-82.10" *)
module \$abstract\alu ();
endmodule

(* src = "alu_control.sv:9.1-92.10" *)
module \$abstract\alu_control ();
endmodule

(* src = "control_transfer.sv:9.1-26.10" *)
module \$abstract\control_transfer ();
endmodule

(* src = "data_memory_interface.sv:9.1-62.10" *)
module \$abstract\data_memory_interface ();
endmodule

(* src = "example_data_memory.sv:9.1-35.10" *)
module \$abstract\example_data_memory ();
endmodule

(* src = "example_data_memory_bus.sv:9.1-38.10" *)
module \$abstract\example_data_memory_bus ();
endmodule

(* src = "example_memory_bus.sv:9.1-46.10" *)
module \$abstract\example_memory_bus ();
endmodule

(* src = "example_text_memory.sv:9.1-23.10" *)
module \$abstract\example_text_memory ();
endmodule

(* src = "example_text_memory_bus.sv:9.1-28.10" *)
module \$abstract\example_text_memory_bus ();
endmodule

(* src = "immediate_generator.sv:9.1-44.10" *)
module \$abstract\immediate_generator ();
endmodule

(* src = "instruction_decoder.sv:9.1-26.10" *)
module \$abstract\instruction_decoder ();
endmodule

(* src = "multicycle_control.sv:8.1-189.10" *)
module \$abstract\multicycle_control ();
endmodule

(* src = "multicycle_ctlpath.sv:8.1-72.10" *)
module \$abstract\multicycle_ctlpath ();
endmodule

(* src = "multicycle_datapath.sv:8.1-213.10" *)
module \$abstract\multicycle_datapath ();
endmodule

(* src = "multiplexer.sv:9.1-27.10" *)
module \$abstract\multiplexer ();
endmodule

(* src = "multiplexer2.sv:9.1-27.10" *)
module \$abstract\multiplexer2 ();
endmodule

(* src = "multiplexer4.sv:9.1-29.10" *)
module \$abstract\multiplexer4 ();
endmodule

(* src = "multiplexer8.sv:9.1-33.10" *)
module \$abstract\multiplexer8 ();
endmodule

(* src = "regfile.sv:9.1-35.10" *)
module \$abstract\regfile ();
endmodule

(* src = "register.sv:9.1-27.10" *)
module \$abstract\register ();
endmodule

(* src = "riscv_core.sv:8.1-109.10" *)
module \$abstract\riscv_core ();
endmodule

(* src = "toplevel.sv:8.1-46.10" *)
module \$abstract\toplevel ();
endmodule
