INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol PCAddID, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:37]
INFO: [VRFC 10-2458] undeclared symbol InstructionID, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:37]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:43]
INFO: [VRFC 10-2458] undeclared symbol ReadData1ID, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:43]
INFO: [VRFC 10-2458] undeclared symbol ReadData2ID, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:43]
WARNING: [VRFC 10-2938] 'InstructionID' is already implicitly declared on line 37 [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:50]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:56]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:68]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutEX, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
INFO: [VRFC 10-2458] undeclared symbol JrEx, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:82]
WARNING: [VRFC 10-3248] data object 'JrMuxOutMEM' is already declared [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:91]
WARNING: [VRFC 10-3703] second declaration of 'JrMuxOutMEM' ignored [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:91]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:94]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:94]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:95]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:97]
WARNING: [VRFC 10-3248] data object 'PCSrcMEM' is already declared [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
WARNING: [VRFC 10-3703] second declaration of 'PCSrcMEM' ignored [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:98]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:100]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:104]
INFO: [VRFC 10-2458] undeclared symbol PCAddWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:105]
INFO: [VRFC 10-2458] undeclared symbol ALUResultWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:106]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMemWB, assumed default net type wire [C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
