[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LSM6DSVTR production of ST MICROELECTRONICS from the text:Features\n• Triple-channel architecture for UI, EIS, and OIS data processing\n• "Always-on" experience with low power consumption for both accelerometer\nand gyroscope\n• Smart FIFO up to 4.5 KB\n• Android compliant\n• ±2/±4/±8/±16 g full scale\n• ±125/±250/±500/±1000/±2000/±4000 dps full scale\n• SPI / I²C & MIPI I3C® v1.1 serial interface with main processor data\nsynchronization\n• Auxiliary SPI for OIS data output for gyroscope and accelerometer\n• OIS configurable from aux. SPI, primary interface (SPI / I²C & MIPI I3C® v1.1)\n• EIS dedicated channel on primary interface with dedicated filtering\n• Advanced pedometer, step detector, and step counter\n• Significant motion detection, tilt detection\n• Standard interrupts: free-fall, wake-up, 6D/4D orientation, click and double\nclick\n• Programmable finite state machine for accelerometer, gyroscope, and external\nsensor data processing with high rate @ 960 Hz\n• Embedded adaptive self-configuration (ASC)\n• Embedded sensor fusion low-power algorithm\n• Embedded temperature sensor\n• Analog supply voltage: 1.71 V to 3.6 V\n• Independent IO supply (extended range: 1.08 V to 3.6 V)\n• Power consumption: 0.65 mA in combo high-performance mode\n• Compact footprint: 2.5 mm x 3 mm x 0.83 mm\n• ECOPACK  and RoHS compliant\nApplications\n• Motion tracking and gesture detection, augmented reality (AR) / virtual reality\n(VR) / mixed reality (MR) applications  & metaverse applications\n• Wearables\n• Indoor navigation\n• IoT and connected devices\n• Smartphones and handheld devices\n• EIS and OIS for camera applications\n• Vibration monitoring and compensation\nProduct status link\nLSM6DSV\nProduct summary\nOrder code LSM6DSV LSM6DSVTR\nTemperature\nrange [°C]-40 to +85\nPackageLGA-14L\n(2.5 x 3.0 x 0.83 mm)\nPacking Tray Tape and reel\nProduct resources\nAN5922  (device application note)\nAN5907  (finite state machine)\nTN0018  (design and soldering)\nProduct label6-axis inertial measurement unit (IMU)  with embedded sensor fusion, I3C, OIS/EIS for smart applications\nLSM6DSV\nDatasheet\nDS13476  - Rev 4  - May 2023\nFor further information contact your local STMicroelectronics sales office.www.st.com\nDescription\nThe LSM6DSV  is a high-end, low-noise, low-power 6-axis small IMU, featuring a 3-axis digital accelerometer\nand a 3-axis digital gyroscope, that offers the best IMU sensor with a triple-channel architecture for processing\nacceleration and angular rate data on three separate channels (user interface, OIS, and EIS) with dedicated\nconfiguration, processing, and filtering.\nThe LSM6DSV enables processes in edge computing, leveraging embedded advanced dedicated features such\nas a sensor fusion low-power (SFLP) algorithm and a finite state machine (FSM) for configurable motion tracking.\nThe LSM6DSV supports the adaptive self-configuration (ASC) feature, which allows the FSM to automatically\nreconfigure the device in real time based on the detection of a specific motion pattern, without any intervention\nfrom the host processor.\nLSM6DSV\nDS13476  - Rev 4 page 2/190\n1 Overview\nThe LSM6DSV is a system-in-package featuring a high-performance 3-axis digital accelerometer and 3-axis\ndigital gyroscope.\nThe LSM6DSV delivers best-in-class motion sensing that can detect orientation and gestures in order to empower\napplication developers and consumers with features and capabilities that are more sophisticated than simply\norienting their devices to portrait and landscape mode.\nThe event-detection interrupts enable efficient and reliable motion tracking and context awareness, implementing\nhardware recognition of free-fall events, 6D orientation, click and double-click sensing, activity or inactivity,\nstationary/motion detection and wake-up events. Finite state machine processing allows moving some algorithms\nfrom the application processor to the LSM6DSV sensor, enabling consistent reduction of power consumption.\nThe LSM6DSV supports the main OS requirements, offering real, virtual, and batch mode sensors. In addition, the\nLSM6DSV can efficiently run the sensor-related features specified in Android, saving power and enabling faster\nreaction time. In particular, the LSM6DSV has been designed to implement hardware features such as significant\nmotion detection, stationary/motion detection, tilt, pedometer functions, timestamping and to support the data\nacquisition of external sensors.\nThe LSM6DSV offers hardware flexibility to connect the pins with different mode connections to external sensors\nto expand functionalities such as adding a sensor hub, auxiliary SPI, and so forth.\nThe LSM6DSV offers advanced design flexibility for OIS and EIS applications. Both channels have a dedicated\nprocessing path with independent filtering and enhanced EIS channel gyroscope data are read over the primary\ninterfaces I²C/ MIPI I3C® v1.1 / SPI.\nChannel 1 has been designed for user-interface data processing for motion tracking. Data are available on the\nprimary output of I²C / SPI / I3C® for the accelerometer and gyroscope with independent ODR and FS.\nChannel 2 has been designed for OIS applications. Data are available on the aux SPI at 7.68 kHz with\naccelerometer/gyroscope processing with independent FS at ±2 g - ±16 g (accelerometer) / ±125 dps - ±2000\ndps (gyroscope). The accelerometer is also available as standalone with dedicated filtering.\nChannel 3 has been design for enhanced EIS. Data are available in freerun mode in the output registers or in\nFIFO with dedicated tag and timestamp.\nUp to 4.5 KB of FIFO with compression and dynamic allocation of significant data (that is, external sensors,\ntimestamp, and so forth) allows overall power saving of the system.\nThe LSM6DSV embeds a sensor fusion low-power (SFLP) algorithm able to provide a 6-axis (accelerometer +\ngyroscope) game rotation vector represented as a quaternion. The X, Y, Z quaternion components are stored in\nFIFO.\nLike the entire portfolio of MEMS sensor modules, the LSM6DSV leverages the robust and mature in-house\nmanufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The\nvarious sensing elements are manufactured using specialized micromachining processes, while the IC interfaces\nare developed using CMOS technology that allows the design of a dedicated circuit, which is trimmed to better\nmatch the characteristics of the sensing element.\nThe LSM6DSV embeds advanced dedicated features like a finite state machine and data filtering for OIS, EIS,\nand motion processing.\nThe LSM6DSV is available in a small plastic land grid array (LGA) package of 2.5 x 3.0 x 0.83 mm to address\nultracompact solutions.\nLSM6DSV\nOverview\nDS13476  - Rev 4 page 3/190\n2 Embedded low-power features\nThe LSM6DSV has been designed to be fully compliant with Android, featuring the following on-chip functions:\n• 4.5 KB FIFO data buffering, data can be compressed two or three times\n– 100% efficiency with flexible configurations and partitioning\n– Possibility to store timestamp\n• Event-detection interrupts (fully configurable)\n– Free-fall\n– Wake-up\n– 6D orientation\n– Click and double-click sensing\n– Activity/inactivity recognition\n– Stationary/motion detection\n• Specific IP blocks (called "embedded functions") with negligible power consumption and high performance\n– Pedometer functions: step detector and step counters\n– Tilt\n– Significant motion detection\n– Finite state machine (FSM)\n– Adaptive self-configuration (ASC)\n– Embedded sensor fusion low-power (SFLP) algorithm\n• Sensor hub\n– Up to six total sensors: two internal (accelerometer and gyroscope) and four external sensors\n2.1 Pedometer functions: step detector and step counters\nThe LSM6DSV embeds an advanced pedometer with an algorithm running in an ultralow-power domain in order\nto ensure extensive battery life in battery-constrained applications.\nLeveraging enhanced configurability, the advanced embedded pedometer is suitable for a large range of\napplications from mobile to wearable devices.\nThe algorithm processes and analyzes the accelerometer waveform in order to count the user\'s steps during\nwalking and running activities.\nThe pedometer works at 30 Hz and it is not affected by the selected device power mode (ultralow-power, low-\npower, high-performance), thus guaranteeing an ultralow-power experience and extreme flexibility in conjunction\nwith other device functionalities.\nThe pedometer output can be batched in the device\'s FIFO buffer, in order to decrease overall system current\nconsumption.\nST freely provides the support and the tools for easily configuring the device and tuning the algorithm\nconfiguration for a best-in-class user experience.\nLSM6DSV\nEmbedded low-power features\nDS13476  - Rev 4 page 4/190\n2.2 Pedometer algorithm\nThe pedometer algorithm is composed of a cascade of four stages:\n1. Computation of the acceleration magnitude signal in order to detect the signal independently from device\norientation;\n2. FIR filter to extract relevant frequency components and to smooth the signal by cutting off high frequencies;\n3. Peak detector to find the maximum and minimum of the waveform and compute the peak-to-peak value;\n4. Step count: if the peak-to-peak value is greater than the settled threshold, a step is counted.\nFigure 1. Four-stage pedometer algorithm\nThe LSM6DSV embeds a dynamic internal threshold for step detection that is updated after each peak-to-peak\nevaluation: the internal threshold is increased with a configurable speed if a step is detected or decreased with a\nconfigurable speed if a step is not detected.\nThis approach ensures high accuracy when the user starts to walk and a false peak rejection when the user is\nwalking or running.\nAn internal configurable debounce algorithm can be also set to filter false walks: indeed, an accelerometer pattern\nis recognized as a walk or run only if a minimum number of steps are counted.\nThe LSM6DSV has been designed to reject a false-positive signal inside the algorithm core.\nOn top of the mechanisms detailed above, the LSM6DSV allows enabling and configuring a dedicated false-\npositive rejection block to further boost pedometer accuracy.\n2.3 Tilt detection\nThe tilt function helps to detect activity change and has been implemented in hardware using only the\naccelerometer to achieve targets of both ultralow power consumption and robustness during the short duration of\ndynamic accelerations.\nThe tilt function is based on a trigger of an event each time the device\'s tilt changes and can be used with\ndifferent scenarios, for example:\n• Triggers when a phone is in a front pants pocket and the user goes from sitting to standing or standing to\nsitting\n• Does not trigger when a phone is in a front pants pocket and the user is walking, running, or going upstairs\n2.4 Significant motion detection\nThe significant motion detection (SMD) function generates an interrupt when a ‘significant motion’, that could be\ndue to a change in user location, is detected. In the LSM6DSV device this function has been implemented in\nhardware using only the accelerometer.\nSMD functionality can be used in location-based applications in order to receive a notification indicating when the\nuser is changing location.\nLSM6DSV\nPedometer algorithm\nDS13476  - Rev 4 page 5/190\n2.5 Finite state machine\nThe LSM6DSV can be configured to generate interrupt signals activated by user-defined motion patterns. To do\nthis, up to 8 embedded finite state machines can be programmed independently for motion detection such as\nglance gestures, absolute wrist tilt, shake and double-shake detection.\nDefinition of finite state machine\nA state machine is a mathematical abstraction used to design logic connections. It is a behavioral model\ncomposed of a finite number of states and transitions between states, similar to a flow chart in which one can\ninspect the way logic runs when certain conditions are met. The state machine begins with a start state, goes to\ndifferent states through transitions dependent on the inputs, and can finally end in a specific state (called stop\nstate). The current state is determined by the past states of the system. The following figure shows a generic\nstate machine.\nFigure 2. Generic state machine\nFinite state machine in the LSM6DSV\nThe LSM6DSV works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate\noutput data. It is also possible to connect an external sensor like a magnetometer or pressure sensor by using the\nsensor hub feature (mode 2). These data can be used as input of up to 8 programs in the embedded finite state\nmachine ( Figure 3. State machine in the LSM6DSV ).\nAll 8 finite state machines are independent: each one has its dedicated memory area and it is independently\nexecuted. An interrupt is generated when the end state is reached or when some specific command is performed.\nFigure 3. State machine in the LSM6DSV\nLSM6DSV\nFinite state machine\nDS13476  - Rev 4 page 6/190\n2.6 Adaptive self-configuration (ASC)\nThe LSM6DSV supports the adaptive self-configuration (ASC) feature, which allows the FSM to automatically\nreconfigure the device in real time based on the detection of a specific motion pattern, without any intervention\nfrom the host processor. The FSM can write a subset of the device registers using the SETR command, which\nallows indicating the register address and the new value to be written in such a register. The access to these\ndevice registers is mutually exclusive to the host.\n2.7 Sensor fusion low power\nA sensor fusion low-power (SFLP) block is available in the LSM6DSV for generating the following data based on\nthe accelerometer and gyroscope data processing:\n• Game rotation vector, which provides a quaternion representing the attitude of the device\n• Gravity vector, which provides a three-dimensional vector representing the direction of gravity\n• Gyroscope bias, which provides a three-dimensional vector representing the gyroscope bias\nThe SFLP block is enabled by setting the SFLP_GAME_EN bit to 1 of the EMB_FUNC_EN_A (04h)  embedded\nfunctions register.\nThe SFLP block can be reinitialized by setting the SFLP_GAME_INIT bit to 1 of the EMB_FUNC_INIT_A (66h)\nembedded functions register.\nTable 1. Sensor fusion performance\nParameter Value\nStatic accuracyheading / yaw 0.5 deg. / 5 minutes\npitch 1.5 deg.\nroll 1.5 deg.\nLow dynamic accuracyheading / yaw 0.7 deg. / 5 minutes\npitch 0.5 deg.\nroll 0.5 deg.\nHigh dynamic accuracyheading / yaw 5.9 deg. / 5 minutes\npitch 1.6 deg.\nroll 1.2 deg.\nCalibration time 0.8 seconds(1)\nOrientation stabilization time 0.7 seconds\n \n1. Time required to reach steady state\n \nLSM6DSV\nAdaptive self-configuration (ASC)\nDS13476  - Rev 4 page 7/190\n3 Pin description\nFigure 4. Pin connections\nΩ Y\nΩ R\nΩ P\n \n Z\nY\nX\nSDO/SA0\nBOTTOM\nVIEWSDx\nSCx\nINT11\n411\n8\n5 7\nVdd_IOGND\nGNDVddINT2OCS_AuxSDO_Aux\nCS\nSCL\nSDA\nDirection of detectable\nacceleration (top view)\nDirection of detectable\nangular rate (top view)\nLSM6DSV\nPin description\nDS13476  - Rev 4 page 8/190\n3.1 Pin connections\nThe LSM6DSV offers flexibility to connect the pins in order to have two different mode connections and\nfunctionalities. In detail:\n• Mode 1 : I²C / MIPI I3C® slave interface or SPI (3- and 4-wire) serial interface is available.\n• Mode 2 : I²C / MIPI I3C® slave interface or SPI (3- and 4-wire) serial interface and I²C interface master for\nexternal sensor connections are available.\n• Mode 3:  I²C / MIPI I3C® slave interface or SPI (3- and 4-wire) serial interface is available for the application\nprocessor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is\navailable for the accelerometer and gyroscope.\nNote: Refer to the product application note for the details regarding operating/power mode configurations, settings,\nturn-on/off time and on-the-fly changes.\nFigure 5. LSM6DSV connection modes\nHOST\nLSM6DSVHOST\nLSM6DSMLSM6DSM External \nsensorsI2C/\nSPI (3/4-w)I2C/\nSPI (3/4-w)\nMaster I2CMode 1 Mode 2 Mode 3\nHOST\n I2C/\nSPI (3/4-w)\nAux SPI (3/4-w)For XL and/or \ngyro data\nCamera \nmoduleMIPI I3C /  MIPI I3C /  MIPI I3C /  \nLSM6DSV LSM6DSV® ® ®\nLSM6DSV\nPin connections\nDS13476  - Rev 4 page 9/190\nIn the following table, each mode is described for the pin connections and function.\nTable 2. Pin description\nPin# Name Mode 1 function Mode 2 function Mode 3 function\n1 SDO/SA0SPI 4-wire interface serial data output\n(SDO)\nI²C least significant bit of the device\naddress (SA0)SPI 4-wire interface serial data output\n(SDO)\nI²C least significant bit of the device\naddress (SA0)SPI 4-wire interface serial data output\n(SDO)\nI²C least significant bit of the device\naddress (SA0)\n2 SDx Connect to Vdd_IO or GND I²C serial data master (MSDA)Auxiliary SPI 3/4-wire interface serial data\ninput (SDI_Aux)\nand SPI 3-wire serial data output\n(SDO_Aux)\n3 SCx Connect to Vdd_IO or GND I²C serial clock master (MSCL)Auxiliary SPI 3/4-wire interface serial port\nclock (SPC_Aux)\n4 INT1 Programmable interrupt in I²C and SPI\n5 Vdd_IO(1) Power supply for I/O pins\n6 GND 0 V supply\n7 GND 0 V supply\n8 Vdd(1) Power supply\n9 INT2Programmable interrupt 2\n(INT2) / Data enable (DEN)Programmable interrupt 2 (INT2) / Data\nenable (DEN) /\nI²C master external synchronization\nsignal (MDRDY)Programmable interrupt 2 (INT2) / Data\nenable (DEN)\n10 OCS_AuxConnect to Vdd_IO or\nleave unconnected(2)Connect to Vdd_IO or\nleave unconnected(2)Enable auxiliary SPI 3/4-wire interface\n11 SDO_AuxConnect to Vdd_IO or\nleave unconnected(2)Connect to Vdd_IO or\nleave unconnected(2)Auxiliary SPI 3-wire interface: leave\nunconnected(2)\nAuxiliary SPI 4-wire interface: serial data\noutput (SDO_Aux)\n12 CSI²C / MIPI I3C® / SPI mode selection\n(1: SPI idle mode / I²C / MIPI I3C®\ncommunication enabled;\n0: SPI communication mode / I²C /\nMIPI I3C® disabled)I²C / MIPI I3C® / SPI mode selection\n(1: SPI idle mode / I²C / MIPI I3C®\ncommunication enabled;\n0: SPI communication mode / I²C /\nMIPI I3C® disabled)I²C / MIPI I3C® / SPI mode selection\n(1: SPI idle mode / I²C / MIPI I3C®\ncommunication enabled;\n0: SPI communication mode / I²C / MIPI\nI3C® disabled)\n13 SCLI²C / MIPI I3C® serial clock (SCL)\nSPI serial port clock (SPC)I²C / MIPI I3C® serial clock (SCL)\nSPI serial port clock (SPC)I²C / MIPI I3C® serial clock (SCL)\nSPI serial port clock (SPC)\n14 SDAI²C / MIPI I3C® serial data (SDA)\nSPI serial data input (SDI)\n3-wire interface serial data output\n(SDO)I²C / MIPI I3C® serial data (SDA)\nSPI serial data input (SDI)\n3-wire interface serial data output\n(SDO)I²C / MIPI I3C® serial data (SDA)\nSPI serial data input (SDI)\n3-wire interface serial data\noutput (SDO)\n \n1. Recommended 100 nF filter capacitor.\n2. Leave pin electrically unconnected and soldered to PCB.\n \nLSM6DSV\nPin connections\nDS13476  - Rev 4 page 10/190\n4 Module specifications\n4.1 Mechanical characteristics\n@ Vdd = 1.8 V, T = 25 °C, unless otherwise noted.\nTable 3. Mechanical characteristics\nSymbol Parameter Test conditions Min. Typ.(1) Max. Unit\nLA_FS Linear acceleration measurement range±2\ng±4\n±8\n±16\nG_FS Angular rate measurement range±125\ndps±250\n±500\n±1000\n±2000\n±4000\nLA_So Linear acceleration sensitivityFS = ±2 g 0.061\nmg/LSBFS = ±4 g 0.122\nFS = ±8 g 0.244\nFS = ±16 g 0.488\nG_So Angular rate sensitivity(2)FS = ±125 dps 4.375\nmdps/LSBFS = ±250 dps 8.75\nFS = ±500 dps 17.50\nFS = ±1000 dps 35\nFS = ±2000 dps 70\nFS = ±4000 dps 140\nG_So% Sensitivity tolerance(2) at component level ±0.3 %\nLA_SoDr Linear acceleration sensitivity change vs. temperature(3) from -40° to +85° ±0.01 %/°C\nG_SoDr Angular rate sensitivity change vs. temperature(3) from -40° to +85° ±0.007 %/°C\nLA_TyOff Linear acceleration zero- g level offset accuracy(4) ±12 mg\nG_TyOff Angular rate zero-rate level(4) ±1 dps\nLA_OffDr Linear acceleration zero- g level change vs. temperature(3) ±0.07 mg/°C\nG_OffDr Angular rate typical zero-rate level change vs. temperature(3) ±0.006 dps/°C\nRn Rate noise density in high-performance mode(5) 2.8 mdps/√Hz\nRnRMS Gyroscope RMS noise in low-power mode(6) 60 mdps RMS\nAnAcceleration noise density in high-performance mode(7) FS = ±2 g - ±16 g 60\nµg/√Hz\nAcceleration noise density in normal mode(8)(9) FS = ±2 g - ±16 g 100\nRMS Accelerometer RMS noise in low-power modeLPM1 2.3\nmg RMS LPM2 1.8\nLPM3 1.2\nLSM6DSV\nModule specifications\nDS13476  - Rev 4 page 11/190\nSymbol Parameter Test conditions Min. Typ.(1) Max. Unit\nLA_ODR Linear acceleration output data rate1.875(10)\n7.5\n15\n30\n60\n120\n240\n480\n960\n1.92 k\n3.84 k\n7.68 k Hz\nG_ODR Angular rate output data rate7.5\n15\n30\n60\n120\n240\n480\n960\n1.92 k\n3.84 k\n7.68 k\nHAODRODR variation over temperature and supply range in high-accuracy\nmode(11)Gyro on ±1\n%\nGyro off ±3\nVstLinear acceleration self-test output change(12)(13)(14) 50 1700 mg\nAngular rate self-test output change(15)(16)FS = ±250 dps 20 80 dps\nFS = ±2000 dps 150 700 dps\nTop Operating temperature range -40 +85 °C\n \n1. Typical specifications are not guaranteed.\n2. Sensitivity tolerance for FS up to ±2000 dps.\n3. Measurements are performed in a uniform temperature setup and they are based on characterization data in a limited number of samples.\nNot measured during final test for production.\n4. Value after calibration.\n5. Gyroscope rate noise density in high-performance mode is independent of the ODR and FS setting up to ±2000 dps.\n6. Gyroscope RMS noise in low-power mode is independent of the ODR and FS setting up to ±2000 dps.\n7. Accelerometer noise density in high-performance mode is independent of the selected ODR and FS. Valid when XL_DualC_EN = 0 in\nregister CTRL8 (17h)  .\n8. Accelerometer noise density in normal mode is independent of the ODR and FS setting. Valid when XL_DualC_EN = 0 in register CTRL8\n(17h) .\n9. Noise RMS related to BW = ODR/2.\n10. This ODR is available when the accelerometer is in low-power mode.\n11. Values specified by design.\n12. The sign of the linear acceleration self-test output change is defined by the ST_XL_[1:0] bits in a dedicated register for all axes.\n13. The linear acceleration self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb]\n(self-test enabled) - OUTPUT[LSb] (self-test disabled). 1LSb = 0.061 mg at ±2 g full scale.\n14. Accelerometer self-test limits are full-scale independent.\nLSM6DSV\nMechanical characteristics\nDS13476  - Rev 4 page 12/190\n15. The sign of the angular rate self-test output change is defined by the ST_G_[1:0] bits in a dedicated register for all axes.\n16. The angular rate self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test\nenabled) - OUTPUT[LSb] (self-test disabled). 1LSb = 70 mdps at ±2000 dps full scale.\n \n4.2 Electrical characteristics\n@ Vdd = 1.8 V, T = 25 °C, unless otherwise noted.\nTable 4. Electrical characteristics\nSymbol Parameter Test conditions Min. Typ.(1) Max. Unit\nVdd Supply voltage 1.71 1.8 3.6 V\nVdd_IO Power supply for I/O 1.08 3.6 V\nIddHPGyroscope and accelerometer current consumption in high-performance\nmode0.65 mA\nLA_IddHP Accelerometer current consumption in high-performance mode 190 µA\nLA_IddNM Accelerometer current consumption in normal mode 100 µA\nLA_IddLPM2 Accelerometer current consumption in low-power mode (LPM2)ODR = 60 Hz\nODR = 1.875 Hz20\n4.2µA\nLA_IddLPM1 Accelerometer current consumption in low-power mode (LPM1)ODR = 60 Hz\nODR = 1.875 Hz17\n4.0µA\nIddPD Gyroscope and accelerometer current consumption during power-down 2.6 µA\nTon Turn-on time - gyroscope 30 ms\nVIH Digital high-level input voltage0.7 *\nVdd_IOV\nVIL Digital low-level input voltage0.3 *\nVdd_IOV\nVOH High-level output voltage IOH = 4 mA(2) Vdd_IO\n- 0.2V\nVOL Low-level output voltage IOL = 4 mA(2)0.2 V\nTop Operating temperature range -40 +85 °C\n \n1. Typical specifications are not guaranteed.\n2. 4 mA is the maximum driving capability, that is, the maximum DC current that can be sourced/sunk by the digital pin in order to guarantee\nthe correct digital output voltage levels V OH and V OL.\n \nLSM6DSV\nElectrical characteristics\nDS13476  - Rev 4 page 13/190\n4.3 Temperature sensor characteristics\n@ Vdd = 1.8 V, T = 25 °C unless otherwise noted.\nTable 5. Temperature sensor characteristics\nSymbol Parameter Test condition Min. Typ. (1) Max. Unit\nTODR(2) Temperature refresh rate 60 Hz\nToff Temperature offset(3) -15 +15 °C\nTSen Temperature sensitivity 256 LSB/°C\nTST Temperature stabilization time(4) 500 µs\nT_ADC_res Temperature ADC resolution 16 bit\nTop Operating temperature range -40 +85 °C\n \n1. Typical specifications are not guaranteed\n2. When the accelerometer is in low-power mode and the gyroscope part is turned off, the TODR value is equal to the accelerometer ODR.\n3. The output of the temperature sensor is 0 LSB (typ.) at 25 °C.\n4. Time from power ON to valid data based on characterization data.\n \nLSM6DSV\nTemperature sensor characteristics\nDS13476  - Rev 4 page 14/190\n4.4 Communication interface characteristics\n4.4.1 SPI - serial peripheral interface\nSubject to general operating conditions for Vdd and Top. @ Vdd_IO = 1.8 V, T = 25 °C unless otherwise noted.\nTable 6. SPI slave timing values\nSymbol ParameterValue(1)\nUnit\nMin Typ Max\nfc(SPC) SPI clock frequency 10 MHz\ntc(SPC) SPI clock period 100\nnsthigh(SPC) SPI clock high 45\ntlow(SPC) SPI clock low 45\ntsu(CS)CS setup time (mode 3) 5\nCS setup time (mode 0) 20\nth(CS)CS hold time (mode 3) 20\nCS hold time (mode 0) 20\ntsu(SI) SDI input setup time 5\nth(SI) SDI input hold time 15\ntv(SO) SDO valid output time 15 25\ntdis(SO) SDO output disable time 50\nCload Bus capacitance 100 pF\n \n1. Values are evaluated at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not\ntested in production\n \nFigure 6. SPI slave timing in mode 0\nCS\nSPC\nSDI\nSDO MSB OUTMSB IN\nLSB OUTLSB IN\ntt\nttlow(SPC)\nv(SO)tc(SPC) thigh(SPC) tsu(CS)\nth(SI) tsu(SI)\ndis(SO)h(CS)\nLSM6DSV\nCommunication interface characteristics\nDS13476  - Rev 4 page 15/190\nFigure 7. SPI slave timing in mode 3\nCS\nSPC\nSDI\nSDO MSB OUTMSB IN LSB IN\nLSB OUTtdis(SO) tv(SO)tsu(SI)tlow(SPC)th(SI)tc(SPC) thigh(SPC) tsu(CS)\nNote: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both input and output ports.\nLSM6DSV\nCommunication interface characteristics\nDS13476  - Rev 4 page 16/190\n4.4.2 I²C - inter-IC control interface\nSubject to general operating conditions for Vdd and Top.\nTable 7. I²C slave timing values\nSymbol ParameterI²C fast mode(1)(2)I²C fast mode +(1)(2)\nUnit\nMin Max Min Max\nf(SCL) SCL clock frequency 0 400 0 1000 kHz\ntw(SCLL) SCL clock low time 1.3 0.5\nµs\ntw(SCLH) SCL clock high time 0.6 0.26\ntsu(SDA) SDA setup time 100 50 ns\nth(SDA) SDA data hold time 0 0.9 0\nµsth(ST) START/REPEATED START condition hold time 0.6 0.26\ntsu(SR) REPEATED START condition setup time 0.6 0.26\ntsu(SP) STOP condition setup time 0.6 0.26\ntw(SP:SR) Bus free time between STOP and START condition 1.3 0.5\nData valid time 0.9 0.45\nData valid acknowledge time 0.9 0.45\nCB Capacitive load for each bus line 400 550 pF\n \n1. Data based on standard I²C protocol requirement, not tested in production.\n2. Data for I²C fast mode and I²C fast mode + have been validated by characterization, not tested in production.\n \nFigure 8. I²C slave timing diagram\ntsu(SP)\ntw(SCLL)tsu(SDA)tsu(SR)\nth(ST) tw(SCLH)th(SDA)tw(SP:SR)STARTREPEATED\nSTART\nSTART\nSTOPSDA\nSCL\nNote: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both ports.\nLSM6DSV\nCommunication interface characteristics\nDS13476  - Rev 4 page 17/190\n4.5 Absolute maximum ratings\nStresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This\nis a stress rating only and functional operation of the device under these conditions is not implied. Exposure to\nmaximum rating conditions for extended periods may affect device reliability.\nTable 8. Absolute maximum ratings\nSymbol Ratings Maximum value Unit\nVdd Supply voltage -0.3 to 4.8 V\nTSTG Storage temperature range -40 to +125 °C\nSg Acceleration g for 0.2 ms 20,000 g\nESD Electrostatic discharge protection (HBM) 2 kV\nVinInput voltage on any control pin\n(including CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)-0.3 to Vdd_IO +0.3 V\nNote: Supply voltage on any pin should never exceed 4.8 V.\nThis device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.\nThis device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.\nLSM6DSV\nAbsolute maximum ratings\nDS13476  - Rev 4 page 18/190\n4.6 Terminology\n4.6.1 Sensitivity\nLinear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device.\nBecause the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards\nthe ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the\noutput value again. By doing so, ±1 g acceleration is applied to the sensor. Subtracting the larger output value\nfrom the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes\nvery little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large\nnumber of sensors (see Table 3 ).\nAn angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation\naround the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a\ndefined angular velocity to it. This value changes very little over temperature and time (see Table 3 ).\n4.6.2 Zero- g and zero-rate level\nLinear acceleration zero- g level offset (TyOff) describes the deviation of an actual output signal from the ideal\noutput signal if no acceleration is present. A sensor in a steady state on a horizontal surface measures 0 g on\nboth the X-axis and Y-axis, whereas the Z-axis measures 1 g. Ideally, the output is in the middle of the dynamic\nrange of the sensor (content of OUT registers 00h, data expressed as two\'s complement number). A deviation\nfrom the ideal value in this case is called zero- g offset.\nOffset is to some extent a result of stress to the MEMS sensor and therefore the offset can slightly change after\nmounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes\nlittle over temperature, see “Linear acceleration zero- g level change vs. temperature” in Table 3 . The zero- g level\ntolerance (TyOff) describes the standard deviation of the range of zero- g levels of a group of sensors.\nZero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise\nMEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly\nchange after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress.\nThis value changes very little over temperature and time (see Table 3 ).\nLSM6DSV\nTerminology\nDS13476  - Rev 4 page 19/190\n5 Digital interfaces\n5.1 I²C/SPI interface\nThe registers embedded inside the LSM6DSV may be accessed through both the I²C and SPI serial interfaces.\nThe latter may be software configured to operate either in 3-wire or 4-wire interface mode. The device is\ncompatible with SPI modes 0 and 3.\nThe serial interfaces are mapped to the same pins. To select/exploit the I²C interface, the CS line must be tied\nhigh (that is, connected to Vdd_IO).\nTable 9. Serial interface pin description\nPin name Pin description\nCSEnables SPI\nI²C/SPI mode selection\n(1: SPI idle mode / I²C communication enabled;\n0: SPI communication mode / I²C disabled)\nSCL/SPCI²C serial clock (SCL)\nSPI serial port clock (SPC)\nSDA/SDI/SDOI²C serial data (SDA)\nSPI serial data input (SDI)\n3-wire interface serial data output (SDO)\nSDO/SA0SPI serial data output (SDO)\nI²C less significant bit of the device address\n5.1.1 I²C serial interface\nThe LSM6DSV I²C is a bus slave. The I²C is employed to write the data to the registers, whose content can also\nbe read back.\nThe relevant I²C terminology is provided in the table below.\nTable 10. I²C terminology\nTerm Description\nTransmitter The device that sends data to the bus\nReceiver The device that receives data from the bus\nMaster The device that initiates a transfer, generates clock signals, and terminates a transfer\nSlave The device addressed by the master\nThere are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The\nlatter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be\nconnected to Vdd_IO through external pull-up resistors. When the bus is free, both the lines are high.\nThe I²C interface is implemented with fast mode (400 kHz) I²C standards as well as with fast mode plus\n(1000 kHz).\nIn order to disable the I²C block, I2C_I3C_disable = 1 must be written in IF_CFG (03h) .\nLSM6DSV\nDigital interfaces\nDS13476  - Rev 4 page 20/190\n5.1.2 I²C operation\nThe transaction on the bus is started through a start (ST) signal. A start condition is defined as a high to low\ntransition on the data line while the SCL line is held high. After this has been transmitted by the master, the bus\nis considered busy. The next byte of data transmitted after the start condition contains the address of the slave in\nthe first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to\nthe slave. When an address is sent, each device in the system compares the first seven bits after a start condition\nwith its address. If they match, the device considers itself addressed by the master.\nThe slave address (SAD) associated to the LSM6DSV is 110101xb. The SDO/SA0 pin can be used to modify the\nless significant bit of the device address. If the SDO/SA0 pin is connected to the supply voltage, LSb is 1 (address\n1101011b); else if the SDO/SA0 pin is connected to ground, the LSb value is 0 (address 1101010b). This solution\npermits to connect and address two different inertial modules to the same I²C bus.\nData transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge\npulse. The receiver must then pull the data line low so that it remains stable low during the high period of the\nacknowledge clock pulse. A receiver that has been addressed is obliged to generate an acknowledge after each\nbyte of data received.\nThe I²C embedded inside the LSM6DSV behaves like a slave device and the following protocol must be adhered\nto. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an\n8-bit subaddress (SUB) is transmitted. The increment of the address is configured by the CTRL3 (12h)  (IF_INC).\nThe slave address is completed with a read/write bit. If the bit is 1 (read), a repeated start (SR) condition\nmust be issued after the two subaddress bytes; if the bit is 0 (write) the master transmits to the slave with\ndirection unchanged. Table 11  explains how the SAD+read/write bit pattern is composed, listing all the possible\nconfigurations.\nTable 11. SAD+read/write patterns\nCommand SAD[6:1] SAD[0] = SA0 R/W SAD+R/W\nRead 110101 0 1 11010101 (D5h)\nWrite 110101 0 0 11010100 (D4h)\nRead 110101 1 1 11010111 (D7h)\nWrite 110101 1 0 11010110 (D6h)\nTable 12. Transfer when master is writing one byte to slave\nMaster ST SAD + W SUB DATA SP\nSlave SAK SAK SAK\nTable 13. Transfer when master is writing multiple bytes to slave\nMaster ST SAD + W SUB DATA DATA SP\nSlave SAK SAK SAK SAK\nTable 14. Transfer when master is receiving (reading) one byte of data from slave\nMaster ST SAD + W SUB SR SAD + R NMAK SP\nSlave SAK SAK SAK DATA\nTable 15. Transfer when master is receiving (reading) multiple bytes of data from slave\nMaster STSAD+\nWSUB SRSAD+\nRMAK MAK NMAK SP\nSlave SAK SAK SAK DATA DATA DATA\nLSM6DSV\nI²C/SPI interface\nDS13476  - Rev 4 page 21/190\nData are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred\nper transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a slave receiver does not\nacknowledge the slave address (that is, it is not able to receive because it is performing some real-time function)\nthe data line must be left high by the slave. The master can then abort the transfer. A low to high transition on the\nSDA line while the SCL line is high is defined as a stop condition. Each data transfer must be terminated by the\ngeneration of a stop (SP) condition.\nIn the presented communication format, MAK is master acknowledge and NMAK is no master acknowledge.\nLSM6DSV\nI²C/SPI interface\nDS13476  - Rev 4 page 22/190\n5.1.3 SPI bus interface\nThe SPI on the LSM6DSV is a bus slave which allows writing and reading the registers of the device.\nFigure 9. Read and write protocol (in mode 3)\nCS\nSPC\nSDI\nSDORW\nAD5 AD4 AD3 AD2 AD1 AD0DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0\nDO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0AD6\nCS enables the serial port and it is controlled by the SPI master. It goes low at the start of the transmission and\ngoes back high at the end. SPC is the serial port clock and it is controlled by the SPI master. It is stopped high\nwhen CS is high (no transmission). SDI and SDO  are, respectively, the serial port data input and output. Those\nlines are driven at the falling edge of SPC and should be captured at the rising edge of SPC.\nBoth the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case\nof multiple read/write bytes. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at\nthe first falling edge of SPC after the falling edge of CS while the last bit (bit 15, bit 23, ...) starts at the last falling\nedge of SPC just before the rising edge of CS.\nbit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is\nread. In latter case, the chip drives SDO  at the start of bit 8.\nbit 1-7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data that is written into the device (MSb first).\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nIn multiple read/write commands further blocks of 8 clock periods are added. When the CTRL3 (12h)  (IF_INC) bit\nis 0, the address used to read/write data remains the same for every block. When the CTRL3 (12h)  (IF_INC) bit is\n1, the address used to read/write data is increased at every block.\nThe function and the behavior of SDI and SDO remain unchanged.\nLSM6DSV\nI²C/SPI interface\nDS13476  - Rev 4 page 23/190\n5.1.3.1 SPI read\nFigure 10. SPI read protocol (in mode 3)\nCS\nSPC\nSDI\nSDORW\nDO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0AD5 AD4 AD3 AD2 AD1 AD0 AD6\nThe SPI read command is performed with 16 clock pulses. A multiple byte read command is performed by adding\nblocks of 8 clock pulses to the previous one.\nbit 0: READ bit. The value is 1.\nbit 1-7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nbit 16-... : data DO(...-8). Further data in multiple byte reads.\nFigure 11. Multiple byte SPI read protocol (2-byte example) (in mode 3)\nCS\nSPC\nSDI\nSDORW\nDO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0AD5AD4AD3AD2AD1AD0\nDO15 DO14 DO13 DO12 DO11 DO10 DO9 DO8AD6\nLSM6DSV\nI²C/SPI interface\nDS13476  - Rev 4 page 24/190\n5.1.3.2 SPI write\nFigure 12. SPI write protocol (in mode 3)\nCS\nSPC\nSDI\nRW DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0\nAD5 AD4 AD3 AD2 AD1 AD0 AD6\nThe SPI write command is performed with 16 clock pulses. A multiple byte write command is performed by adding\nblocks of 8 clock pulses to the previous one.\nbit 0: WRITE bit. The value is 0.\nbit 1 -7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data that is written inside the device (MSb first).\nbit 16-... : data DI(...-8). Further data in multiple byte writes.\nFigure 13. Multiple byte SPI write protocol (2-byte example) (in mode 3)\nCS\nSPC\nSDI\nRW\nAD5AD4AD3AD2AD1AD0DI7DI6DI5DI4DI3DI2DI1DI0DI15  DI14  DI13  DI12  DI11 DI10  DI9DI8\nAD6\n5.1.3.3 SPI read in 3-wire mode\n3-wire mode is entered by setting the IF_CFG (03h)  (SIM) bit equal to 1 (SPI serial interface mode selection).\nFigure 14. SPI read protocol in 3-wire mode (in mode 3)\nCS\nSPC\nSDI/O\nRW DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0\nAD5 AD4 AD3 AD2 AD1 AD0 AD6\nThe SPI read command is performed with 16 clock pulses:\nbit 0: READ bit. The value is 1.\nbit 1-7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nA multiple read command is also available in 3-wire mode.\nLSM6DSV\nI²C/SPI interface\nDS13476  - Rev 4 page 25/190\n5.2 MIPI I3C® interface\n5.2.1 MIPI I3C® slave interface\nThe LSM6DSV interface includes an MIPI I3C® SDR only slave interface (compliant with release 1.1 of the\nspecification) with MIPI I3C® SDR embedded features:\n• CCC command\n• Direct CCC communication (SET and GET)\n• Broadcast CCC communication\n• Private communications\n• Private read and write for single byte\n• Multiple read and write\n• In-band interrupt request\n• Slave reset pattern\n• Group address\n• Full range Vdd_IO support\n• Asynchronous modes 0 and 1\n• Synchronous mode\n• Error detection and recovery methods (S0-S6)\nIn order to disable the MIPI I3C® block, I2C_I3C_disable = 1 must be written in IF_CFG (03h) .\nLSM6DSV\nMIPI I3C® interface\nDS13476  - Rev 4 page 26/190\n5.2.2 MIPI I3C® CCC supported commands\nThe list of MIPI I3C® CCC commands supported by the device is detailed in the following table.\nTable 16. MIPI I3C® CCC commands\nCommand Command code Default Description\nENTDAA 0x07 DAA procedure\nSETDASA 0x87 Assign dynamic address using static address 0x6B/0x6A depending on SDO pin\nENEC 0x80 / 0x00 Slave activity control (direct and broadcast)\nDISEC 0x81/ 0x01 Slave activity control (direct and broadcast)\nENTAS0 0x82 / 0x02 Enter activity state (direct and broadcast)\nSETXTIME 0x98 / 0x28 Timing information exchange\nGETXTIME 0x990x07\n0x00\n0x05\n0x92Timing information exchange\nRSTDAA 0x06 Reset the assigned dynamic address (broadcast only)\nSETMWL 0x89 / 0x08 Define maximum write length during private write (direct and broadcast)\nSETMRL 0x8A / 0x09 Define maximum read length during private read (direct and broadcast)\nSETNEWDA 0x88 Change dynamic address\nGETMWL 0x8B0x00\n0x08\n(2 byte)Get maximum write length during private write\nGETMRL 0x8C0x00\n0x10\n0x09\n(3 byte)Get maximum read length during private read\nGETPID 0x8D0x02\n0x08\n0x00\n0x70\n0x92\n0x0BSDO = 1\n0x02\n0x08\n0x00\n0x70\n0x12\n0x0BSDO = 0\nGETBCR 0x8E0x07\n(1 byte)Bus characteristics register\nGETDCR 0x8F 0x44 default MIPI I3C® device characteristics register\nGETSTATUS 0x900x00\n0x00\n(2 byte)Status register\nGETMXDS 0x940x08\n0x60Return max write and read speed\nLSM6DSV\nMIPI I3C® interface\nDS13476  - Rev 4 page 27/190\nCommand Command code Default Description\nGETCAPS 0x950x00\n0x11\n0x18\n0x00Provide information about device capabilities and supported extended features\nSETGRPA 0x9B Group address assignment command\nRSTGRPA 0x2C / 0x9C Reset the group address\nRSTACT 0x9A / 0x2A Configure slave reset action\n5.2.3 Overview of anti-spike filter management\nThe device acts as a standard I²C target as long as it has an I²C static address. The device is capable of\ndetecting and disabling the I²C anti-spike filter after detecting the broadcast address (7\'h7E/W). In order to\nguarantee proper behavior of the device, the I3C master must emit the first START, 7\'h7E/W at open-drain speed\nusing I²C fast mode plus reference timing.\nAfter detecting the broadcast address, the device can receive the I3C dynamic address following the I3C push-\npull timing. If the device is not assigned a dynamic address, then the device continues to operate as an I²C device\nwith no anti-spike filter. For the case in which the host decides to keep the device as I²C with anti-spike filter, there\nis a configuration required to keep the anti-spike filter active. This configuration is done by writing the ASF_CTRL\nbit to 1 in the IF_CFG (03h)  register. This configuration forces the anti-spike filter to always be turned on instead\nof being managed by the communication on the bus.\nLSM6DSV\nMIPI I3C® interface\nDS13476  - Rev 4 page 28/190\n5.3 Master I²C interface\nIf the LSM6DSV is configured in mode 2, a master I²C line is available. The master serial interface is mapped to\nthe following dedicated pins.\nTable 17. Master I²C pin details\nPin name Pin description\nMSCL I²C serial clock master\nMSDA I²C serial data master\nMDRDY I²C master external synchronization signal\n5.4 Auxiliary SPI interface\nIf the LSM6DSV is configured in mode 3, the auxiliary SPI is available. The auxiliary SPI interface is mapped to\nthe following dedicated pins.\nTable 18. Auxiliary SPI pin details\nPin name Pin description\nOCS_Aux Enables auxiliary SPI 3/4-wire\nSDx Auxiliary SPI 3/4-wire data input (SDI_Aux) and SPI 3-wire data output (SDO_Aux)\nSCx Auxiliary SPI 3/4-wire interface serial port clock\nSDO_Aux Auxiliary SPI 4-wire data output (SDO_Aux)\nWhen the LSM6DSV is configured in mode 3, the auxiliary SPI can be connected to a camera module for OIS\nsupport.\nLSM6DSV\nMaster I²C interface\nDS13476  - Rev 4 page 29/190\n6 Functionality\nThis section describes all the operating modes and power modes of the LSM6DSV.\nNote: Refer to the product application note for the details regarding operating/power mode configurations, settings,\nturn-on/off time and on-the-fly changes.\n6.1 Operating modes\nIn the LSM6DSV, the accelerometer and the gyroscope can be turned on/off independently of each other and are\nallowed to have different ODRs and power modes.\nThe LSM6DSV has three operating modes available:\n• Only accelerometer active and gyroscope in power-down\n• Only gyroscope active and accelerometer in power-down\n• Both accelerometer and gyroscope sensors active with independent ODR and power mode\nThe accelerometer is activated from power-down by writing ODR_XL_[3:0] in CTRL1 (10h)  while the gyroscope\nis activated from power-down by writing ODR_G_[3:0] in CTRL2 (11h) . For combo mode, the ODRs are totally\nindependent.\n6.2 Accelerometer power modes\nIn the LSM6DSV, the accelerometer can be configured in five different operating modes: power-down mode,\nlow-power mode (1, 2, 3), normal mode, high-performance mode and high-accuracy ODR mode.\nThe operating mode selected depends on the value of the OP_MODE_XL_[2:0] bits in CTRL1 (10h) .\nIf the value of the OP_MODE_XL_[2:0] bits is 000 (default), high-performance mode is valid for all ODRs (from\n7.5 Hz up to 7.68 kHz).\nNormal mode is available for ODR values from 7.5 Hz to 1.92 kHz and it is enabled by setting the\nOP_MODE_XL_[2:0] bits to 111. Normal mode cannot be used in mode 3 connection mode.\nIn high-performance mode and in normal mode the analog anti-aliasing filter is active.\nLow-power mode is available for lower ODRs (1.875 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz). The three\nlow-power modes are enabled by setting OP_MODE_XL_[2:0] to 100 (LPM1), 101 (LPM2), 110 (LPM3).\nHigh-accuracy ODR mode is available for ODR values from 15 Hz up to 7.68 kHz and it is enabled by setting the\nOP_MODE_XL_[2:0] bits to 001. Refer to Section 6.5 High-accuracy ODR mode  for more details.\nThe embedded functions based on accelerometer data (free-fall, 6D/4D, tap/double-tap, wake-up, activity/\ninactivity, stationary/motion, step counter, step detection, significant motion, tilt) and the FIFO batching\nfunctionality are supported in all modes.\nLSM6DSV\nFunctionality\nDS13476  - Rev 4 page 30/190\n6.3 Accelerometer dual-channel mode\nThe LSM6DSV accelerometer block has a dual-channel architecture able to work with two different full scales\nsimultaneously. By default, the device operates in single-channel mode supporting FS scale values from ±2 g\nthrough ±16 g and different power modes, as described in Section 6.2 Accelerometer power modes . The block\ndiagrams in the following figures show the configuration of acceleration data processing in the two different\nmodes.\nFigure 15. Single-channel mode (XL_DualC_EN = 0)\nADCDigital\nLP Filter\nOP_MODE_XL_[2:0]\nODR_XL_[3:0]LPF1\nSPI / I2C /\nMIPI I3CFIFOComposite \nFilterChannel 1\n±2/±4/±8/±16 g\n®\nFigure 16. Dual-channel mode (XL_DualC_EN = 1)\nADCDigital\nLP Filter\nOP_MODE_XL_[2:0]\nODR_XL_[3:0]LPF1\nSPI / I2C /\nMIPI I3CFIFOComposite \nFilterChannel 1\n±2/±4/±8/±16 g\nDualC\nXL_DualC_ENChannel 2\n±16 g\n®\nThe dual-channel functionality can be enabled/disabled by configuring the bit XL_DualC_EN to 1 (enable) or to 0\n(disable) in CTRL8 (17h) .\nReferring to Figure 16. Dual-channel mode (XL_DualC_EN = 1) , when the dual-channel mode has been\nactivated:\n1. Channel 1 supports user-selectable full-scale acceleration range of ±2/±4/±8/±16 g based on the value of the\nFS_XL_[1:0] bits in the CTRL8 (17h)  register.\n2. Channel 2 full scale is set to ±16 g. Acceleration data are available in the output\nregisters from UI_OUTX_L_A_OIS_DualC (34h) and UI_OUTX_H_A_OIS_DualC (35h)  through\nUI_OUTZ_L_A_OIS_DualC (38h) and UI_OUTZ_H_A_OIS_DualC (39h) ).\nLSM6DSV\nAccelerometer dual-channel mode\nDS13476  - Rev 4 page 31/190\n6.4 Gyroscope power modes\nIn the LSM6DSV, the gyroscope can be configured in five different operating modes: power-down mode, sleep\nmode, low-power mode, high-performance mode and high-accuracy ODR mode.\nThe operating mode selected depends on the value of the OP_MODE_G_[2:0] bits in CTRL2 (11h) .\nIf the value of the OP_MODE_G_[2:0] bits is 000 (default), high-performance mode is valid for all ODRs (from 7.5\nHz up to 7.68 kHz).\nLow-power mode is available for lower ODRs (7.5 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz) and it is enabled by\nsetting the the OP_MODE_G_[2:0] bits to 101.\nHigh-accuracy ODR mode is available for ODR values from 15 Hz up to 7.68 kHz and it is enabled by setting the\nOP_MODE_G_[2:0] bits to 001. Refer to Section 6.5 High-accuracy ODR mode  for more details.\n6.5 High-accuracy ODR mode\nHigh-accuracy ODR (HAODR) mode can be enabled to reduce the part-to-part output data rate variation. It\nsupports accelerometer only, gyroscope only, and combo (accelerometer and gyroscope) modes. When this mode\nis used for one sensor (accelerometer or gyroscope), the other sensor also has to be configured in high-accuracy\nODR (HAODR) mode.\nThe main high-accuracy ODR features are:\n• Noise level is aligned with high-performance mode\n• Power consumption increase of 20 μA (typical) vs. the corresponding high-performance mode configuration\nselected\n• The UI channel bandwidth can be selected through the gyroscope LPF1 and accelerometer HPF/LPF2\nfilters.\n• When HAODR mode is enabled, it is applied to the UI accelerometer, UI gyroscope, EIS gyroscope, and\ntemperature. It is not applied to OIS accelerometer/gyroscope channels.\nNote: HAODR mode has to be enabled / disabled when the device is in power-down mode.\nWhen HAODR mode is enabled, two different sets of ODRs are supported based on the configuration of the\nHAODR_SEL_[1:0] bitfield in the HAODR_CFG (62h)  register, as shown in the table below.\nNote: High-accuracy ODR mode is not compatible with the activity/inactivity functionality (motion/stationary can be\nused).\nTable 19. Accelerometer and gyroscope ODR selection in high-accuracy ODR mode\nODR_XL_[3:0]\nODR_G_[3:0]ODR [Hz]\nHAODR_SEL_[1:0] = 00ODR [Hz]\nHAODR_SEL_[1:0] = 01ODR [Hz]\nHAODR_SEL_[1:0] = 10\n0000 Power-down Power-down Power-down\n0001 Reserved Reserved Reserved\n0010 Reserved Reserved Reserved\n0011 15 15.625 12.5\n0100 30 31.25 25\n0101 60 62.5 50\n0110 120 125 100\n0111 240 250 200\n1000 480 500 400\n1001 960 1000 800\n1010 1920 2000 1600\n1011 3840 4000 3200\n1100 7680 8000 6400\nOthers Reserved Reserved Reserved\nLSM6DSV\nGyroscope power modes\nDS13476  - Rev 4 page 32/190\n6.6 ODR-triggered mode\nWhen ODR-triggered mode is enabled, a reference signal must be provided to the INT2 pin, and the device then\nautomatically aligns (in frequency and phase) the data generation to the edges of the reference signal.\nIt supports accelerometer only, gyroscope only, and combo (accelerometer and gyroscope) modes. When both\nthe accelerometer and gyroscope are enabled, the user must configure the same ODR on both the accelerometer\nand gyroscope. It is not possible to select different ODRs for the accelerometer and gyroscope; if different output\ndata rate values are set, the ODR configured for the gyroscope data is also applied to the accelerometer data.\nThe full-scale configurations are totally independent between the accelerometer and gyroscope and they can be\nset in any combination.\nNote: ODR-triggered mode has to be enabled / disabled when the device is in power-down mode.\nNote: When ODR-triggered mode is enabled, the 1100 configuration of the ODR_XL_[3:0] bits in register CTRL1 (10h)\nand the 1100 configuration of the ODR_G_[3:0] bits in register CTRL2 (11h)  cannot be used.\nNote: ODR-triggered mode is not compatible with the EIS functionality.\n6.7 Block diagram of filters\nFigure 17. Block diagram of filters\nADC1\nADC2Low-Pass \nUI/EIS Gyro \nLow-Pass\nOIS Gyro  \nLow-Pass \nOIS XL Regs \narray, \nFIFOinterface\nInterrupt \nmng\nAuxiliary \nSPI\nVoltage and current \nreferencesTrimming circuit \nand Test interfaceClock and phase \ngene ratorPower \nmanage mentFTPCS\nSCL/SPC\nSDA/SDI/SDO\nSDO/SA0\nCS\nSPC_Aux\nSDI_Aux\nSDO_AuxINT1\nINT2M\nE\nM\nSS\nE\nN\nS\nO\nRLow-Pass \nUI XL  Gyro  \nUI/EIS/OIS \nfront-end \nXL UI/OIS\nfront-end\nTemperature \nsensorRegs \narrayInterrupt \nmngI2C/\n /SPIMIPI I3C   ®\nLSM6DSV\nODR-triggered mode\nDS13476  - Rev 4 page 33/190\n6.7.1 Block diagrams of the accelerometer filters\nIn the LSM6DSV, the filtering chain for the accelerometer part is composed of the following:\n• Digital filter (LPF1)\n• Composite filter\nDetails of the block diagram appear in the following figure.\nFigure 18. Accelerometer UI chain\nDigital\nLP Filter\nOP_MODE_XL_[2:0] \nODR_XL_[3:0]LPF1\nComposite \nFilterADC\nFigure 19. Accelerometer composite filter\nSLOPE\nFILTER000001\n010\n…\n111SPI /\nI2C /\nMIPI I3C\n10HP_SLOPE_XL_ENLPF2_XL_EN\n0\n1\nDigital\nHP Filter\nHP_LPF2_XL_BW_[2:0]Digital\nLP Filter\nLPF2\nS/D Tap6D / 4D0\n1LOW_PASS_ON_6D\n1\n0\nSLOPE_FDSWake-up\nActivity / \nInactivityFree-fall\nEmbedded  \nfunctions\nFIFOUSER\nOFFSET0\n1USR_OFF_ON_OUT\nUSR_OFF_W\nOFS_USR_[7:0]\n1\n0\nUSR_OFF_ON_WULPF1\nOutput (1)\n®HP_LPF2_XL_BW_[2:0]\nHP_LPF2_XL_BW_[2:0]\n1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode,\nhigh-accuracy ODR mode, or normal mode. This value is equal to 2300 Hz when the accelerometer is in\nlow-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) or 431 Hz in low-power mode 3 (8\nmean).\nNote: Embedded functions include the finite state machine, pedometer, step detector and step counter, significant\nmotion detection, and tilt functions.\nLSM6DSV\nBlock diagram of filters\nDS13476  - Rev 4 page 34/190\nThe accelerometer filtering chain when mode 3 is enabled is illustrated in the following figure.\nFigure 20. Accelerometer chain with mode 3 enabled\nDigital\nLP Filter\nLPF_OIS\nLPF_XL_OIS_BW_[2:0]ADC Aux_SP IODR XL \n@7.68 kHz \nUI chainSPI /\nI2C /\nMIPI I3CODR XL \n@7.68 kHz \n®\nNote: The accelerometer OIS chain is enabled by setting the OIS_XL_EN bit to 1 in the UI_CTRL1_OIS (70h)  /\nSPI2_CTRL1_OIS (70h)  register.\nThe configuration of the accelerometer UI chain is not affected by enabling/disabling the accelerometer OIS\nchain, with one exception: accelerometer normal operating mode (OP_MODE_XL_[2:0] = 111 in the CTRL1\n(10h)  register) cannot be used when the accelerometer OIS chain is enabled.\nAccelerometer output values are available in the following registers with ODR at 7.68 kHz:\n• UI_OUTX_L_A_OIS_DualC (34h) and UI_OUTX_H_A_OIS_DualC (35h)  through\nUI_OUTZ_L_A_OIS_DualC (38h) and UI_OUTZ_H_A_OIS_DualC (39h)\n• SPI2_OUTX_L_A_OIS (28h) and SPI2_OUTX_H_A_OIS (29h)  through SPI2_OUTZ_L_A_OIS (2Ch) and\nSPI2_OUTZ_H_A_OIS (2Dh)\nNote: When the accelerometer OIS is used, refer to the product application note for the power mode configuration and\nsettings.\nLSM6DSV\nBlock diagram of filters\nDS13476  - Rev 4 page 35/190\n6.7.2 Block diagrams of the gyroscope filters\nIn the LSM6DSV, the gyroscope filtering chain depends on the mode configuration:\n• Mode 1 (for user interface (UI) and electronic image stabilization (EIS) functionality through the primary\ninterface) and mode 2\nFigure 21. Gyroscope digital chain - mode 1 (UI/EIS) and mode 2\nADCLPF1_G_EN\nDigital\nLP filter\nLPF1_G_BW_[2:0]LPF10\n1\nSPI / I2C /\nMIPI I3CFIFO Digital\nLP filter\nODR_G_[3:0]LPF2\n(1)(2) \nFSM / MLC  ®\n1. When the gyroscope OIS or EIS chain is enabled, the LPF1 filter is not available in the gyroscope UI chain.\nIt is recommended to avoid using the LPF1 filter in the gyroscope UI chain when the gyroscope OIS or EIS is\nused.\n2. The LPF1 filter is available in high-performance mode only. If the gyroscope is configured in low-power\nmode, the LPF1 filter is bypassed.\nIn this configuration, the gyroscope ODR is selectable from 7.5 Hz up to 7.68 kHz. A low-pass filter (LPF1)\nis available, for more details about the filter characteristics see Table 63. Gyroscope LPF1 + LPF2 bandwidth\nselection .\nThe digital LPF2 filter\'s cutoff frequency depends on the selected gyroscope ODR, as indicated in the following\ntable.\nTable 20. Gyroscope LPF2 bandwidth selection\nGyroscope ODR [Hz] LPF2 cutoff [Hz]\n7.5 3.4\n15 6.6\n30 13.0\n60 24.6\n120 49.4\n240 96\n480 187\n960 342\n1.92 kHz 491\n3.84 kHz 528\n7.68 kHz 537\nNote: Data can be acquired from the output registers and FIFO over the primary I²C/MIPI I3C®/SPI interface.\nLSM6DSV\nBlock diagram of filters\nDS13476  - Rev 4 page 36/190\n• Mode 3 (for OIS functionality)\nFigure 22. Gyroscope digital chain - mode 3 (OIS)\nADC\nDigital\nLP filter\nLPF1_G_OIS_BW_[1:0]LPF1SPI / I2C /\nMIPI I3CFIFO Digital\nLP filter\nODR_G_[3:0]LPF2\nAux_SP IODR gyro\n@7.68 kHz (1)(2)®\n(3)\n1. When the gyroscope OIS or EIS chain is enabled, the LPF1 filter is not available in the gyroscope UI\nchain.\n2. It is recommended to avoid using the LPF1 filter in mode1/2 when the gyroscope OIS or EIS chain is\nused.\n3. When the gyroscope OIS is used, refer to the product application note for the power mode\nconfiguration and settings.\nThe auxiliary interface needs to be enabled in UI_CTRL1_OIS (70h)  / SPI2_CTRL1_OIS (70h) .\nIn mode 3 configuration, there are two paths:\n• The chain for user interface (UI) where the ODR is selectable from 7.5 Hz up to 7.68 kHz\n• The chain for OIS where the ODR is at 7.68 kHz and the LPF1 is available. The LPF1 configuration\ndepends on the setting of the LPF1_G_OIS_BW_[1:0] bits in register UI_CTRL2_OIS (71h)  /\nSPI2_CTRL2_OIS (71h) ; for more details about the filter characteristics see UI_CTRL2_OIS (71h) .\nGyroscope output values are in registers 22h to 27h if read from the Auxi_SPI or in registers 2Eh to\n33h if read from the primary interface with the selected full scale FS_G_OIS_[1:0] bits in UI_CTRL2_OIS\n(71h)  / SPI2_CTRL2_OIS (71h) ).\nLSM6DSV\nBlock diagram of filters\nDS13476  - Rev 4 page 37/190\n6.8 Enhanced EIS\nThe LSM6DSV offers advanced design flexibility for EIS applications: enhanced EIS functionality has a dedicated\nchannel and processing with independent filtering.\nEnhanced EIS main features:\n• Enhanced EIS channel gyroscope data can be read over the primary interfaces through I²C / MIPI I3C® /\nSPI.\n• EIS data are available in free-run mode in the output registers ( UI_OUTX_L_G_OIS_EIS (2Eh) and\nUI_OUTX_H_G_OIS_EIS (2Fh)  through UI_OUTZ_L_G_OIS_EIS (32h) and UI_OUTZ_H_G_OIS_EIS\n(33h) ) by setting the G_EIS_ON_G_OIS_OUT_REG bit to 1 in the CTRL_EIS (6Bh)  register or in FIFO (by\nsetting the G_EIS_FIFO_EN bit to 1 in the FIFO_CTRL4 (0Ah)  register) with dedicated TAG and timestamp\nconfigurable using FIFO_CTRL4 (0Ah) .\n• Enhanced EIS option is compatible with mode 3 selection. When EIS data-out are read from the output\nregisters (setting G_EIS_ON_G_OIS_OUT_REG bit), data from the gyroscope OIS chain can be only read\nfrom the auxiliary SPI interface.\nFigure 23. LSM6DSV supports UI, enhanced EIS, and OIS processing simultaneously\n \n \n UI UI / EIS \nBlock EIS  \nCamera \nmodule  \nAP \nAuxiliary \nSPIPrimary  \noutput  \nI2C/MIPI I3C  /SPI\n®\nFigure 24. Gyroscope enhanced EIS and UI block diagram\n \nADC  \nLPF EISLPF UI\nFS UIFIFO\nSPI / I2C/ \nMIPI I3CUI Channel \nEIS Channel \nFS EIS®\nWhen enhanced EIS mode is activated through the ODR_EIS_[1:0] bits in the CTRL_EIS (6Bh)  register:\n• Gyroscope UI can be configured only in power-down mode or high-performance mode;\n• Gyroscope EIS full scale can be selected by using the FS_G_EIS_[2:0] bits in the CTRL_EIS (6Bh)\nregister;\n• Gyroscope EIS data rate selectable at 1.92 kHz or 960 Hz configurable through the ODR_G_EIS_[1:0] bits\nin the CTRL_EIS (6Bh)  register;\n• LPF_EIS low-pass filter (refer to Figure 24 ) bandwidth selection can be configured through the\nLPF_G_EIS_BW bit in the CTRL_EIS (6Bh)  register.\nLSM6DSV\nEnhanced EIS\nDS13476  - Rev 4 page 38/190\n6.9 OIS\nThis section describes OIS functionality. There is a dedicated gyroscope and accelerometer DSP for OIS.\nThe device also supports self-test functionality on the OIS side.\n6.9.1 Enabling OIS functionality and connection schemes\nThere are two different ways in order to enable and configure OIS functionality:\n• Auxiliary SPI full control : Enabling and configuration done from the auxiliary SPI\n• Primary interface full control : Enabling and configuration done from the primary interface\nThe configurations that allow selecting these two different options are done using the OIS_CTRL_FROM_UI bit in\nthe FUNC_CFG_ACCESS (01h)  register as described in the following table.\nTable 21. OIS configurations\nOIS_CTRL_FROM_UI OIS configuration option\n0 Auxiliary SPI full control\n1 Primary interface full control\nLSM6DSV\nOIS\nDS13476  - Rev 4 page 39/190\n6.9.1.1 Auxiliary SPI full control\nThis is the default condition of the device. The camera module is completely independent from the application\nprocessor as shown in Figure 25 .\nThe auxiliary SPI can configure OIS functionality through SPI2_INT_OIS (6Fh) , SPI2_CTRL1_OIS (70h) ,\nSPI2_CTRL2_OIS (71h) , SPI2_CTRL3_OIS (72h) .\nReading from the auxiliary SPI is enabled only when the SPI2_READ_EN bit in the SPI2_CTRL1_OIS (70h)\nregister is set to 1.\nThe primary interface can access the OIS control registers ( UI_INT_OIS (6Fh) , UI_CTRL1_OIS (70h) ,\nUI_CTRL2_OIS (71h) , UI_CTRL3_OIS (72h) ) in read mode.\nFigure 25. Auxiliary SPI full control\n6x\nUI/OISAP\nI3C/SPI/I2CCamera Module\nOIS DriverImage \nSensor\nActuator\nSPI_Aux\nLSM6DSV\nOIS\nDS13476  - Rev 4 page 40/190\n6.9.1.2 Primary interface full control\nThis option allows the application processor to configure all OIS functionalities from the primary interface. This\noption allows using embedded OIS data for both the main and front camera, connecting them to the application\nprocessor (eventually adding a context hub) as shown in Figure 26 : the AP can also do some processing on the\ndata before sending them to the cameras.\nIn order to place the device in this mode, the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS (01h)\nregister must be set to 1 from the primary interface.\nFigure 26. OIS Primary interface full control\nContext \nHubFront camera\n6x\nUI/OISAP\nI3C/SPI/I2C2ndcamera Main camera\nOIS DriverImage \nSensor\nActuator\nContext \nHubFront camera\n6x\nUI/OISAP\nI3C/SPI/I2C2ndcamera Main camera\nOIS DriverImage \nSensor\nActuator\nSPI_Aux\n(a) (b)\nThen, the AP can configure OIS functionalities through UI_INT_OIS (6Fh) , UI_CTRL1_OIS (70h) , UI_CTRL2_OIS\n(71h) , UI_CTRL3_OIS (72h) .\nReading from the auxiliary SPI can be enabled by setting the SPI2_ READ_EN bit in the UI_CTRL1_OIS (70h)\nregister to 1 in order to directly read OIS data (as shown in Figure 26  (b)). The auxiliary SPI can access the\nSPI2_INT_OIS (6Fh) , SPI2_CTRL1_OIS (70h) , SPI2_CTRL2_OIS (71h) , and SPI2_CTRL3_OIS (72h)  registers\nin read-only mode.\nNote: The OIS_CTRL_FROM_UI bit is reset by the software reset procedure.\nLSM6DSV\nOIS\nDS13476  - Rev 4 page 41/190\n6.10 FIFO\nThe presence of a FIFO allows consistent power saving for the system since the host processor does not need\ncontinuously poll data from the sensor, but It can wake up only when needed and burst the significant data out\nfrom the FIFO.\nThe LSM6DSV embeds 1.5 KB of data in FIFO (up to 4.5 KB with the compression feature enabled) to store the\nfollowing data:\n• Gyroscope\n• Accelerometer\n• External sensors (up to 4)\n• Step counter\n• Timestamp\n• Temperature\n• SFLP output data (quaternion, gyroscope bias, gravity vector)\nWriting data in the FIFO can be configured to be triggered by the:\n• Accelerometer / gyroscope data-ready signal\n• Sensor hub data-ready signal\n• Step detection signal\nThe applications have maximum flexibility in choosing the rate of batching for physical sensors with FIFO-\ndedicated configurations: accelerometer, gyroscope and temperature sensor batch rates can be selected by the\nuser. External sensor writing in FIFO can be triggered by the accelerometer data-ready signal or by an external\nsensor interrupt. The step counter can be stored in FIFO with associated timestamp each time a step is detected.\nIt is possible to select decimation for timestamp batching in FIFO with a factor of 1, 8, or 32.\nThe reconstruction of a FIFO stream is a simple task thanks to the FIFO_DATA_OUT_TAG byte that allows\nrecognizing the meaning of a word in FIFO.\nFIFO allows correct reconstruction of the timestamp information for each sensor stored in FIFO. If a change in the\nODR or BDR (batch data rate) configuration is performed, the application can correctly reconstruct the timestamp\nand know exactly when the change was applied without disabling FIFO batching. FIFO stores information of the\nnew configuration and timestamp in which the change was applied in the device.\nFinally, FIFO embeds a compression algorithm that the user can enable in order to have up to 4.5 KB data\nstored in FIFO and take advantage of interface communication length for FIFO flushing and communication power\nconsumption.\nThe programmable FIFO watermark threshold can be set using the WTM[7:0] bits in the FIFO_CTRL1 (07h)\nregister. To monitor the FIFO status, dedicated registers ( FIFO_STATUS1 (1Bh) , FIFO_STATUS2 (1Ch) ) can be\nread to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO watermark status and the number\nof unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pins of these status\nevents, the configuration can be set in INT1_CTRL (0Dh)  and INT2_CTRL (0Eh) .\nThe FIFO buffer can be configured according to seven different modes:\n• Bypass mode\n• FIFO mode\n• Continuous mode\n• Continuous-to-FIFO mode\n• ContinuousWTM-to-full mode\n• Bypass-to-continuous mode\n• Bypass-to-FIFO mode\nEach mode is selected by the FIFO_MODE_[2:0] bits in the FIFO_CTRL4 (0Ah)  register.\n6.10.1 Bypass mode\nIn bypass mode ( FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0] = 000), the FIFO is not operational and it remains empty.\nBypass mode is also used to reset the FIFO when in FIFO mode.\nLSM6DSV\nFIFO\nDS13476  - Rev 4 page 42/190\n6.10.2 FIFO mode\nIn FIFO mode ( FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0] = 001) data from the output channels are stored in the\nFIFO until it is full.\nTo reset FIFO content, bypass mode should be selected by writing FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0])\nto 000. After this reset command, it is possible to restart FIFO mode by writing FIFO_CTRL4 (0Ah)\n(FIFO_MODE_[2:0]) to 001.\nThe FIFO buffer memorizes up to 4.5 KB of data (with compression enabled) but the depth of the FIFO can be\nresized by setting the WTM[7:0] bits in FIFO_CTRL1 (07h) . If the STOP_ON_WTM bit in FIFO_CTRL2 (08h)  is\nset to 1, FIFO depth is limited up to the WTM[7:0] bits in the FIFO_CTRL1 (07h)  register.\n6.10.3 Continuous mode\nContinuous mode ( FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0] = 110) provides a continuous FIFO update: as new\ndata arrives, the older data is discarded.\nA FIFO threshold flag FIFO_STATUS2 (1Ch) (FIFO_WTM_IA) is asserted when the number of unread samples in\nFIFO is greater than or equal to FIFO_CTRL1 (07h)  (WTM[7:0]).\nIt is possible to route the FIFO_WTM_IA flag to the INT1 pin by writing in register INT1_CTRL (0Dh)\n(INT1_FIFO_TH) = 1 or to the INT2 pin by writing in register INT2_CTRL (0Eh) (INT2_FIFO_TH) = 1.\nA full-flag interrupt can be enabled, INT1_CTRL (0Dh) (INT1_FIFO_FULL) = 1 or INT2_CTRL (0Eh)\n(INT2_FIFO_FULL) = 1, in order to indicate FIFO saturation and eventually read its content all at once.\nIf an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the FIFO_OVR_IA flag\nin FIFO_STATUS2 (1Ch)  is asserted.\nIn order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples\navailable in FIFO_STATUS1 (1Bh)  and FIFO_STATUS2 (1Ch) (DIFF_FIFO_[8:0]).\n6.10.4 Continuous-to-FIFO mode\nIn continuous-to-FIFO mode ( FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0] = 011), FIFO behavior changes according to\nthe trigger event detected in one of the following interrupt events:\n• Single tap\n• Double tap\n• Wake-up\n• Free-fall\n• D6D\nWhen the selected trigger bit is equal to 1, FIFO operates in FIFO mode.\nWhen the selected trigger bit is equal to 0, FIFO operates in continuous mode.\n6.10.5 ContinuousWTM-to-full mode\nIn continuousWTM-to-full mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 010), FIFO behavior changes\naccording to the trigger event detected in one of the following interrupt events:\n• Single tap\n• Double tap\n• Wake-up\n• Free-fall\n• D6D\nWhen the selected trigger bit is equal to 0, FIFO operates in continuous mode with the FIFO size limited to the\nFIFO watermark level (defined by the WTM[7:0] bits in the FIFO_CTRL1 (07h)  register).\nWhen the selected trigger bit is equal to 1, FIFO continues to store data until it is full.\nLSM6DSV\nFIFO\nDS13476  - Rev 4 page 43/190\n6.10.6 Bypass-to-continuous mode\nIn bypass-to-continuous mode ( FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0] = 100), data measurement storage inside\nFIFO operates in Continuous mode when selected triggers are equal to 1, otherwise FIFO content is reset\n(bypass mode).\nFIFO behavior changes according to the trigger event detected in one of the following interrupt events:\n• Single tap\n• Double tap\n• Wake-up\n• Free-fall\n• D6D\n6.10.7 Bypass-to-FIFO mode\nIn bypass-to-FIFO mode ( FIFO_CTRL4 (0Ah) (FIFO_MODE_[2:0] = 111), data measurement storage inside FIFO\noperates in FIFO mode when selected triggers are equal to 1, otherwise FIFO content is reset (bypass mode).\nFIFO behavior changes according to the trigger event detected in one of the following interrupt events:\n• Single tap\n• Double tap\n• Wake-up\n• Free-fall\n• D6D\n6.10.8 FIFO reading procedure\nThe data stored in FIFO are accessible from dedicated registers and each FIFO word is composed of 7\nbytes: one tag byte ( FIFO_DATA_OUT_TAG (78h) , in order to identify the sensor, and 6 bytes of fixed data\n(FIFO_DATA_OUT registers from (79h) to (7Eh)).\nThe DIFF_FIFO_[8:0] field in the FIFO_STATUS1 (1Bh)  and FIFO_STATUS2 (1Ch)  registers contains the number\nof words (1 byte TAG + 6 bytes DATA) collected in FIFO.\nIn addition, it is possible to configure a counter of the batch events of accelerometer or gyroscope sensors.\nThe flag COUNTER_BDR_IA in FIFO_STATUS2 (1Ch)  alerts that the counter reaches a selectable threshold\n(CNT_BDR_TH_[9:0] field in COUNTER_BDR_REG1 (0Bh)  and COUNTER_BDR_REG2 (0Ch) ). This allows\ntriggering the reading of FIFO with the desired latency of one single sensor. The sensor is selectable using\nthe TRIG_COUNTER_BDR_[1:0] bits in COUNTER_BDR_REG1 (0Bh) . As for the other FIFO status events,\nthe flag COUNTER_BDR_IA can be routed on the INT1 or INT2 pins by asserting the corresponding bits\n(INT1_CNT_BDR of INT1_CTRL (0Dh)  and INT2_CNT_BDR of INT2_CTRL (0Eh) ).\nIn order to maximize the amount of accelerometer and gyroscope data in FIFO, the user can enable\nthe compression algorithm by setting to 1 both the FIFO_COMPR_EN bit in EMB_FUNC_EN_B (05h)\n(embedded functions registers bank) and the FIFO_COMPR_RT_EN bit in FIFO_CTRL2 (08h) . When\ncompression is enabled, it is also possible to force writing noncompressed data at a selectable rate using the\nUNCOMPR_RATE_[1:0] field in FIFO_CTRL2 (08h) .\nMeta information about accelerometer and gyroscope sensor configuration changes can be managed by enabling\nthe ODR_CHG_EN bit in FIFO_CTRL2 (08h) .\nLSM6DSV\nFIFO\nDS13476  - Rev 4 page 44/190\n7 Application hints\n7.1 LSM6DSV electrical connections in mode 1\nFigure 27. LSM6DSV electrical connections in mode 1\nGND \nor \nVdd_IO\nVdd_IO\nGND100 nFC2SDO/SA0\nSDx\nSCx\nINT1\nGNDVdd_IO\nCSSCLSDA\n11\n5 712\nTOP\nVIEW\nVddINT2NCNC14\n8 4 Vdd\nGND100 nFC1GND1\nSCL\nSDAVdd_IO\nRpu Rpu\nPull-up to be added\nRpu=10kOhmI2C configurationHOST\nLSM6DSVMode 1\n(1)\n(1)I2C\nSPI (3/4-w)/\nMIPI I3C /  ®\n1. Leave pin electrically unconnected and soldered to PCB.\nThe device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic)\nshould be placed as near as possible to the supply pin of the device (common design practice).\nThe functionality of the device and the measured acceleration/angular rate data is selectable and accessible\nthrough the SPI/I²C/MIPI I3C® interface.\nThe functions, the threshold, and the timing of the two interrupt pins for each sensor can be completely\nprogrammed by the user through the SPI/I²C/MIPI I3C® interface.\nLSM6DSV\nApplication hints\nDS13476  - Rev 4 page 45/190\n7.2 LSM6DSV electrical connections in mode 2\nFigure 28. LSM6DSV electrical connections in mode 2\nVdd_IO\nGND100 nFC2SDO/SA0\nMSDA\nMSCL\nINT1\nGNDVdd_IO\nCSSCLSDA\n11\n5 712\nTOP \nVIEW\nVddNCNC14\n8 4 Vdd\nGND100 nFC1MDRDY/INT2GND1HOST\nLSM6DSMLSM6DSM External \nsensorsMaster I2CMode 2\nSCL\nSDAVdd_IO\nRpu Rpu\nPull-up to be added\nRpu=10kOhmI2C configuration(1)\n(1)I2C\nSPI (3/4-w)/\nMIPI I3C /  \nLSM6DSV®\n1. Leave pin electrically unconnected and soldered to PCB.\nThe device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic)\nshould be placed as near as possible to the supply pin of the device (common design practice).\nThe functionality of the device and the measured acceleration/angular rate data is selectable and accessible\nthrough the SPI/I²C/MIPI I3C® primary interface.\nThe functions, the threshold, and the timing of the two interrupt pins for each sensor can be completely\nprogrammed by the user through the SPI/I²C/MIPI I3C® primary interface.\nLSM6DSV\nLSM6DSV electrical connections in mode 2\nDS13476  - Rev 4 page 46/190\n7.3 LSM6DSV electrical connections in mode 3\nFigure 29. LSM6DSV electrical connections in mode 3 (auxiliary 3/4-wire SPI)\nVdd_IO\nGND100 nFC2SDO/SA0\nINT1\nGNDVdd_IO SDA\n11\n5 712\nTOP \nVIEW\nVddINT2SDO_Aux14\n8 4 Vdd\nGND100 nFC1SDI_Aux\nSPC_AuxOCS_Aux1\nSCL\nCSGND\nSCL\nSDAVdd_IO\nRpu Rpu\nPull-up to be added\nRpu=10kOhmI2C configurationHOST\nCamera \nmoduleMode3\nFor XL and/or\ngyro data I2C\nSPI (3/4-w)/\nMIPI I3C /  \nAux SPI (3/4-wire)LSM6DSV®\nNote: When mode 3 is used, the pull-up on pins 10 and 11 can be enabled or disabled (refer to Table 22. Internal pin\nstatus ). To avoid leakage current, it is not recommended to leave the SPI lines floating (or when the OIS system\nis off).\nThe device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic)\nshould be placed as near as possible to the supply pin of the device (common design practice).\nThe functionality of the device is selectable and accessible through the SPI/I²C/MIPI I3C® primary interface.\nMeasured acceleration/angular rate data is selectable and accessible through the SPI/I²C/MIPI I3C® primary\ninterface and auxiliary SPI.\nThe functions, the threshold, and the timing of the two interrupt pins for each sensor can be completely\nprogrammed by the user through the SPI/I²C/MIPI I3C® interface.\nNote: When mode 3 is used, refer to the product application note for the power mode configuration and settings.\nLSM6DSV\nLSM6DSV electrical connections in mode 3\nDS13476  - Rev 4 page 47/190\nTable 22. Internal pin status\npin# Name Mode 1 function Mode 2 function Mode 3 function Pin status mode 1 Pin status mode 2 Pin status mode 3(1)\n1SDOSPI 4-wire interface serial\ndata output (SDO)SPI 4-wire interface serial\ndata output (SDO)SPI 4-wire interface serial\ndata output (SDO)\nDefault: input without pull-up\nPull-up is enabled if bit\nSDO_PU_EN = 1 in register\nPIN_CTRL (02h) .Default: input without pull-up\nPull-up is enabled if bit\nSDO_PU_EN = 1 in register\nPIN_CTRL (02h) .Default: Input without pull-up\nPull-up is enabled if bit\nSDO_PU_EN = 1 in register\nPIN_CTRL (02h) .SA0I²C least significant bit of\nthe device address (SA0)\nMIPI I3C® least significant\nbit of the static address\n(SA0)I²C least significant bit of\nthe device address (SA0)\nMIPI I3C® least significant\nbit of the static address\n(SA0)I²C least significant bit of\nthe device address (SA0)\nMIPI I3C® least significant\nbit of the static address\n(SA0)\n2 SDx Connect to Vdd_IO or GNDI²C serial data master\n(MSDA)Auxiliary SPI 3/4-wire\ninterface serial data input\n(SDI_Aux and SPI 3-\nwire serial data output\n(SDO_Aux)Default: input without pull-up\nPull-up is enabled if bit\nSHUB_PU_EN = 1 in register\nIF_CFG (03h) .Default: input without pull-up\nPull-up is enabled if bit\nSHUB_PU_EN = 1 in register\nIF_CFG (03h) .Default: input without pull-up\nPull-up is enabled if bit\nSHUB_PU_EN = 1 in register\nIF_CFG (03h) .\n3 SCx Connect to Vdd_IO or GNDI²C serial clock master\n(MSCL)Auxiliary SPI 3/4-wire\ninterface serial port clock\n(SPC_Aux)Default: input without pull-up\nPull-up is enabled if bit\nSHUB_PU_EN = 1 in register\nIF_CFG (03h) .Default: input without pull-up\nPull-up is enabled if bit\nSHUB_PU_EN = 1 in register\nIF_CFG (03h) .Default: input without pull-up\nPull-up is enabled if bit\nSHUB_PU_EN = 1 in register\nIF_CFG (03h) .\n4 INT1 Programmable interrupt 1 Programmable interrupt 1 Programmable interrupt 1 Default: output forced to ground Default: output forced to ground Default: output forced to ground\n5 Vdd_IO Power supply for I/O pins Power supply for I/O pins Power supply for I/O pins    \n6 GND 0 V supply 0 V supply 0 V supply    \n7 GND 0 V supply 0 V supply 0 V supply    \n8 Vdd Power supply Power supply Power supply    \n9 INT2Programmable interrupt 2\n(INT2) / Data enabled\n(DEN)Programmable interrupt 2\n(INT2) / Data enabled\n(DEN) / I²C master external\nsynchronization signal\n(MDRDY)Programmable interrupt 2\n(INT2) / Data enabled\n(DEN)Default: output forced to ground Default: output forced to ground Default: output forced to ground\n10 OCS_AuxConnect to Vdd_IO or\nleave unconnectedConnect to Vdd_IO or\nleave unconnectedAuxiliary SPI 3/4-wire\ninterface enabledDefault: input with pull-up\nPull-up is disabled if bit\nOIS_PU_DIS = 1 in register\nPIN_CTRL (02h) .Default: input with pull-up\nPull-up is disabled if bit\nOIS_PU_DIS = 1 in register\nPIN_CTRL (02h) .Default: input without pull-up\n(regardless of the value of bit\nOIS_PU_DIS in register PIN_CTRL\n(02h) )\n11 SDO_AuxConnect to Vdd_IO or\nleave unconnectedConnect to Vdd_IO or\nleave unconnectedAuxiliary SPI 3-\nwire interface: leave\nunconnected / Auxiliary SPI\n4-wire interface: serial data\noutput (SDO_Aux)Default: input with pull-up\nPull-up is disabled if bit\nOIS_PU_DIS = 1 in register\nPIN_CTRL (02h) .Default: input with pull-up\nPull-up is disabled if bit\nOIS_PU_DIS = 1 in register\nPIN_CTRL (02h) .Default: input without pull-up\nPull-up is enabled if bit SIM_OIS = 1\n(Aux_SPI 3-wire) in reg 70h and\nbit OIS_PU_DIS = 0 in register\nPIN_CTRL (02h) .\n12 CSI²C/SPI mode selection\n(1:SPI idle mode / I²C\ncommunication enabled;\n0: SPI communication\nmode / I²C disabled)I²C/SPI mode selection\n(1:SPI idle mode / I²C\ncommunication enabled;\n0: SPI communication\nmode / I²C disabled)I²C/SPI mode selection\n(1:SPI idle mode / I²C\ncommunication enabled;\n0: SPI communication\nmode / I²C disabled)Default: input with pull-up\nPull-up is disabled if bit\nI2C_I3C_disable = 1 in register\nIF_CFG (03h) .Default: input with pull-up\nPull-up is disabled if bit\nI2C_I3C_disable = 1 in register\nIF_CFG (03h) .Default: input with pull-up\nPull-up is disabled if bit\nI2C_I3C_disable = 1 in register\nIF_CFG (03h) .\n13 SCLI²C/MIPI I3C® serial clock\n(SCL) / SPI serial port clock\n(SPC)I²C/MIPI I3C® serial clock\n(SCL) / SPI serial port clock\n(SPC)I²C/MIPI I3C® serial clock\n(SCL) / SPI serial port clock\n(SPC)Default: input without pull-up Default: input without pull-up Default: input without pull-up\nDS13476  - Rev 4 page 48/190\nLSM6DSV\nLSM6DSV  electrical connections in mode 3  \npin# Name Mode 1 function Mode 2 function Mode 3 function Pin status mode 1 Pin status mode 2 Pin status mode 3(1)\n14 SDAI²C/MIPI I3C® serial\ndata (SDA) / SPI serial\ndata input (SDI) / 3-wire\ninterface serial data output\n(SDO)I²C/MIPI I3C® serial\ndata (SDA) / SPI serial\ndata input (SDI) / 3-wire\ninterface serial data output\n(SDO)I²C/MIPI I3C® serial\ndata (SDA) / SPI serial\ndata input (SDI) / 3-wire\ninterface serial data output\n(SDO)Default: input without pull-up\nPull-up is enabled if bit\nSDA_PU_EN = 1 in register IF_CFG\n(03h) .Default: input without pull-up\nPull-up is enabled if bit\nSDA_PU_EN = 1 in register IF_CFG\n(03h) .Default: input without pull-up\nPull-up is enabled if bit\nSDA_PU_EN = 1 in register IF_CFG\n(03h) .\n \n1. Mode 3 is enabled when the OIS_XL_EN bit or the OIS_G_EN bit in the UI_CTRL1_OIS (70h)  / SPI2_CTRL1_OIS (70h)  registers is set to 1.\n \nInternal pull-up value is from 30 kΩ to 50 kΩ, depending on Vdd_IO.\nDS13476  - Rev 4 page 49/190\nLSM6DSV\nLSM6DSV  electrical connections in mode 3  \n8 Register mapping\nThe table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding\naddresses.\nAll these registers are accessible from the primary SPI/I²C/MIPI I3C® interface only.\nTable 23. Registers address map\nName TypeRegister address\nDefault Comment\nHex Binary\nFUNC_CFG_ACCESS R/W 01 00000001 00000000\nPIN_CTRL R/W 02 00000010 00100011\nIF_CFG R/W 03 00000011 00000000\nRESERVED - 04-05\nODR_TRIG_CFG R/W 06 00000110 00000000\nFIFO_CTRL1 R/W 07 00000111 00000000\nFIFO_CTRL2 R/W 08 00001000 00000000\nFIFO_CTRL3 R/W 09 00001001 00000000\nFIFO_CTRL4 R/W 0A 00001010 00000000\nCOUNTER_BDR_REG1 R/W 0B 00001011 00000000\nCOUNTER_BDR_REG2 R/W 0C 00001100 00000000\nINT1_CTRL R/W 0D 00001101 00000000\nINT2_CTRL R/W 0E 00001110 00000000\nWHO_AM_I R 0F 00001111 01110000 R (SPI2)\nCTRL1 R/W 10 00010000 00000000 R (SPI2)\nCTRL2 R/W 11 00010001 00000000 R (SPI2)\nCTRL3 R/W 12 00010010 01000100 R (SPI2)\nCTRL4 R/W 13 00010011 00000000 R (SPI2)\nCTRL5 R/W 14 00010100 00000000 R (SPI2)\nCTRL6 R/W 15 00010101 00000000 R (SPI2)\nCTRL7 R/W 16 00010110 00000000 R (SPI2)\nCTRL8 R/W 17 0001 0111 00000000 R (SPI2)\nCTRL9 R/W 18 00011000 00000000 R (SPI2)\nCTRL10 R/W 19 00011001 00000000 R (SPI2)\nCTRL_STATUS R 1A 00011010 output\nFIFO_STATUS1 R 1B 00011011 output\nFIFO_STATUS2 R 1C 00011100 output\nALL_INT_SRC R 1D 00011101 output\nSTATUS_REG R 1E 00011110 output\nRESERVED - 1F\nOUT_TEMP_L R 20 00100000 output\nOUT_TEMP_H R 21 00100001 output\nOUTX_L_G R 22 00100010 output\nOUTX_H_G R 23 00100011 output\nLSM6DSV\nRegister mapping\nDS13476  - Rev 4 page 50/190\nName TypeRegister address\nDefault Comment\nHex Binary\nOUTY_L_G R 24 00100100 output\nOUTY_H_G R 25 00100101 output\nOUTZ_L_G R 26 00100110 output\nOUTZ_H_G R 27 00100111 output\nOUTX_L_A R 28 00101000 output\nOUTX_H_A R 29 00101001 output\nOUTY_L_A R 2A 00101010 output\nOUTY_H_A R 2B 00101011 output\nOUTZ_L_A R 2C 00101100 output\nOUTZ_H_A R 2D 00101101 output\nUI_OUTX_L_G_OIS_EIS R 2E 00101110 output\nUI_OUTX_H_G_OIS_EIS R 2F 00101111 output\nUI_OUTY_L_G_OIS_EIS R 30 00110000 output\nUI_OUTY_H_G_OIS_EIS R 31 00110001 output\nUI_OUTZ_L_G_OIS_EIS R 32 00110010 output\nUI_OUTZ_H_G_OIS_EIS R 33 00110011 output\nUI_OUTX_L_A_OIS_DualC R 34 00110100 output\nUI_OUTX_H_A_OIS_DualC R 35 00110101 output\nUI_OUTY_L_A_OIS_DualC R 36 00110110 output\nUI_OUTY_H_A_OIS_DualC R 37 00110111 output\nUI_OUTZ_L_A_OIS_DualC R 38 00111000 output\nUI_OUTZ_H_A_OIS_DualC R 39 00111001 output\nRESERVED - 3A-3F\nTIMESTAMP0 R 40 01000000 output R (SPI2)\nTIMESTAMP1 R 41 01000001 output R (SPI2)\nTIMESTAMP2 R 42 01000010 output R (SPI2)\nTIMESTAMP3 R 43 01000011 output R (SPI2)\nUI_STATUS_REG_OIS R 44 01000100 output\nWAKE_UP_SRC R 45 01000101 output\nTAP_SRC R 46 01000110 output\nD6D_SRC R 47 01000111 output\nSTATUS_MASTER_\nMAINPAGER 48 01001000 output\nEMB_FUNC_STATUS_\nMAINPAGER 49 01001001 output\nFSM_STATUS_MAINPAGE R 4A 01001010 output\nRESERVED - 4B-4E\nINTERNAL_FREQ_FINE R 4F 01001111 output\nFUNCTIONS_ENABLE RW 50 01010000 00000000\nDEN R/W 51 01010001 00001110\nINACTIVITY_DUR R/W 54 01010100 00000100\nLSM6DSV\nRegister mapping\nDS13476  - Rev 4 page 51/190\nName TypeRegister address\nDefault Comment\nHex Binary\nINACTIVITY_THS R/W 55 01010101 00000000\nTAP_CFG0 R/W 56 01010110 00000000\nTAP_CFG1 R/W 57 01010111 00000000\nTAP_CFG2 R/W 58 01011000 00000000\nTAP_THS_6D R/W 59 01011001 00000000\nTAP_DUR R/W 5A 01011010 00000000\nWAKE_UP_THS R/W 5B 01011011 00000000\nWAKE_UP_DUR R/W 5C 01011100 00000000\nFREE_FALL R/W 5D 01011101 00000000\nMD1_CFG R/W 5E 01011110 00000000\nMD2_CFG R/W 5F 01011111 00000000\nRESERVED - 60-61\nHAODR_CFG R/W 62 01100010 00000000\nEMB_FUNC_CFG R/W 63 01100011 00000000\nUI_HANDSHAKE_CTRL R/W 64 01100100 00000000\nUI_SPI2_SHARED_0 R/W 65 01100101 00000000\nUI_SPI2_SHARED_1 R/W 66 01100110 00000000\nUI_SPI2_SHARED_2 R/W 67 01100111 00000000\nUI_SPI2_SHARED_3 R/W 68 01101000 00000000\nUI_SPI2_SHARED_4 R/W 69 01101001 00000000\nUI_SPI2_SHARED_5 R/W 6A 01101010 00000000\nCTRL_EIS R/W 6B 01101011 00000000\nRESERVED - 6C - 6E\nUI_INT_OISR (SPI2 full-control mode)\nR/W (primary IF full-control mode)6F 01101111 00000000\nUI_CTRL1_OISR (SPI2 full-control mode)\nR/W (primary IF full-control mode)70 01110000 00000000\nUI_CTRL2_OISR (SPI2 full-control mode)\nR/W (primary IF full-control mode)71 01110001 00000000\nUI_CTRL3_OISR (SPI2 full-control mode)\nR/W (primary IF full-control mode)72 01110010 00000000\nX_OFS_USR R/W 73 01110011 00000000\nY_OFS_USR R/W 74 01110100 00000000\nZ_OFS_USR R/W 75 01110101 00000000\nRESERVED - 76-77\nFIFO_DATA_OUT_TAG R 78 01111000 output\nFIFO_DATA_OUT_X_L R 79 01111001 output\nFIFO_DATA_OUT_X_H R 7A 01111010 output\nFIFO_DATA_OUT_Y_L R 7B 01111011 output\nFIFO_DATA_OUT_Y_H R 7C 01111100 output\nLSM6DSV\nRegister mapping\nDS13476  - Rev 4 page 52/190\nName TypeRegister address\nDefault Comment\nHex Binary\nFIFO_DATA_OUT_Z_L R 7D 01111101 output\nFIFO_DATA_OUT_Z_H R 7E 01111110 output\nReserved registers must not be changed. Writing to those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the factory calibration\nvalues. Their content is automatically restored when the device is powered up.\nLSM6DSV\nRegister mapping\nDS13476  - Rev 4 page 53/190\n9 Register description\nThe device contains a set of registers which are used to control its behavior and to retrieve linear acceleration,\nangular rate, and temperature data. The register addresses, made up of 7 bits, are used to identify them and to\nwrite the data through the serial interface.\n9.1 FUNC_CFG_ACCESS (01h)\nEnable embedded functions register (R/W)\nTable 24. FUNC_CFG_ACCESS register\nEMB_FUNC_\nREG_ACCESSSHUB_REG\n_ACCESS0(1)0(1)FSM_WR_\nCTRL_ENSW_POR SPI2_RESETOIS_CTRL\n_FROM_UI\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 25. FUNC_CFG_ACCESS register description\nEMB_FUNC_REG_ACCESSEnables access to the embedded functions configuration registers. (1)\nDefault value: 0\nSHUB_REG_ACCESSEnables access to the sensor hub (I²C master) configuration registers. (2)\nDefault value: 0\nFSM_WR_CTRL_ENEnables the control of the CTRL registers to FSM (FSM can change some configurations of the\ndevice autonomously). Default value: 0\n(0: disabled; 1: enabled)\nSW_POR Global reset of the device. Default value: 0\nSPI2_RESETResets the control registers of SPI2 from the primary interface. This bit must be set to 1 and\nthen back to 0 (this bit is not automatically cleared). Default value: 0\nOIS_CTRL_FROM_UIEnables the full control of OIS configurations from the primary interface. Default value: 0\n(0: OIS chain full control from primary interface disabled;\n1: OIS chain full control from primary interface enabled)\n \n1. Details concerning the embedded functions configuration registers are available in Section 12 Embedded functions register\nmapping  and Section 13 Embedded functions register description .\n2. Details concerning the sensor hub registers are available in Section 16 Sensor hub register mapping  and Section 17 Sensor\nhub register description .\n \nLSM6DSV\nRegister description\nDS13476  - Rev 4 page 54/190\n9.2 PIN_CTRL (02h)\nSDO, OCS_Aux, SDO_Aux pins pull-up register (R/W). This register is not reset during the software reset\nprocedure (see bit 0 of the CTRL3 (12h)  register).\nTable 26. PIN_CTRL register\nOIS_\nPU_DISSDO_\nPU_ENIBHR_\nPOR_EN0(1)0(1)0(1)1(2)1(2)\n \n1. This bit must be set to 0 for the correct operation of the device.\n2. This bit must be set to 1 for the correct operation of the device.\n \nTable 27. PIN_CTRL register description\nOIS_PU_DISDisables pull-up on both OCS_Aux and SDO_Aux pins (for mode 1 and mode 2). For further details about\nthe configuration of the pull-up resistors in mode 3, refer to Table 22 . Default value: 0\n(0: OCS_Aux and SDO_Aux pins with pull-up;\n1: OCS_Aux and SDO_Aux pins pull-up disconnected)\nSDO_PU_ENEnables pull-up on SDO pin. For details, refer to Table 22 . Default value: 0\n(0: SDO pin pull-up disconnected; 1: SDO pin with pull-up)\nIBHR_POR_ENSelects the action the device performs after "reset whole chip" I3C pattern. Default value: 1\n(0: configuration reset (SW reset + dynamic address reset);\n(1: global reset (POR reset))\nLSM6DSV\nPIN_CTRL (02h)\nDS13476  - Rev 4 page 55/190\n9.3 IF_CFG (03h)\nInterface configuration register (R/W). This register is not reset during the software reset procedure (see bit 0 of\nthe CTRL3 (12h)  register).\nTable 28. IF_CFG register\nSDA_PU_ENSHUB_\nPU_ENASF_CTRL H_LACTIVE PP_OD SIM 0(1)I2C_I3C_\ndisable\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 29. IF_CFG register description\nSDA_PU_ENEnables pull-up on SDA pin. Default value: 0\n(0: SDA pin pull-up disconnected;\n1: SDA pin with pull-up)\nSHUB_PU_ENEnables master I²C pull-up. Default value: 0\n(0: internal pull-up on auxiliary I²C line disabled;\n1: internal pull-up on auxiliary I²C line enabled)\nASF_CTRLEnables anti-spike filters. Default value: 0\n(0: anti-spike filters are managed by the protocol and turned off after the broadcast address;\n1: anti-spike filters on SCL and SDA lines are always enabled)\nH_LACTIVEInterrupt activation level. Default value: 0\n(0: interrupt output pins active high;\n1: interrupt output pins active low)\nPP_ODPush-pull/open-drain selection on INT1 and INT2 pins. Default value: 0\n(0: push-pull mode;\n1: open-drain mode)\nSIMSPI serial interface mode selection. Default value: 0\n(0: 4-wire interface;\n1: 3-wire interface)\nI2C_I3C_disableDisables I²C and MIPI I3C® interfaces. Default value: 0\n(0: SPI, I²C and MIPI I3C® interfaces enabled;\n1: I²C and MIPI I3C® interfaces disabled)\n9.4 ODR_TRIG_CFG (06h)\nODR-triggered mode configuration register (R/W)\nTable 30. ODR_TRIG_CFG register\nODR_TRIG_\nNODR_7ODR_TRIG_\nNODR_6ODR_TRIG_\nNODR_5ODR_TRIG_\nNODR_4ODR_TRIG_\nNODR_3ODR_TRIG_\nNODR_2ODR_TRIG_\nNODR_1ODR_TRIG_\nNODR_0\nTable 31. ODR_TRIG_CFG register description\nODR_TRIG_NODR_[7:0]When ODR-triggered mode is set, these bits are used to define the number of data generated in\nthe reference period.\nAllowed values for ODR_TRIG_NODR_[7:0] are 0 (default) and values in the range from 4 to 255.\nLSM6DSV\nIF_CFG (03h)\nDS13476  - Rev 4 page 56/190\n9.5 FIFO_CTRL1 (07h)\nFIFO control register 1 (R/W)\nTable 32. FIFO_CTRL1 register\nWTM_7 WTM_6 WTM_5 WTM_4 WTM_3 WTM_2 WTM_1 WTM_0\nTable 33. FIFO_CTRL1 register description\nWTM_[7:0]FIFO watermark threshold: 1 LSB = TAG (1 byte) + 1 sensor (6 bytes) written in FIFO.\nWatermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.\n9.6 FIFO_CTRL2 (08h)\nFIFO control register 2 (R/W)\nTable 34. FIFO_CTRL2 register\nSTOP_ON\n_WTMFIFO_COMPR\n_RT_EN0(1)ODR_CHG\n_EN0(1)UNCOMPR\n_RATE_1UNCOMPR\n_RATE_0XL_DualC_BATCH\n_FROM_FSM\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 35. FIFO_CTRL2 register description\nSTOP_ON_WTMSensing chain FIFO stop values memorization at threshold level. Default value: 0\n(0: FIFO depth is not limited;\n1: FIFO depth is limited to threshold level, defined in FIFO_CTRL1 (07h) )\nFIFO_COMPR_RT_EN(1)Enables/disables compression algorithm runtime. Default value: 0\n(0: FIFO compression algorithm disabled;\n1: FIFO compression algorithm enabled)\nODR_CHG_ENEnables ODR CHANGE virtual sensor to be batched in FIFO. Default value: 0\n(0: ODR CHANGE virtual sensor not batched in FIFO;\n1: ODR CHANGE virtual sensor batched in FIFO)\nNote: Refer to the product application note for the details regarding operating/power mode\nconfigurations, settings, turn-on/off time and on-the-fly changes.\nUNCOMPR_RATE_[1:0]This field configures the compression algorithm to write uncompressed data at each rate.\n(0: uncompressed data writing is not forced (default);\n1: uncompressed data every 8 batch data rate;\n2: uncompressed data every 16 batch data rate;\n3: uncompressed data every 32 batch data rate)\nXL_DualC_BATCH_FROM_FSMWhen dual-channel mode is enabled, this bit enables FSM-triggered batching in FIFO of\naccelerometer channel 2. Default value: 0\n(0: disabled; 1: enabled)\n \n1. This bit is activated if the FIFO_COMPR_EN bit of EMB_FUNC_EN_B (05h)  is set to 1.\n \nLSM6DSV\nFIFO_CTRL1 (07h)\nDS13476  - Rev 4 page 57/190\n9.7 FIFO_CTRL3 (09h)\nFIFO control register 3 (R/W)\nTable 36. FIFO_CTRL3 register\nBDR_GY_3 BDR_GY_2 BDR_GY_1 BDR_GY_0 BDR_XL_3 BDR_XL_2 BDR_XL_1 BDR_XL_0\nTable 37. FIFO_CTRL3 register description\nBDR_GY_[3:0]Selects batch data rate (write frequency in FIFO) for gyroscope data.\n(0000: gyroscope not batched in FIFO (default);\n0001: 1.875 Hz;\n0010: 7.5 Hz;\n0011: 15 Hz;\n0100: 30 Hz;\n0101: 60 Hz;\n0110: 120 Hz;\n0111: 240 Hz;\n1000: 480 Hz;\n1001: 960 Hz;\n1010: 1.92 kHz;\n1011: 3.84 kHz;\n1100: 7.68 kHz\n1101-1111: reserved)\nBDR_XL_[3:0]Selects batch data rate (write frequency in FIFO) for accelerometer data.\n(0000: accelerometer not batched in FIFO (default);\n0001: 1.875 Hz;\n0010: 7.5 Hz;\n0011: 15 Hz;\n0100: 30 Hz;\n0101: 60 Hz;\n0110: 120 Hz;\n0111: 240 Hz;\n1000: 480 Hz;\n1001: 960 Hz;\n1010: 1.92 kHz;\n1011: 3.84 kHz;\n1100: 7.68 kHz\n1101-1111: reserved)\nLSM6DSV\nFIFO_CTRL3 (09h)\nDS13476  - Rev 4 page 58/190\n9.8 FIFO_CTRL4 (0Ah)\nFIFO control register 4 (R/W)\nTable 38. FIFO_CTRL4 register\nDEC_TS_\nBATCH_1DEC_TS_\nBATCH_0ODR_T_\nBATCH_1ODR_T_\nBATCH_0G_EIS_\nFIFO_ENFIFO_\nMODE_2FIFO_\nMODE_1FIFO_\nMODE_0\nTable 39. FIFO_CTRL4 register description\nDEC_TS_BATCH_[1:0]Selects decimation for timestamp batching in FIFO. Write rate is the maximum rate between the\naccelerometer and gyroscope BDR divided by decimation decoder.\n(00: timestamp not batched in FIFO (default);\n01: decimation 1: max(BDR_XL[Hz],BDR_GY[Hz]) [Hz];\n10: decimation 8: max(BDR_XL[Hz],BDR_GY[Hz])/8 [Hz];\n11: decimation 32: max(BDR_XL[Hz],BDR_GY[Hz])/32 [Hz])\nODR_T_BATCH_[1:0]Selects batch data rate (write frequency in FIFO) for temperature data\n(00: temperature not batched in FIFO (default);\n01: 1.875 Hz;\n10: 15 Hz;\n11: 60 Hz)\nG_EIS_FIFO_ENEnables FIFO batching of enhanced EIS gyroscope output values. Default value: 0\n(0: disabled; 1: enabled)\nFIFO_MODE_[2:0]FIFO mode selection\n(000: bypass mode: FIFO disabled (default);\n001: FIFO mode: stops collecting data when FIFO is full;\n010: continuousWTM-to-full mode: continuous mode with FIFO watermark size until trigger is\ndeasserted, then data are stored in FIFO until the buffer is full;\n011: continuous-to-FIFO mode: continuous mode until trigger is deasserted, then FIFO mode;\n100: bypass-to-continuous mode: bypass mode until trigger is deasserted, then continuous mode;\n101: reserved;\n110: continuous mode: if the FIFO is full, the new sample overwrites the older one;\n111: bypass-to-FIFO mode: bypass mode until trigger is deasserted, then FIFO mode.)\nLSM6DSV\nFIFO_CTRL4 (0Ah)\nDS13476  - Rev 4 page 59/190\n9.9 COUNTER_BDR_REG1 (0Bh)\nCounter batch data rate register 1 (R/W)\nTable 40. COUNTER_BDR_REG1 register\n0(1)TRIG_COUN\nTER_BDR_1TRIG_COUN\nTER_BDR_00(1)0(1)0(1)CNT_\nBDR_TH_9CNT_\nBDR_TH_8\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 41. COUNTER_BDR_REG1 register description\nTRIG_COUNTER_BDR_[1:0]Selects the trigger for the internal counter of batch events between the accelerometer,\ngyroscope and EIS gyroscope.\n(00: accelerometer batch event;\n01: gyroscope batch event;\n10 – 11: gyroscope EIS batch event)\nCNT_BDR_TH_[9:8]In conjunction with CNT_BDR_TH_[7:0] in COUNTER_BDR_REG2 (0Ch) , sets the threshold\nfor the internal counter of batch events. When this counter reaches the threshold, the counter\nis reset and the COUNTER_BDR_IA flag in FIFO_STATUS2 (1Ch)  is set to 1.\n9.10 COUNTER_BDR_REG2 (0Ch)\nCounter batch data rate register 2 (R/W)\nTable 42. COUNTER_BDR_REG2 register\nCNT_\nBDR_TH_7CNT_\nBDR_TH_6CNT_\nBDR_TH_5CNT_\nBDR_TH_4CNT_\nBDR_TH_3CNT_\nBDR_TH_2CNT_\nBDR_TH_1CNT_\nBDR_TH_0\nTable 43. COUNTER_BDR_REG2 register description\nCNT_BDR_TH_[7:0]In conjunction with CNT_BDR_TH_[9:8] in COUNTER_BDR_REG1 (0Bh) , sets the threshold for the\ninternal counter of batch events. When this counter reaches the threshold, the counter is reset and the\nCOUNTER_BDR_IA flag in FIFO_STATUS2 (1Ch)  is set to 1.\nLSM6DSV\nCOUNTER_BDR_REG1 (0Bh)\nDS13476  - Rev 4 page 60/190\n9.11 INT1_CTRL (0Dh)\nINT1 pin control register (R/W)\nEach bit in this register enables a signal to be carried over INT1 when the MIPI I3C® dynamic address is not\nassigned (I²C or SPI is used). Some bits can be also used to trigger an IBI (in-band interrupt) when the MIPI\nI3C® interface is used. The output of the pin is the OR combination of the signals selected here and in MD1_CFG\n(5Eh) .\nTable 44. INT1_CTRL register\n0(1)INT1_\nCNT_BDRINT1_\nFIFO_FULLINT1_\nFIFO_OVRINT1_\nFIFO_TH0(1)INT1_\nDRDY_GINT1_\nDRDY_XL\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 45. INT1_CTRL register description\nINT1_CNT_BDR Enables COUNTER_BDR_IA interrupt on INT1 pin. Default value: 0\nINT1_FIFO_FULLEnables FIFO full flag interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3C®\ninterface is used. Default value: 0\nINT1_FIFO_OVREnables FIFO overrun interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI\nI3C® interface is used. Default value: 0\nINT1_FIFO_THEnables FIFO threshold interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI\nI3C® interface is used. Default value: 0\nINT1_DRDY_GEnables gyroscope data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI\nI3C® interface is used. Default value: 0\nINT1_DRDY_XLEnables accelerometer data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the\nMIPI I3C® interface is used. Default value: 0\nLSM6DSV\nINT1_CTRL (0Dh)\nDS13476  - Rev 4 page 61/190\n9.12 INT2_CTRL (0Eh)\nINT2 pin control register (R/W)\nEach bit in this register enables a signal to be carried over INT2 when the MIPI I3C® dynamic address is not\nassigned (I²C or SPI is used). Some bits can be also used to trigger an IBI when the MIPI I3C® interface is used.\nThe output of the pin is the OR combination of the signals selected here and in MD2_CFG (5Fh) .\nTable 46. INT2_CTRL register\nINT2_EMB_\nFUNC_ENDOPINT2_\nCNT_BDRINT2_\nFIFO_FULLINT2_\nFIFO_OVRINT2_\nFIFO_THINT2_\nDRDY_G_EISINT2_\nDRDY_GINT2_\nDRDY_XL\nTable 47. INT2_CTRL register description\nINT2_EMB_FUNC_ENDOPEnables routing the embedded functions end of operations signal to the INT2 pin.\nDefault value: 0\nINT2_CNT_BDR Enables COUNTER_BDR_IA interrupt on INT2. Default value: 0\nINT2_FIFO_FULL Enables FIFO full flag interrupt on INT2 pin.Default value: 0\nINT2_FIFO_OVR Enables FIFO overrun interrupt on INT2 pin. Default value: 0\nINT2_FIFO_TH Enables FIFO threshold interrupt on INT2 pin. Default value: 0\nINT2_DRDY_G_EIS Enables gyroscope EIS data-ready interrupt on INT2 pin. Default value: 0\nINT2_DRDY_G Gyroscope data-ready interrupt on INT2 pin. Default value: 0\nINT2_DRDY_XL Accelerometer data-ready interrupt on INT2 pin. Default value: 0\n9.13 WHO_AM_I (0Fh)\nWHO_AM_I register (R). This is a read-only register. Its value is fixed at 70h.\nTable 48. WhoAmI register\n0 1 1 1 0 0 0 0\nLSM6DSV\nINT2_CTRL (0Eh)\nDS13476  - Rev 4 page 62/190\n9.14 CTRL1 (10h)\nAccelerometer control register 1 (R/W)\nTable 49. CTRL1 register\n0(1)OP_MODE_\nXL_2OP_MODE_\nXL_1OP_MODE_\nXL_0ODR_XL_3 ODR_XL_2 ODR_XL_1 ODR_XL_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 50. CTRL1 register description\nOP_MODE_XL_[2:0]Accelerometer operating mode selection.\n(000: high-performance mode (default);\n001: high-accuracy ODR mode;\n010: reserved;\n011: ODR-triggered mode;\n100: low-power mode 1 (2 mean);\n101: low-power mode 2 (4 mean);\n110: low-power mode 3 (8 mean);\n111: normal mode)\nODR_XL_[3:0] Accelerometer ODR selection (see Table 51 )\nTable 51. Accelerometer ODR selection\nODR_XL_3 ODR_XL_2 ODR_XL_1 ODR_XL_0 ODR selection [Hz]\n0 0 0 0 Power-down (default)\n0 0 0 1 1.875 Hz (low-power mode)\n0 0 1 0 7.5 Hz (high-performance, normal mode)\n0 0 1 1 15 Hz (low-power, high-performance, normal mode)\n0 1 0 0 30 Hz (low-power, high-performance, normal mode)\n0 1 0 1 60 Hz (low-power, high-performance, normal mode)\n0 1 1 0 120 Hz (low-power, high-performance, normal mode)\n0 1 1 1 240 Hz (low-power, high-performance, normal mode)\n1 0 0 0 480 Hz (high-performance, normal mode)\n1 0 0 1 960 Hz (high-performance, normal mode)\n1 0 1 0 1.92 kHz (high-performance, normal mode)\n1 0 1 1 3.84 kHz (high-performance mode)\n1 1 0 0 7.68 kHz (high-performance mode)\nOthers Reserved\nLSM6DSV\nCTRL1 (10h)\nDS13476  - Rev 4 page 63/190\n9.15 CTRL2 (11h)\nGyroscope control register 2 (R/W)\nTable 52. CTRL2 register\n0(1)OP_MODE_\nG_2OP_MODE_\nG_1OP_MODE_\nG_0ODR_G_3 ODR_G_2 ODR_G_1 ODR_G_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 53. CTRL2 register description\nOP_MODE_G_[2:0]Gyroscope operating mode selection.\n(000: high-performance mode (default);\n001: high-accuracy ODR mode;\n010: reserved;\n011: ODR-triggered mode;\n100: sleep mode;\n101: low-power mode;\n110-111: reserved)\nODR_G_[3:0]Gyroscope output data rate selection.\n(See Table 54 )\nTable 54. Gyroscope ODR selection\nODR_G_3 ODR_G_2 ODR_G_1 ODR_G_0 ODR [Hz]\n0 0 0 0 Power-down (default)\n0 0 1 0 7.5 Hz (low-power, high-performance mode)\n0 0 1 1 15 Hz (low-power, high-performance mode)\n0 1 0 0 30 Hz (low-power, high-performance mode)\n0 1 0 1 60 Hz (low-power, high-performance mode)\n0 1 1 0 120 Hz (low-power, high-performance mode)\n0 1 1 1 240 Hz (low-power, high-performance mode)\n1 0 0 0 480 Hz (high-performance mode)\n1 0 0 1 960 Hz (high-performance mode)\n1 0 1 0 1.92 kHz (high-performance mode)\n1 0 1 1 3.84 kHz (high-performance mode)\n1 1 0 0 7.68 kHz (high-performance mode)\nOthers Reserved\nLSM6DSV\nCTRL2 (11h)\nDS13476  - Rev 4 page 64/190\n9.16 CTRL3 (12h)\nControl register 3 (R/W)\nTable 55. CTRL3 register\nBOOT BDU 0(1)0(1)0(1) IF_INC 0(1) SW_RESET\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 56. CTRL3 register description\nBOOTReboots memory content. This bit is automatically cleared. Default value: 0\n(0: normal mode; 1: reboot memory content)\nBDUBlock data update. Default value: 1\n(0: continuous update;\n1: output registers are not updated until LSB and MSB have been read)\nIF_INCRegister address automatically incremented during a multiple byte access with a serial interface (I²C, MIPI I3C,\nor SPI). Default value: 1\n(0: disabled; 1: enabled)\nSW_RESETSoftware reset, resets all control registers to their default value. This bit is automatically cleared. Default\nvalue: 0\n(0: normal mode; 1: reset device)\nLSM6DSV\nCTRL3 (12h)\nDS13476  - Rev 4 page 65/190\n9.17 CTRL4 (13h)\nControl register 4 (R/W)\nTable 57. CTRL4 register\n0(1)0(1)0(1)INT2_on\n_INT1DRDY_\nMASKINT2_\nDRDY_TEMPDRDY_\nPULSEDINT2_\nIN_LH\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 58. CTRL4 register description\nINT2_on_INT1Enables routing the embedded functions interrupt signals to the INT1 pin. Default value: 0\n• The corresponding bits in the INT2 control registers need to be enabled.\n• These interrupts are in OR with those enabled on the INT1 pin.\n• They are not fed to the INT2 pin.\n• The movable interrupts are:\n– INT2_DRDY_G_EIS and INT2_EMB_FUNC_ENDOP, enabled through INT2_CTRL (0Eh)\n– INT2_TIMESTAMP enabled through MD2_CFG (5Fh)\n– INT2_DRDY_TEMP enabled through CTRL4 (13h)\nDRDY_MASKEnables / masks data-ready signal. Default value: 0\n(0: disabled;\n1: masks DRDY signals (both accelerometer and gyroscope) until filter settling ends (accelerometer and\ngyroscope independently masked))\nNote: Refer to the product application note for the details regarding operating/power mode\nconfigurations, settings, turn-on/off time and on-the-fly changes.\nINT2_DRDY_TEMPEnables temperature sensor data-ready interrupt on the INT2 pin. It can be also used to trigger an IBI\nwhen the MIPI I3C® interface is used and INT2_ON_INT1 = 1 in CTRL4_C (13h). Default value: 0\n(0: disabled; 1: enabled)\nDRDY_PULSEDEnables pulsed data-ready mode. Default value: 0\n(0: data-ready latched mode (returns to 0 only after the higher part of the associated output register has\nbeen read);\n1: data-ready pulsed mode (the data-ready pulses are 65 μs long))\nINT2_IN_LHSet to 1 in order to change the polarity of the INT2 pin input trigger for DEN or embedded functions.\nDefault value: 0\n(0: trigger for DEN and embedded functions pin is active low;\n1: trigger for DEN and embedded functions pin is active high)\nLSM6DSV\nCTRL4 (13h)\nDS13476  - Rev 4 page 66/190\n9.18 CTRL5 (14h)\nControl register 5 (R/W)\nTable 59. CTRL5 register\n0(1)0(1)0(1)0(1)0(1)BUS_ACT_\nSEL_1BUS_ACT_\nSEL_0INT_EN_I3C\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 60. CTRL5 register description\nBUS_ACT_SEL_[1:0]Bus available time selection for IBI (in-band interrupt):\n00: 2 µs;\n01: 50 µs (default);\n10: 1 ms;\n11: 25 ms)\nINT_EN_I3CEnables INT pin when I3C is enabled. Default value: 0\n(0: disabled; 1: enabled)\n9.19 CTRL6 (15h)\nControl register 6 (R/W)\nTable 61. CTRL6 register\n0(1)LPF1_G_\nBW_2LPF1_G_\nBW_1LPF1_G_\nBW_0FS_G_3 FS_G_2 FS_G_1 FS_G_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 62. CTRL6 register description\nLPF1_G_BW_[2:0]Gyroscope low-pass filter (LPF1) bandwidth selection\nTable 63  shows the selectable bandwidth values (available if OIS and/or EIS are disabled).\nFS_G_[3:0]Gyroscope UI chain full-scale selection:\n(0000: ±125 dps (default);\n0001: ±250 dps;\n0010: ±500 dps;\n0011: ±1000 dps;\n0100: ±2000 dps;\n1100: ±4000 dps(1)\nOthers: reserved)\n \n1. When FS = ±4000 dps is selected, the OIS chain must be disabled (OIS_XL_EN, OIS_G_EN and SPI2_READ_EN bits of\nUI_CTRL1_OIS (70h)  / SPI2_CTRL1_OIS (70h)  must be set to 0).\n \nLSM6DSV\nCTRL5 (14h)\nDS13476  - Rev 4 page 67/190\nTable 63. Gyroscope LPF1 + LPF2 bandwidth selection\nLPF1_G_\nBW_[2:0]60 Hz 120 Hz 240 Hz 480 Hz 960 Hz 1.92 kHz 3.84 kHz 7.68 kHz\n000 24.6 49.4 96 175 241 273 280 281\n001 24.6 49.4 96 157 195 210 213 213\n010 24.6 49.4 96 131 149 155 156 156\n011 24.6 49.4 96 188 310 387 403 407\n100 24.6 49.4 78.4 94 100 101 102 102\n101 24.6 42.6 53 56.7 57.9 58.2 58.3 58\n110 18.0 24.2 27.3 28.4 28.7 28.8 28.8 28.8\n111 12.1 13.6 14.2 14.3 14.4 14.4 14.4 14.4\n9.20 CTRL7 (16h)\nControl register 7 (R/W)\nTable 64. CTRL7 register\n0(1)0(1)0(1)0(1)0(1)0(1)0(1) LPF1_G_EN\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 65. CTRL7 register description\nLPF1_G_ENEnables the gyroscope digital LPF1 filter. If the OIS chain is disabled, the bandwidth can be selected through\nLPF1_G_BW_[2:0] in CTRL6 (15h)\nLSM6DSV\nCTRL7 (16h)\nDS13476  - Rev 4 page 68/190\n9.21 CTRL8 (17h)\nControl register 8 (R/W)\nTable 66. CTRL8 register\nHP_LPF2_\nXL_BW_2HP_LPF2_\nXL_BW_1HP_LPF2_\nXL_BW_00(1) XL_DualC_EN 0(1) FS_XL_1 FS_XL_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 67. CTRL8 register description\nHP_LPF2_XL_BW_[2:0] Accelerometer LPF2 and HP filter configuration and cutoff setting. Refer to Table 68 .\nXL_DualC_ENEnables dual-channel mode. When this bit is set to 1, data with the maximum full scale are sent to the output\nregisters at addresses 34h to 39h. The UI processing chain is used. Default value: 0\n(0: disabled; 1: enabled)\nFS_XL_[1:0]Accelerometer full-scale selection:\n(00: ±2 g;\n01: ±4 g;\n10: ±8 g;\n11: ±16 g)\nTable 68. Accelerometer bandwidth configurations\nFilter typeHP_SLOPE_\nXL_ENLPF2_XL_EN HP_LPF2_XL_BW_[2:0] Bandwidth\nLow pass 00 - ODR/2(1)\n1000 ODR/4\n001 ODR/10\n010 ODR/20\n011 ODR/45\n100 ODR/100\n101 ODR/200\n110 ODR/400\n111 ODR/800\nHigh pass 1 -000 SLOPE (ODR/4)\n001 ODR/10\n010 ODR/20\n011 ODR/45\n100 ODR/100\n101 ODR/200\n110 ODR/400\n111 ODR/800\n \n1. This value is ODR/2 when the accelerometer is in high-performance mode, high-accuracy ODR mode and normal mode. It\nis equal to 2300 Hz when the accelerometer is in low-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) and\n431 Hz in low-power mode 3 (8 mean).\n \nLSM6DSV\nCTRL8 (17h)\nDS13476  - Rev 4 page 69/190\n9.22 CTRL9 (18h)\nControl register 9 (R/W)\nTable 69. CTRL9 register\n0(1)HP_REF_\nMODE_XLXL_FASTSET\nTL_MODEHP_SLOPE_\nXL_ENLPF2_XL_EN 0(1) USR_OFF_WUSR_OFF_\nON_OUT\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 70. CTRL9 register description\nHP_REF_MODE_XLEnables accelerometer high-pass filter reference mode (valid for high-pass path -\nHP_SLOPE_XL_EN bit must be 1). Default value: 0\n(0: disabled, 1: enabled)(1)\nXL_FASTSETTL_MODEEnables accelerometer LPF2 and HPF fast-settling mode. The filter sets the first sample after\nwriting this bit. Active only during device exit from power-down mode. Default value: 0\n(0: disabled, 1: enabled)\nHP_SLOPE_XL_ENAccelerometer slope filter / high-pass filter selection. Refer to Figure 30 . Default value: 0\n(0: low-pass filter path selected;\n1: high-pass filter path selected)\nLPF2_XL_ENAccelerometer high-resolution selection. Refer to Figure 30 . Default value: 0\n(0: output from first stage digital filtering selected;\n1: output from LPF2 second filtering stage selected)\nUSR_OFF_WWeight of XL user offset bits of registers X_OFS_USR (73h) , Y_OFS_USR (74h) , Z_OFS_USR\n(75h) . Default value: 0\n(0: 2-10 g/LSB;\n1: 2-6 g/LSB)\nUSR_OFF_ON_OUTEnables accelerometer user offset correction block; it is valid for the low-pass path. Refer to\nFigure 30 . Default value: 0\n(0: accelerometer user offset correction block bypassed;\n1: accelerometer user offset correction block enabled)\n \n1. When enabled, the first output data has to be discarded.\n \nLSM6DSV\nCTRL9 (18h)\nDS13476  - Rev 4 page 70/190\nFigure 30. Accelerometer block diagram\nSLOPE\nFILTER000001\n010\n…\n111SPI /\nI2C /\nMIPI I3C\n10HP_SLOPE_XL_ENLPF2_XL_EN\n0\n1\nDigital\nHP Filter\nHP_LPF2_XL_BW_[2:0]Digital\nLP Filter\nLPF2\nS/D Tap6D / 4D0\n1LOW_PASS_ON_6D\n1\n0\nSLOPE_FDSWake-up\nActivity / \nInactivityFree-fall\nEmbedded  \nfunctions\nFIFOUSER\nOFFSET0\n1USR_OFF_ON_OUT\nUSR_OFF_W\nOFS_USR_[7:0]\n1\n0\nUSR_OFF_ON_WULPF1\nOutput (1)\n®HP_LPF2_XL_BW_[2:0]\nHP_LPF2_XL_BW_[2:0]\n1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode,\nhigh-accuracy ODR mode or normal mode. This value is equal to 2300 Hz when the accelerometer is in\nlow-power mode 1 (2 mean), 912 Hz in low-power mode 2 (4 mean) or 431 Hz in low-power mode 3 (8\nmean).\nLSM6DSV\nCTRL9 (18h)\nDS13476  - Rev 4 page 71/190\n9.23 CTRL10 (19h)\nControl register 10 (R/W)\nTable 71. CTRL10 register\n0(1)EMB_FUNC_\nDEBUG0(1)0(1) ST_G_1 ST_G_0 ST_XL_1 ST_XL_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 72. CTRL10 register description\nEMB_FUNC_DEBUGEnables debug mode for the embedded functions.\n(0: disabled; 1: enabled)\nST_G_[1:0]Gyroscope self-test selection\n(00: normal mode (default);\n01: positive sign self-test;\n10: negative sign self-test;\n11: reserved)\nST_XL_[1:0]Accelerometer self-test selection\n(00: normal mode (default);\n01: positive sign self-test;\n10: negative sign self-test;\n11: reserved)\n9.24 CTRL_STATUS (1Ah)\n(R)\nTable 73. CTRL_STATUS register\n0 0 0 0 0FSM_WR_\nCTRL_STATUS- 0\nTable 74. CTRL_STATUS register description\nFSM_WR_CTRL_STATUSThis flag indicates the current controller of the device configuration registers. This flag must\nbe used as an acknowledge flag when the value of the FSM_WR_CTRL_EN bit in the\nFUNC_CFG_ACCESS (01h)  register is changed. Default value: 0\n(0: all registers and configurations are writable from the standard interface;\n1: some registers and configurations are under FSM control and are in read-only mode from the\nstandard interface).\nLSM6DSV\nCTRL10 (19h)\nDS13476  - Rev 4 page 72/190\n9.25 FIFO_STATUS1 (1Bh)\nFIFO status register 1 (R)\nTable 75. FIFO_STATUS1 register\nDIFF_\nFIFO_7DIFF_\nFIFO_6DIFF_\nFIFO_5DIFF_\nFIFO_4DIFF_\nFIFO_3DIFF_\nFIFO_2DIFF_\nFIFO_1DIFF_\nFIFO_0\nTable 76. FIFO_STATUS1 register description\nDIFF_FIFO_[7:0]Number of unread sensor data (TAG + 6 bytes) stored in FIFO\nIn conjunction with DIFF_FIFO_8 in FIFO_STATUS2 (1Ch) .\n9.26 FIFO_STATUS2 (1Ch)\nFIFO status register 2 (R)\nTable 77. FIFO_STATUS2 register\nFIFO_\nWTM_IAFIFO_\nOVR_IAFIFO_\nFULL_IACOUNTER_\nBDR_IAFIFO_OVR_\nLATCHED0 0DIFF_\nFIFO_8\nTable 78. FIFO_STATUS2 register description\nFIFO_WTM_IAFIFO watermark status. Default value: 0\n(0: FIFO filling is lower than WTM;\n1: FIFO filling is equal to or greater than WTM)\nWatermark is set through bits WTM[7:0] in FIFO_CTRL2 (08h)  and FIFO_CTRL1 (07h) .\nFIFO_OVR_IAFIFO overrun status. Default value: 0\n(0: FIFO is not completely filled; 1: FIFO is completely filled)\nFIFO_FULL_IASmart FIFO full status. Default value: 0\n(0: FIFO is not full; 1: FIFO will be full at the next ODR)\nCOUNTER_BDR_IACounter BDR reaches the CNT_BDR_TH_[10:0] threshold set in COUNTER_BDR_REG1 (0Bh)  and\nCOUNTER_BDR_REG2 (0Ch) . Default value: 0\nThis bit is reset when these registers are read.\nFIFO_OVR_LATCHEDLatched FIFO overrun status. Default value: 0\nThis bit is reset when this register is read.\nDIFF_FIFO_8Number of unread sensor data (TAG + 6 bytes) stored in FIFO. Default value: 00\nIn conjunction with DIFF_FIFO[7:0] in FIFO_STATUS1 (1Bh)\nLSM6DSV\nFIFO_STATUS1 (1Bh)\nDS13476  - Rev 4 page 73/190\n9.27 ALL_INT_SRC (1Dh)\nSource register for all interrupts (R)\nTable 79. ALL_INT_SRC register\nEMB_\nFUNC_IASHUB_IASLEEP_\nCHANGE_IAD6D_IA 0 TAP_IA WU_IA FF_IA\nTable 80. ALL_INT_SRC register description\nEMB_FUNC_IAEmbedded functions interrupt status. Default value: 0\n(0: embedded functions event not detected;\n1: embedded functions event detected)\nSHUB_IASensor hub (I²C master) interrupt status. Default value: 0\n(0: sensor hub interrupt not generated;\n1: sensor hub interrupt generated)\nSLEEP_CHANGE_IADetects change event in activity/inactivity status. Default value: 0\n(0: change status not detected; 1: change status detected)\nD6D_IAInterrupt active for change in position of portrait, landscape, face-up, face-down. Default value: 0\n(0: change in position not detected; 1: change in position detected)\nTAP_IASingle or double-tap event detection status depending on SINGLE_DOUBLE_TAP_bit value (see\nWAKE_UP_THS (5Bh)  register). Default value: 0\n(0: tap event not detected; 1: tap event detected)\nWU_IAWake-up event status. Default value: 0\n(0: event not detected, 1: event detected)\nFF_IAFree-fall event status. Default value: 0\n(0: event not detected, 1: event detected)\nLSM6DSV\nALL_INT_SRC (1Dh)\nDS13476  - Rev 4 page 74/190\n9.28 STATUS_REG (1Eh)\nThe STATUS_REG register is read by the primary interface SPI/I²C & MIPI I3C® (R).\nTable 81. STATUS_REG register\nTIMESTAMP_\nENDCOUNT0 OIS_DRDY GDA_EIS 0 TDA GDA XLDA\nTable 82. STATUS_REG register description\nTIMESTAMP_ENDCOUNT Alerts timestamp overflow within 5.6 ms\nOIS_DRDYAccelerometer OIS or gyroscope OIS new output data available. Default value: 0\n(0: no set of data (accelerometer or gyroscope) available on OIS chain;\n1: a new set of data (accelerometer or gyroscope) is available on OIS chain)\nGDA_EISEnhanced EIS gyroscope new data available. Default value: 0\n(0: no set of data available at gyroscope output;\n1: a new set of data is available at gyroscope output)\nTDATemperature new data available. Default: 0\n(0: no set of data is available at temperature sensor output;\n1: a new set of data is available at temperature sensor output)\nGDAGyroscope new data available. Default value: 0\n(0: no set of data available at gyroscope output;\n1: a new set of data is available at gyroscope output)\nXLDAAccelerometer new data available. Default value: 0\n(0: no set of data available at accelerometer output;\n1: a new set of data is available at accelerometer output)\nLSM6DSV\nSTATUS_REG (1Eh)\nDS13476  - Rev 4 page 75/190\n9.29 OUT_TEMP_L (20h), OUT_TEMP_H (21h)\nTemperature data output register (R). L and H registers together express a 16-bit word in two’s complement.\nTable 83. OUT_TEMP_L register\nTemp7 Temp6 Temp5 Temp4 Temp3 Temp2 Temp1 Temp0\nTable 84. OUT_TEMP_H register\nTemp15 Temp14 Temp13 Temp12 Temp11 Temp10 Temp9 Temp8\nTable 85. OUT_TEMP register description\nTemp[15:0]Temperature sensor output data\nThe value is expressed in two\'s complement.\n9.30 OUTX_L_G (22h) and OUTX_H_G (23h)\nAngular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in\ntwo’s complement.\nData are according to the full-scale ( CTRL6 (15h) ) and ODR settings ( CTRL2 (11h) ) of the gyroscope user\ninterface.\nTable 86. OUTX_L_G register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 87. OUTX_H_G register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 88. OUTX_G register description\nD[15:0] Gyroscope UI chain pitch axis (X) angular rate output value\nLSM6DSV\nOUT_TEMP_L (20h), OUT_TEMP_H (21h)\nDS13476  - Rev 4 page 76/190\n9.31 OUTY_L_G (24h) and OUTY_H_G (25h)\nAngular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the full-scale ( CTRL6 (15h) ) and ODR settings ( CTRL2 (11h) ) of the gyroscope user\ninterface.\nTable 89. OUTY_L_G register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 90. OUTY_H_G register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 91. OUTY_G register description\nD[15:0] Gyroscope UI chain roll axis (Y) angular rate output value\n9.32 OUTZ_L_G (26h) and OUTZ_H_G (27h)\nAngular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the full-scale ( CTRL6 (15h) ) and ODR settings ( CTRL2 (11h) ) of the gyroscope user\ninterface.\nTable 92. OUTZ_L_G register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 93. OUTZ_H_G register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 94. OUTZ_H_G register description\nD[15:0] Gyroscope UI chain yaw axis (Z) angular rate output value\nLSM6DSV\nOUTY_L_G (24h) and OUTY_H_G (25h)\nDS13476  - Rev 4 page 77/190\n9.33 OUTX_L_A (28h) and OUTX_H_A (29h)\nLinear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the full-scale ( CTRL8 (17h) ) and ODR settings ( CTRL1 (10h) ) of the accelerometer user\ninterface.\nTable 95. OUTX_L_A register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 96. OUTX_H_A register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 97. OUTX_A register description\nD[15:0] Accelerometer UI chain X-axis linear acceleration output value\n9.34 OUTY_L_A (2Ah) and OUTY_H_A (2Bh)\nLinear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the full-scale ( CTRL8 (17h) ) and ODR settings ( CTRL1 (10h) ) of the accelerometer user\ninterface.\nTable 98. OUTY_L_A register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 99. OUTY_H_A register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 100. OUTY_A register description\nD[15:0] Accelerometer UI chain Y-axis linear acceleration output value\nLSM6DSV\nOUTX_L_A (28h) and OUTX_H_A (29h)\nDS13476  - Rev 4 page 78/190\n9.35 OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)\nLinear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the full-scale ( CTRL8 (17h) ) and ODR settings ( CTRL1 (10h) ) of the accelerometer user\ninterface.\nTable 101. OUTZ_L_A register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 102. OUTZ_H_A register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 103. OUTZ_A register description\nD[15:0] Accelerometer UI chain Z-axis linear acceleration output value\n9.36 UI_OUTX_L_G_OIS_EIS (2Eh) and UI_OUTX_H_G_OIS_EIS (2Fh)\nAngular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in\ntwo’s complement.\nData are according to the gyroscope full-scale and ODR settings of the OIS gyroscope or the EIS gyroscope\nchannel.\nTable 104. UI_OUTX_L_G_OIS_EIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 105. UI_OUTX_H_G_OIS_EIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 106. UI_OUTX_G_OIS_EIS register description\nD[15:0] Gyroscope pitch axis OIS/EIS output expressed in two\'s complement\nLSM6DSV\nOUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)\nDS13476  - Rev 4 page 79/190\n9.37 UI_OUTY_L_G_OIS_EIS (30h) and UI_OUTY_H_G_OIS_EIS (31h)\nAngular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the gyroscope full-scale and ODR settings of the OIS gyroscope or the EIS gyroscope\nchannel.\nTable 107. UI_OUTY_L_G_OIS_EIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 108. UI_OUTY_H_G_OIS_EIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 109. UI_OUTY_G_OIS_EIS register description\nD[15:0] Gyroscope roll axis OIS/EIS output expressed in two\'s complement\n9.38 UI_OUTZ_L_G_OIS_EIS (32h) and UI_OUTZ_H_G_OIS_EIS (33h)\nAngular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the gyroscope full-scale and ODR settings of the OIS gyroscope or the EIS gyroscope\nchannel.\nTable 110. UI_OUTZ_L_G_OIS_EIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 111. UI_OUTZ_H_G_OIS_EIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 112. UI_OUTZ_G_OIS_EIS register description\nD[15:0] Gyroscope yaw axis OIS/EIS output expressed in two\'s complement\nLSM6DSV\nUI_OUTY_L_G_OIS_EIS (30h) and UI_OUTY_H_G_OIS_EIS (31h)\nDS13476  - Rev 4 page 80/190\n9.39 UI_OUTX_L_A_OIS_DualC (34h) and UI_OUTX_H_A_OIS_DualC (35h)\nLinear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the accelerometer full-scale and ODR settings of the OIS accelerometer or according to the\naccelerometer dual-channel mode configuration.\nTable 113. UI_OUTX_L_A_OIS_DualC register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 114. UI_OUTX_H_A_OIS_DualC register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 115. UI_OUTX_A_OIS_DualC register description\nD[15:0] Accelerometer X-axis OIS/DualC output expressed in two\'s complement\n9.40 UI_OUTY_L_A_OIS_DualC (36h) and UI_OUTY_H_A_OIS_DualC (37h)\nLinear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the accelerometer full-scale and ODR settings of the OIS accelerometer or according to the\naccelerometer dual-channel mode configuration.\nTable 116. UI_OUTY_L_A_OIS_DualC register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 117. UI_OUTY_H_A_OIS_DualC register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 118. UI_OUTY_A_OIS_DualC register description\nD[15:0] Accelerometer Y-axis OIS/DualC output expressed in two\'s complement\nLSM6DSV\nUI_OUTX_L_A_OIS_DualC (34h) and UI_OUTX_H_A_OIS_DualC (35h)\nDS13476  - Rev 4 page 81/190\n9.41 UI_OUTZ_L_A_OIS_DualC (38h) and UI_OUTZ_H_A_OIS_DualC (39h)\nLinear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the accelerometer full-scale and ODR settings of the OIS accelerometer or according to the\naccelerometer dual-channel mode configuration.\nTable 119. UI_OUTZ_L_A_OIS_DualC register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 120. UI_OUTZ_H_A_OIS_DualC register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 121. UI_OUTZ_A_OIS_DualC register description\nD[15:0] Accelerometer Z-axis OIS/DualC output expressed in two\'s complement\n9.42 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3\n(43h)\nTimestamp first data output register (R). The value is expressed as a 32-bit word and the bit resolution is 21.75 µs\n(typical).\nTable 122. TIMESTAMP output registers\nD31 D30 D29 D28 D27 D26 D25 D24\nD23 D22 D21 D20 D19 D18 D17 D16\nD15 D14 D13 D12 D11 D10 D9 D8\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 123. TIMESTAMP output register description\nD[31:0] Timestamp output registers: 1LSB = 21.75 µs (typical)\nLSM6DSV\nUI_OUTZ_L_A_OIS_DualC (38h) and UI_OUTZ_H_A_OIS_DualC (39h)\nDS13476  - Rev 4 page 82/190\n9.43 UI_STATUS_REG_OIS (44h)\nTable 124. UI_STATUS_REG_OIS register\n0 0 0 0 0GYRO_\nSETTLINGGDA_OIS XLDA_OIS\nTable 125. UI_STATUS_REG_OIS register description\nGYRO_SETTLING High when the gyroscope output is in the settling phase\nGDA_OISGyroscope OIS data available (reset when one of the high parts of the output data is read).\nDefault value: 0\n(0: no set of data available at gyroscope OIS output;\n1: a new set of data is available at gyroscope output)\nXLDA_OISAccelerometer OIS data available (reset when one of the high parts of the output data is read).\nDefault value: 0\n(0: no set of data available at gyroscope OIS output;\n1: a new set of data is available at gyroscope output)\n9.44 WAKE_UP_SRC (45h)\nWake-up interrupt source register (R)\nTable 126. WAKE_UP_SRC register\n0SLEEP_\nCHANGE_IAFF_IASLEEP_\nSTATEWU_IA X_WU Y_WU Z_WU\nTable 127. WAKE_UP_SRC register description\nSLEEP_CHANGE_IADetects change event in activity/inactivity status. Default value: 0\n(0: change status not detected; 1: change status detected)\nFF_IAFree-fall event detection status. Default: 0\n(0: free-fall event not detected; 1: free-fall event detected)\nSLEEP_STATESleep status bit. Default value: 0\n(0: Activity status; 1: Inactivity status)\nWU_IAWake-up event detection status. Default value: 0\n(0: wake-up event not detected; 1: wake-up event detected.)\nX_WUWake-up event detection status on X-axis. Default value: 0\n(0: wake-up event on X-axis not detected; 1: wake-up event on X-axis detected)\nY_WUWake-up event detection status on Y-axis. Default value: 0\n(0: wake-up event on Y-axis not detected; 1: wake-up event on Y-axis detected)\nZ_WUWake-up event detection status on Z-axis. Default value: 0\n(0: wake-up event on Z-axis not detected; 1: wake-up event on Z-axis detected)\nLSM6DSV\nUI_STATUS_REG_OIS (44h)\nDS13476  - Rev 4 page 83/190\n9.45 TAP_SRC (46h)\nTap source register (R)\nTable 128. TAP_SRC register\n0 TAP_IASINGLE_\nTAPDOUBLE_\nTAPTAP_SIGN X_TAP Y_TAP Z_TAP\nTable 129. TAP_SRC register description\nTAP_IATap event detection status. Default: 0\n(0: tap event not detected; 1: tap event detected)\nSINGLE_TAPSingle-tap event status. Default value: 0\n(0: single tap event not detected; 1: single tap event detected)\nDOUBLE_TAPDouble-tap event detection status. Default value: 0\n(0: double-tap event not detected; 1: double-tap event detected.)\nTAP_SIGNSign of acceleration detected by tap event. Default: 0\n(0: positive sign of acceleration detected by tap event;\n1: negative sign of acceleration detected by tap event)\nX_TAPTap event detection status on X-axis. Default value: 0\n(0: tap event on X-axis not detected; 1: tap event on X-axis detected)\nY_TAPTap event detection status on Y-axis. Default value: 0\n(0: tap event on Y-axis not detected; 1: tap event on Y-axis detected)\nZ_TAPTap event detection status on Z-axis. Default value: 0\n(0: tap event on Z-axis not detected; 1: tap event on Z-axis detected)\nLSM6DSV\nTAP_SRC (46h)\nDS13476  - Rev 4 page 84/190\n9.46 D6D_SRC (47h)\nPortrait, landscape, face-up and face-down source register (R)\nTable 130. D6D_SRC register\n0 D6D_IA ZH ZL YH YL XH XL\nTable 131. D6D_SRC register description\nD6D_IAInterrupt active for change position portrait, landscape, face-up, face-down. Default value: 0\n(0: change position not detected; 1: change position detected)\nZHZ-axis high event (over threshold). Default value: 0\n(0: event not detected; 1: event (over threshold) detected)\nZLZ-axis low event (under threshold). Default value: 0\n(0: event not detected; 1: event (under threshold) detected)\nYHY-axis high event (over threshold). Default value: 0\n(0: event not detected; 1: event (over-threshold) detected)\nYLY-axis low event (under threshold). Default value: 0\n(0: event not detected; 1: event (under threshold) detected)\nXHX-axis high event (over threshold). Default value: 0\n(0: event not detected; 1: event (over threshold) detected)\nXLX-axis low event (under threshold). Default value: 0\n(0: event not detected; 1: event (under threshold) detected)\nLSM6DSV\nD6D_SRC (47h)\nDS13476  - Rev 4 page 85/190\n9.47 EMB_FUNC_STATUS_MAINPAGE (49h)\nEmbedded function status register (R)\nTable 132. EMB_FUNC_STATUS_MAINPAGE register\nIS_FSM_LC 0IS_\nSIGMOTIS_TILTIS_\nSTEP_DET0 0 0\nTable 133. EMB_FUNC_STATUS_MAINPAGE register description\nIS_FSM_LCInterrupt status bit for FSM long counter timeout interrupt event.\n(1: interrupt detected; 0: no interrupt)\nIS_SIGMOTInterrupt status bit for significant motion detection\n(1: interrupt detected; 0: no interrupt)\nIS_TILTInterrupt status bit for tilt detection\n(1: interrupt detected; 0: no interrupt)\nIS_STEP_DETInterrupt status bit for step detection\n(1: interrupt detected; 0: no interrupt)\n9.48 FSM_STATUS_MAINPAGE (4Ah)\nFinite state machine status register (R)\nTable 134. FSM_STATUS_MAINPAGE register\nIS_FSM8 IS_FSM7 IS_FSM6 IS_FSM5 IS_FSM4 IS_FSM3 IS_FSM2 IS_FSM1\nTable 135. FSM_STATUS_MAINPAGE register description\nIS_FSM8 Interrupt status bit for FSM8 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM7 Interrupt status bit for FSM7 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM6 Interrupt status bit for FSM6 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM5 Interrupt status bit for FSM5 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM4 Interrupt status bit for FSM4 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM3 Interrupt status bit for FSM3 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM2 Interrupt status bit for FSM2 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM1 Interrupt status bit for FSM1 interrupt event. (1: interrupt detected; 0: no interrupt)\nLSM6DSV\nEMB_FUNC_STATUS_MAINPAGE (49h)\nDS13476  - Rev 4 page 86/190\n9.49 INTERNAL_FREQ_FINE (4Fh)\nInternal frequency register (R)\nTable 136. INTERNAL_FREQ_FINE register\nFREQ_\nFINE_7FREQ_\nFINE_6FREQ_\nFINE_5FREQ_\nFINE_4FREQ_\nFINE_3FREQ_\nFINE_2FREQ_\nFINE_1FREQ_\nFINE_0\nTable 137. INTERNAL_FREQ_FINE register description\nFREQ_FINE_[7:0]Difference in percentage of the effective ODR (and timestamp rate) with respect to the typical.\nStep: 0.13%. 8-bit format, two\'s complement.\nThe actual timestamp resolution and the actual output data rate can be calculated using the following formulas:\nt ac tu al s =1\n46080 ⋅ 1 + 0.0013 ⋅ F REQ _ F I N E\nOD R ac t ua l Hz =7680 ⋅ 1 + 0.0013 ⋅ F RE Q _ F I N E\nOD R c oe f f\nTable 138. ODR coeff values\nSelected ODR [Hz] ODRcoeff\n7.5 1024\n15 512\n30 256\n60 128\n120 64\n240 32\n480 16\n960 8\n1.92 kHz 4\n3.84 kHz 2\n7.68 kHz 1\nLSM6DSV\nINTERNAL_FREQ_FINE (4Fh)\nDS13476  - Rev 4 page 87/190\n9.50 FUNCTIONS_ENABLE (50h)\nEnable interrupt functions register (R/W)\nTable 139. FUNCTIONS_ENABLE register\nINTERRUPTS\n_ENABLETIMESTAMP\n_EN0(1)0(1)DIS_RST_LIR\n_ALL_INT0(1) INACT_EN_1 INACT_EN_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 140. FUNCTIONS_ENABLE register description\nINTERRUPTS_ENABLEEnables basic interrupts (6D/4D, free-fall, wake-up, tap, activity/inactivity). Default value: 0\n(0: interrupt disabled; 1: interrupt enabled)\nTIMESTAMP_ENEnables timestamp counter. The counter is readable in TIMESTAMP0 (40h), TIMESTAMP1 (41h),\nTIMESTAMP2 (42h), and TIMESTAMP3 (43h) . Default value: 0\n(0: disabled; 1: enabled)\nDIS_RST_LIR_ALL_INTWhen this bit is set to 1, reading the ALL_INT_SRC (1Dh)  register does not reset the latched\ninterrupt signals. This can be useful in order to not reset some status flags before reading the\ncorresponding status register. Default value: 0\n(0: disabled; 1: enabled)\nINACT_EN_[1:0]Enables activity/inactivity (sleep) function. Default value: 00\n(00: stationary/motion-only interrupts generated, accelerometer and gyroscope configuration do not\nchange;\n01: sets accelerometer to low-power mode 1 with accelerometer ODR selected through the\nXL_INACT_ODR_[1:0] bits of the INACTIVITY_DUR (54h)  register, gyroscope configuration does\nnot change;\n10: sets accelerometer to low-power mode 1 with accelerometer ODR selected through the\nXL_INACT_ODR_[1:0] bits of the INACTIVITY_DUR (54h)  register, gyroscope in sleep mode;\n11: sets accelerometer to low-power mode 1 with accelerometer ODR selected through the\nXL_INACT_ODR_[1:0] bits of the INACTIVITY_DUR (54h)  register, gyroscope in power-down\nmode)\nLSM6DSV\nFUNCTIONS_ENABLE (50h)\nDS13476  - Rev 4 page 88/190\n9.51 DEN (51h)\nDEN configuration register (R/W)\nTable 141. DEN register\n0(1) LVL1_EN LVL2_EN DEN_XL_EN DEN_X DEN_Y DEN_Z DEN_XL_G\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 142. DEN register description\nLVL1_EN Enables DEN data level-sensitive trigger. Refer to Table 143 .\nLVL2_EN Enables DEN level-sensitive latched. Refer to Table 143 .\nDEN_XL_ENExtends DEN functionality to accelerometer sensor. Default value: 0\n(0: disabled; 1: enabled)\nDEN_XDEN value stored in LSB of X-axis. Default value: 1\n(0: DEN not stored in X-axis LSB; 1: DEN stored in X-axis LSB)\nDEN_YDEN value stored in LSB of Y-axis. Default value: 1\n(0: DEN not stored in Y-axis LSB; 1: DEN stored in Y-axis LSB)\nDEN_ZDEN value stored in LSB of Z-axis. Default value: 1\n(0: DEN not stored in Z-axis LSB; 1: DEN stored in Z-axis LSB)\nDEN_XL_GDEN stamping sensor selection. Default value: 0\n(0: DEN pin info stamped in the gyroscope axis selected by bits DEN_X, DEN_Y, DEN_Z;\n1: DEN pin info stamped in the accelerometer axis selected by bits DEN_X, DEN_Y, DEN_Z)\nTable 143. Trigger mode selection\nLVL1_EN, LVL2_EN Trigger mode\n10 Level-sensitive trigger mode is selected\n11 Level-sensitive latched mode is selected\nLSM6DSV\nDEN (51h)\nDS13476  - Rev 4 page 89/190\n9.52 INACTIVITY_DUR (54h)\nActivity/inactivity configuration register (R/W)\nTable 144. INACTIVITY_DUR register\nSLEEP_STATUS\n_ON_INTWU_INACT_\nTHS_W_2WU_INACT_\nTHS_W_1WU_INACT_\nTHS_W_0XL_INACT\n_ODR_1XL_INACT\n_ODR_0INACT\n_DUR_1INACT\n_DUR_0\nTable 145. INACTIVITY_DUR register description\nSLEEP_STATUS_ON_INTActivity/inactivity interrupt mode configuration.\nIf the INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bit is enabled, drives the sleep status\nor sleep change on the INT pin. Default value: 0\n(0: sleep change notification on INT pin;\n1: sleep status reported on INT pin)\nWU_INACT_THS_W_[2:0]Weight of 1 LSB of wake-up (WU_THS) and activity/inactivity (INACT_THS) threshold.\n(000: 7.8125 m g/LSB (default);\n001: 15.625 m g/LSB;\n010: 31.25 m g/LSB;\n011: 62.5 m g/LSB;\n100: 125 m g/LSB;\n101 - 110 - 111: 250 m g/LSB)\nXL_INACT_ODR_[1:0]Selects the ODR_XL target during inactivity.\n(00: 1.875 Hz;\n01: 15 Hz (default);\n10: 30 Hz;\n11: 60 Hz)\nINACT_DUR_[1:0]Duration in the transition from stationary to motion (from inactivity to activity).\n(00: transition to motion (activity) immediately at first overthreshold event (default);\n01: transition to motion (activity) after two consecutive overthreshold events;\n10: transition to motion (activity) after three consecutive overthreshold events;\n11: transition to motion (activity) after four consecutive overthreshold events)\n9.53 INACTIVITY_THS (55h)\nActivity/inactivity threshold setting register (R/W)\nTable 146. INACTIVITY_THS register\n0(1)0(1)INACT_\nTHS_5INACT_\nTHS_4INACT_\nTHS_3INACT_\nTHS_2INACT_\nTHS_1INACT_\nTHS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 147. INACTIVITY_THS register description\nINACT_THS_[5:0]Activity/inactivity threshold. The resolution of the threshold depends on the value of\nWU_INACT_THS_W_[2:0] in the INACTIVITY_DUR (54h)  register. Default value: 000000\nLSM6DSV\nINACTIVITY_DUR (54h)\nDS13476  - Rev 4 page 90/190\n9.54 TAP_CFG0 (56h)\nTap configuration register 0 (R/W)\nTable 148. TAP_CFG0 register\n0(1)LOW_PASS_\nON_6DHW_FUNC_MASK\n_XL_SETTLSLOPE_\nFDSTAP_X_EN TAP_Y_EN TAP_Z_EN LIR\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 149. TAP_CFG0 register description\nLOW_PASS_ON_6DLPF2 filter on 6D function selection. Refer to Figure 30 . Default value: 0\n(0: ODR/2 low-pass filtered data sent to 6D interrupt function;\n1: LPF2 output data sent to 6D interrupt function)\nHW_FUNC_MASK_XL_SETTLEnables masking the execution trigger of the basic interrupt functions (6D/4D, free-fall, wake-\nup, tap, activity/inactivity) when accelerometer data are settling. Default value: 0\n(0: disabled; 1: enabled)\nNote: Refer to the product application note for the details regarding operating/power mode\nconfigurations, settings, turn-on/off time and on-the-fly changes.\nSLOPE_FDSHPF or slope filter selection on wake-up and activity/inactivity functions. Refer to Figure 30 .\nDefault value: 0\n(0: slope filter applied; 1: HPF applied)\nTAP_X_ENEnables X direction in tap recognition. Default value: 0\n(0: X direction disabled; 1: X direction enabled)\nTAP_Y_ENEnables Y direction in tap recognition. Default value: 0\n(0: Y direction disabled; 1: Y direction enabled)\nTAP_Z_ENEnables Z direction in tap recognition. Default value: 0\n(0: Z direction disabled; 1: Z direction enabled)\nLIRLatched interrupt. Default value: 0\n(0: interrupt request not latched; 1: interrupt request latched)\nLSM6DSV\nTAP_CFG0 (56h)\nDS13476  - Rev 4 page 91/190\n9.55 TAP_CFG1 (57h)\nTap configuration register 1 (R/W)\nTable 150. TAP_CFG1 register\nTAP_\nPRIORITY_2TAP_\nPRIORITY_1TAP_\nPRIORITY_0TAP_\nTHS_X_4TAP_\nTHS_X_3TAP_\nTHS_X_2TAP_\nTHS_X_1TAP_\nTHS_X_0\nTable 151. TAP_CFG1 register description\nTAP_PRIORITY_[2:0] Selection of axis priority for tap detection (see Table 152 )\nTAP_THS_X_[4:0]X-axis tap recognition threshold. Default value: 0\n1 LSB = FS_XL / (25)\nTable 152. TAP priority decoding\nTAP_PRIORITY_[2:0] Max. priority Mid. priority Min. priority\n000 X Y Z\n001 Y X Z\n010 X Z Y\n011 Z Y X\n100 X Y Z\n101 Y Z X\n110 Z X Y\n111 Z Y X\n9.56 TAP_CFG2 (58h)\nTap configuration register 2 (R/W)\nTable 153. TAP_CFG2 register\n0(1)0(1)0(1)TAP_\nTHS_Y_4TAP_\nTHS_Y_3TAP_\nTHS_Y_2TAP_\nTHS_Y_1TAP_\nTHS_Y_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 154. TAP_CFG2 register description\nTAP_THS_Y_[4:0]Y-axis tap recognition threshold. Default value: 0\n1 LSB = FS_XL / (25)\nLSM6DSV\nTAP_CFG1 (57h)\nDS13476  - Rev 4 page 92/190\n9.57 TAP_THS_6D (59h)\nPortrait/landscape position and tap function threshold register (R/W)\nTable 155. TAP_THS_6D register\nD4D_EN SIXD_THS_1 SIXD_THS_0TAP_\nTHS_Z_4TAP_\nTHS_Z_3TAP_\nTHS_Z_2TAP_\nTHS_Z_1TAP_\nTHS_Z_0\nTable 156. TAP_THS_6D register description\nD4D_ENEnables 4D orientation detection. Z-axis position detection is disabled. Default value: 0\n(0: disabled; 1: enabled)\nSIXD_THS_[1:0]Threshold for 4D/6D function. Default value: 00\nFor details, refer to Table 157 .\nTAP_THS_Z_[4:0]Z-axis recognition threshold. Default value: 0\n1 LSB = FS_XL / (25)\nTable 157. Threshold for D4D/D6D function\nSIXD_THS_[1:0] Threshold value\n00 80 degrees\n01 70 degrees\n10 60 degrees\n11 50 degrees\nLSM6DSV\nTAP_THS_6D (59h)\nDS13476  - Rev 4 page 93/190\n9.58 TAP_DUR (5Ah)\nTap recognition function setting register (R/W)\nTable 158. TAP_DUR register\nDUR_3 DUR_2 DUR_1 DUR_0 QUIET_1 QUIET_0 SHOCK_1 SHOCK_0\nTable 159. TAP_DUR register description\nDUR_[3:0]Duration of maximum time gap for double-tap recognition. Default: 0000\nWhen double-tap recognition is enabled, this register expresses the maximum time between two consecutive\ndetected taps to determine a double-tap event. The default value of these bits is 0000b which corresponds to\n16/ODR_XL time. If the DUR_[3:0] bits are set to a different value, 1LSB corresponds to 32/ODR_XL time.\nQUIET_[1:0]Expected quiet time after a tap detection. Default value: 00\nQuiet time is the time after the first detected tap in which there must not be any overthreshold event. The\ndefault value of these bits is 00b which corresponds to 2/ODR_XL time. If the QUIET_[1:0] bits are set to a\ndifferent value, 1LSB corresponds to 4/ODR_XL time.\nSHOCK_[1:0]Maximum duration of overthreshold event. Default value: 00\nMaximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event.\nThe default value of these bits is 00b which corresponds to 4/ODR_XL time. If the SHOCK_[1:0] bits are set to\na different value, 1LSB corresponds to 8/ODR_XL time.\n9.59 WAKE_UP_THS (5Bh)\nSingle/double-tap selection and wake-up configuration (R/W)\nTable 160. WAKE_UP_THS register\nSINGLE_\nDOUBLE_TAPUSR_OFF\n_ON_WUWK_THS_5 WK_THS_4 WK_THS_3 WK_THS_2 WK_THS_1 WK_THS_0\nTable 161. WAKE_UP_THS register description\nSINGLE_DOUBLE_TAPEnables single/double-tap event. Default value: 0\n(0: only single-tap event enabled;\n1: both single and double-tap events enabled)\nUSR_OFF_ON_WUDrives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the\nwake-up and the activity/inactivity functions. Refer to Figure 30 . Default value: 0\nWK_THS_[5:0]Wake-up threshold. The resolution of the threshold depends on the value of\nWU_INACT_THS_W_[2:0] in the INACTIVITY_DUR (54h)  register. Default value: 000000\nLSM6DSV\nTAP_DUR (5Ah)\nDS13476  - Rev 4 page 94/190\n9.60 WAKE_UP_DUR (5Ch)\nFree-fall, wake-up, and sleep mode functions duration setting register (R/W)\nTable 162. WAKE_UP_DUR register\nFF_DUR_5 WAKE_DUR_1 WAKE_DUR_0 0(1) SLEEP_DUR_3 SLEEP_DUR_2 SLEEP_DUR_1 SLEEP_DUR_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 163. WAKE_UP_DUR register description\nFF_DUR_5Free-fall duration event. Default: 0\nFor the complete configuration of the free-fall duration, refer to FF_DUR_[4:0] in the FREE_FALL (5Dh)\nconfiguration.\n1 LSB = 1/ODR_XL time\nWAKE_DUR_[1:0]Wake-up duration event. Default: 00\n1 LSB = 1/ODR_XL time\nSLEEP_DUR_[3:0]Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR)\n1 LSB = 512/ODR_XL time\n9.61 FREE_FALL (5Dh)\nFree-fall function duration setting register (R/W)\nTable 164. FREE_FALL register\nFF_DUR_4 FF_DUR_3 FF_DUR_2 FF_DUR_1 FF_DUR_0 FF_THS_2 FF_THS_1 FF_THS_0\nTable 165. FREE_FALL register description\nFF_DUR_[4:0]Free-fall duration event. Default: 00000\nFor the complete configuration of the free-fall duration, refer to FF_DUR_5 in the WAKE_UP_DUR (5Ch)\nconfiguration.\nFF_THS_[2:0]Free-fall threshold setting. Default: 000\nFor details refer to Table 166 .\nTable 166. Threshold for free-fall function\nFF_THS_[2:0] Threshold value\n000 156 m g\n001 219 m g\n010 250 m g\n011 312 m g\n100 344 m g\n101 406 m g\n110 469 m g\n111 500 m g\nLSM6DSV\nWAKE_UP_DUR (5Ch)\nDS13476  - Rev 4 page 95/190\n9.62 MD1_CFG (5Eh)\nFunctions routing to INT1 pin register (R/W). Each bit in this register enables a signal to be carried over the\nINT1 pin. The output of the pin is the OR combination of the signals selected here and in the INT1_CTRL (0Dh)\nregister.\nTable 167. MD1_CFG register\nINT1_SLEEP_\nCHANGEINT1_\nSINGLE_TAPINT1_WU INT1_FFINT1_\nDOUBLE_TAPINT1_6DINT1_\nEMB_FUNCINT1_SHUB\nTable 168. MD1_CFG register description\nINT1_SLEEP_CHANGE(1)Routing activity/inactivity recognition event to INT1. Default: 0\n(0: routing activity/inactivity event to INT1 disabled;\n1: routing activity/inactivity event to INT1 enabled)\nINT1_SINGLE_TAPRouting single-tap recognition event to INT1. Default: 0\n(0: routing single-tap event to INT1 disabled;\n1: routing single-tap event to INT1 enabled)\nINT1_WURouting wake-up event to INT1. Default value: 0\n(0: routing wake-up event to INT1 disabled;\n1: routing wake-up event to INT1 enabled)\nINT1_FFRouting free-fall event to INT1. Default value: 0\n(0: routing free-fall event to INT1 disabled;\n1: routing free-fall event to INT1 enabled)\nINT1_DOUBLE_TAPRouting tap event to INT1. Default value: 0\n(0: routing double-tap event to INT1 disabled;\n1: routing double-tap event to INT1 enabled)\nINT1_6DRouting 6D event to INT1. Default value: 0\n(0: routing 6D event to INT1 disabled;\n1: routing 6D event to INT1 enabled)\nINT1_EMB_FUNCRouting embedded functions event to INT1. Default value: 0\n(0: routing embedded functions event to INT1 disabled;\n1: routing embedded functions event to INT1 enabled)\nINT1_SHUBRouting sensor hub communication concluded event to INT1. Default value: 0\n(0: routing sensor hub communication concluded event to INT1 disabled;\n1: routing sensor hub communication concluded event to INT1 enabled)\n \n1. Activity/inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in the\nINACTIVITY_DUR (54h)  register.\n \nLSM6DSV\nMD1_CFG (5Eh)\nDS13476  - Rev 4 page 96/190\n9.63 MD2_CFG (5Fh)\nFunctions routing to INT2 pin register (R/W). Each bit in this register enables a signal to be carried over the\nINT2 pin. The output of the pin is the OR combination of the signals selected here and in the INT2_CTRL (0Eh)\nregister.\nTable 169. MD2_CFG register\nINT2_SLEEP\n_CHANGEINT2_\nSINGLE_TAPINT2_WU INT2_FFINT2_\nDOUBLE_TAPINT2_6DINT2_\nEMB_FUNCINT2_\nTIMESTAMP\nTable 170. MD2_CFG register description\nINT2_SLEEP_CHANGE(1)Routing activity/inactivity recognition event to INT2. Default: 0\n(0: routing activity/inactivity event to INT2 disabled;\n1: routing activity/inactivity event to INT2 enabled)\nINT2_SINGLE_TAPSingle-tap recognition routing to INT2. Default: 0\n(0: routing single-tap event to INT2 disabled;\n1: routing single-tap event to INT2 enabled)\nINT2_WURouting wake-up event to INT2. Default value: 0\n(0: routing wake-up event to INT2 disabled;\n1: routing wake-up event to INT2 enabled)\nINT2_FFRouting free-fall event to INT2. Default value: 0\n(0: routing free-fall event to INT2 disabled;\n1: routing free-fall event to INT2 enabled)\nINT2_DOUBLE_TAPRouting tap event to INT2. Default value: 0\n(0: routing double-tap event to INT2 disabled;\n1: routing double-tap event to INT2 enabled)\nINT2_6DRouting 6D event to INT2. Default value: 0\n(0: routing 6D event to INT2 disabled;\n1: routing 6D event to INT2 enabled)\nINT2_EMB_FUNCRouting embedded functions event to INT2. Default value: 0\n(0: routing embedded functions event to INT2 disabled;\n1: routing embedded functions event to INT2 enabled)\nINT2_TIMESTAMP Enables routing the alert for timestamp overflow within 5.6 ms to the INT2 pin.\n \n1. Activity/inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in the\nINACTIVITY_DUR (54h)  register.\n \n9.64 HAODR_CFG (62h)\nHAODR data rate configuration register (R/W)\nTable 171. HAODR_CFG register\n0(1)0(1)0(1)0(1)0(1)0(1)HAODR_\nSEL_1HAODR_\nSEL _0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 172. HAODR_CFG register description\nHAODR_SEL_[1:0]Selects the ODR set supported when high-accuracy ODR (HAODR) mode is enabled (see\nTable 19. Accelerometer and gyroscope ODR selection in high-accuracy ODR mode ).\nDefault: 00\nLSM6DSV\nMD2_CFG (5Fh)\nDS13476  - Rev 4 page 97/190\n9.65 EMB_FUNC_CFG (63h)\nEmbedded functions configuration register (R/W)\nTable 173. EMB_FUNC_CFG register\nXL_DualC_BATCH\n_FROM_IF0(1)EMB_FUNC_IRQ_\nMASK_G_SETTLEMB_FUNC_IRQ_\nMASK_XL_SETTLEMB_FUNC_\nDISABLE0(1)0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 174. EMB_FUNC_CFG register description\nXL_DualC_BATCH_FROM_IFWhen dual-channel mode is enabled, this bit enables batching the accelerometer\nchannel 2 in FIFO. Default value: 0\n(0: disabled; 1: enabled)\nEMB_FUNC_IRQ_MASK_G_SETTLEnables / masks execution trigger of the embedded functions when gyroscope data\nare settling. Default value: 0\n(0: disabled;\n1: masks execution trigger of the embedded functions until gyroscope filter settling\nends)\nNote: Refer to the product application note for the details regarding operating/power\nmode configurations, settings, turn-on/off time and on-the-fly changes.\nEMB_FUNC_IRQ_MASK_XL_SETTLEnables / masks execution trigger of the embedded functions when accelerometer\ndata are settling. Default value: 0\n(0: disabled;\n1: masks execution trigger of the embedded functions until accelerometer filter settling\nends)\nNote: Refer to the product application note for the details regarding operating/power\nmode configurations, settings, turn-on/off time and on-the-fly changes.\nEMB_FUNC_DISABLEDisables execution of the embedded functions. Default value: 0\n(0: disabled;\n1: embedded functions execution trigger is not generated anymore and all initialization\nprocedures are forced when this bit is set back to 0).\n9.66 UI_HANDSHAKE_CTRL (64h)\nControl register (UI side) for UI / SPI2 shared registers (R/W)\nTable 175. UI_HANDSHAKE_CTRL register\n0(1)0(1)0(1)0(1)0(1)0(1)UI_SHARED\n_ACKUI_SHARED\n_REQ\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 176. UI_HANDSHAKE_CTRL register description\nUI_SHARED_ACKPrimary interface side. This bit acknowledges the handshake. If the secondary interface is not accessing\nthe shared registers, this bit is set to 1 by the device and the R/W operation on the UI_SPI2_SHARED_0\n(65h)  through UI_SPI2_SHARED_5 (6Ah)  registers is allowed on the primary interface.\nUI_SHARED_REQThis bit is used by the primary interface master to request access to the UI_SPI2_SHARED_0 (65h)\nthrough UI_SPI2_SHARED_5 (6Ah)  registers. When the R/W operation is finished, the master must reset\nthis bit.\nLSM6DSV\nEMB_FUNC_CFG (63h)\nDS13476  - Rev 4 page 98/190\n9.67 UI_SPI2_SHARED_0 (65h)\nUI / SPI2 shared register 0 (R/W)\nTable 177. UI_SPI2_SHARED_0 register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 178. UI_SPI2_SHARED_0 register description\nD[7:0]Volatile byte is used as a contact point between the primary and secondary interface host. These shared\nregisters are accessible only by one interface at a time and access is managed through the UI_SHARED_ACK\nand UI_SHARED_REQ bits of register UI_HANDSHAKE_CTRL (64h)  and the SPI2_SHARED_ACK and\nSPI2_SHARED_REQ bits of register SPI2_HANDSHAKE_CTRL (6Eh) .\n9.68 UI_SPI2_SHARED_1 (66h)\nUI / SPI2 shared register 1 (R/W)\nTable 179. UI_SPI2_SHARED_1 register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 180. UI_SPI2_SHARED_1 register description\nD[7:0]Volatile byte is used as a contact point between the primary and secondary interface host. These shared\nregisters are accessible only by one interface at a time and access is managed through the UI_SHARED_ACK\nand UI_SHARED_REQ bits of register UI_HANDSHAKE_CTRL (64h)  and the SPI2_SHARED_ACK and\nSPI2_SHARED_REQ bits of register SPI2_HANDSHAKE_CTRL (6Eh) .\n9.69 UI_SPI2_SHARED_2 (67h)\nUI / SPI2 shared register 2 (R/W)\nTable 181. UI_SPI2_SHARED_2 register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 182. UI_SPI2_SHARED_2 register description\nD[7:0]Volatile byte is used as a contact point between the primary and secondary interface host. These shared\nregisters are accessible only by one interface at a time and access is managed through the UI_SHARED_ACK\nand UI_SHARED_REQ bits of register UI_HANDSHAKE_CTRL (64h)  and the SPI2_SHARED_ACK and\nSPI2_SHARED_REQ bits of register SPI2_HANDSHAKE_CTRL (6Eh) .\nLSM6DSV\nUI_SPI2_SHARED_0 (65h)\nDS13476  - Rev 4 page 99/190\n9.70 UI_SPI2_SHARED_3 (68h)\nUI / SPI2 shared register 3 (R/W)\nTable 183. UI_SPI2_SHARED_3 register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 184. UI_SPI2_SHARED_3 register description\nD[7:0]Volatile byte is used as a contact point between the primary and secondary interface host. These shared\nregisters are accessible only by one interface at a time and access is managed through the UI_SHARED_ACK\nand UI_SHARED_REQ bits of register UI_HANDSHAKE_CTRL (64h)  and the SPI2_SHARED_ACK and\nSPI2_SHARED_REQ bits of register SPI2_HANDSHAKE_CTRL (6Eh) .\n9.71 UI_SPI2_SHARED_4 (69h)\nUI / SPI2 shared register 4 (R/W)\nTable 185. UI_SPI2_SHARED_4 register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 186. UI_SPI2_SHARED_4 register description\nD[7:0]Volatile byte is used as a contact point between the primary and secondary interface host. These shared\nregisters are accessible only by one interface at a time and access is managed through the UI_SHARED_ACK\nand UI_SHARED_REQ bits of register UI_HANDSHAKE_CTRL (64h)  and the SPI2_SHARED_ACK and\nSPI2_SHARED_REQ bits of register SPI2_HANDSHAKE_CTRL (6Eh) .\n9.72 UI_SPI2_SHARED_5 (6Ah)\nUI / SPI2 shared register 5 (R/W)\nTable 187. UI_SPI2_SHARED_5 register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 188. UI_SPI2_SHARED_5 register description\nD[7:0]Volatile byte is used as a contact point between the primary and secondary interface host. These shared\nregisters are accessible only by one interface at a time and access is managed through the UI_SHARED_ACK\nand UI_SHARED_REQ bits of register UI_HANDSHAKE_CTRL (64h)  and the SPI2_SHARED_ACK and\nSPI2_SHARED_REQ bits of register SPI2_HANDSHAKE_CTRL (6Eh) .\nLSM6DSV\nUI_SPI2_SHARED_3 (68h)\nDS13476  - Rev 4 page 100/190\n9.73 CTRL_EIS (6Bh)\nGyroscope EIS channel control register (R/W)\nTable 189. CTRL_EIS register\nODR_G_EIS_1 ODR_G_EIS_0 0(1) LPF_G_EIS_BWG_EIS_ON_G_\nOIS_OUT_REGFS_G_EIS_2 FS_G_EIS_1 FS_G_EIS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 190. CTRL_EIS register description\nODR_G_EIS_[1:0]Enables and selects the ODR of the gyroscope EIS channel.\n(00: EIS channel is off (default);\n01: 1.92 kHz;\n10: 960 Hz;\n11: reserved)\nLPF_G_EIS_BW Gyroscope digital LPF_EIS filter bandwidth selection. Refer to Table 191 .\nG_EIS_ON_G_OIS_OUT_REGEnables routing gyroscope EIS output to OIS from UI output addresses (2Eh – 33h). When\nthis bit is set to 1, the gyroscope OIS data cannot be read from primary interface. Default\nvalue: 0\n(0: disabled; 1: enabled)\nFS_G_EIS_[2:0]Gyroscope full-scale selection for EIS channel. If the FS_G_[3:0] bits in CTRL6 (15h)  are\nequal to 1100 (±4000 dps), FS_G_EIS_[2:0] must be set to “100” in order to have ±4000 dps\nfull scale on both UI and EIS channels. If the FS_G_3 bit in register CTRL6 (15h)  is equal to\n0, the EIS channel full scale can be selected as follows:\n(000: ±125 dps (default);\n001: ±250 dps;\n010: ±500 dps;\n011: ±1000 dps;\n100: ±2000 dps;\n101: reserved;\n110: reserved;\n111: reserved)\nTable 191. Gyroscope EIS chain digital LPF_EIS filter bandwidth selection\nODR_G_EIS_[1:0] Gyroscope EIS ODR [Hz] LPF_G_EIS_BW Cutoff [Hz] Phase @ 20 Hz [°]\n01 1.92 kHz0 153 Hz -13.5°\n1 203 Hz -10.8°\n10 9600 148 Hz -15.4°\n1 193 Hz -12.7°\nLSM6DSV\nCTRL_EIS (6Bh)\nDS13476  - Rev 4 page 101/190\n9.74 UI_INT_OIS (6Fh)\nOIS interrupt configuration register\nThe primary interface can write to this register when the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS\n(01h)  register is equal to 1 (primary IF full-control mode); this register is read-only when the\nOIS_CTRL_FROM_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2_INT_OIS\n(6Fh)  register.\nTable 192. UI_INT_OIS register\nINT2_\nDRDY_OISDRDY_\nMASK_OIS0(1)ST_OIS_\nCLAMPDIS0(1)0(1)0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 193. UI_INT_OIS register description\nINT2_DRDY_OISEnables OIS chain DRDY on INT2 pin from the UI interface. This setting has priority over all other INT2\nsettings.\nDRDY_MASK_OISEnables / masks OIS data available. Default value: 0\n(0: disabled;\n1: masks OIS DRDY signals (both accelerometer and gyroscope) until filter settling ends\n(accelerometer and gyroscope independently masked))\nST_OIS_CLAMPDISDisables OIS chain clamp during self-test. Default value: 0\n(0: All OIS chain outputs = 8000h during self-test;\n1: OIS chain self-test outputs)\nLSM6DSV\nUI_INT_OIS (6Fh)\nDS13476  - Rev 4 page 102/190\n9.75 UI_CTRL1_OIS (70h)\nOIS configuration register\nThe primary interface can write this register when the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS\n(01h)  register is equal to 1 (primary IF full-control mode); this register is read-only when the\nOIS_CTRL_FROM_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2_CTRL1_OIS\n(70h)  register.\nTable 194. UI_CTRL1_OIS register\n0(1)0(1) SIM_OIS 0(1)0(1)OIS_\nXL_ENOIS_\nG_ENSPI2_READ\n_EN\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 195. UI_CTRL1_OIS register description\nSIM_OISSPI2 3- or 4-wire interface. Default value: 0\n(0: 4-wire SPI2;\n1: 3-wire SPI2)\nOIS_XL_ENEnables accelerometer OIS chain. Default value: 0\n(0: accelerometer OIS chain disabled;\n1: accelerometer OIS chain enabled)\nOIS_G_ENEnables gyroscope OIS chain. Default value: 0\n(0: gyroscope OIS chain disabled;\n1: gyroscope OIS chain enabled)\nSPI2_READ_ENIn primary IF full-control mode, enables auxiliary SPI for reading OIS data\nin registers SPI2_OUTX_L_G_OIS (22h) and SPI2_OUTX_H_G_OIS (23h)  through\nSection 11.9 SPI2_OUTZ_L_A_OIS (2Ch) and SPI2_OUTZ_H_A_OIS (2Dh) . Default value: 0\n(0: OIS data read from auxiliary SPI disabled;\n1: OIS data read from auxiliary SPI enabled)\nLSM6DSV\nUI_CTRL1_OIS (70h)\nDS13476  - Rev 4 page 103/190\n9.76 UI_CTRL2_OIS (71h)\nOIS configuration register\nThe primary interface can write this register when the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS\n(01h)  register is equal to 1 (primary IF full-control mode); this register is read-only when the\nOIS_CTRL_FROM_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2_CTRL2_OIS\n(71h)  register.\nTable 196. UI_CTRL2_OIS register\n0(1)0(1)0(1)LPF1_G_\nOIS_BW_1LPF1_G_\nOIS_BW_0FS_G\n_OIS_2FS_G\n_OIS_1FS_G\n_OIS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 197. UI_CTRL2_OIS register description\nLPF1_G_OIS_BW_[1:0] Gyroscope OIS digital LPF1 filter bandwidth selection. Refer to Table 198 .\nFS_G_OIS_[2:0]Gyroscope OIS full-scale selection:\n(000: ±125 dps;\n001: ±250 dps;\n010: ±500 dps;\n011: ±1000 dps;\n100: ±2000 dps;\n101: reserved;\n110: reserved;\n111: reserved)\nTable 198. Gyroscope OIS chain digital LPF1 filter bandwidth selection\nLPF1_G_OIS_BW_[1:0] Cutoff [Hz] Phase @ 20 Hz [°]\n00 293 Hz -7.1°\n01 217 Hz -9.1°\n10 158 Hz -11.9°\n11 476 Hz -5.1°\nLSM6DSV\nUI_CTRL2_OIS (71h)\nDS13476  - Rev 4 page 104/190\n9.77 UI_CTRL3_OIS (72h)\nOIS configuration register\nThe primary interface can write this register when the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS\n(01h)  register is equal to 1 (primary IF full-control mode); this register is read-only when the\nOIS_CTRL_FROM_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2_CTRL3_OIS\n(72h)  register.\nTable 199. UI_CTRL3_OIS register\n0(1)0(1)LPF_XL_\nOIS_BW_2LPF_XL_\nOIS_BW_1LPF_XL_\nOIS_BW_00(1)FS_XL\n_OIS_1FS_XL\n_OIS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 200. UI_CTRL3_OIS register description\nLPF_XL_OIS_BW_[2:0] Selects accelerometer OIS channel bandwidth, see Table 201 . Default value: 0\nFS_XL_OIS_[1:0]Selects accelerometer OIS channel full-scale:\n(00: ±2 g (default);\n01: ±4 g;\n10: ±8 g;\n11: ±16 g)\nNote: When the accelerometer full-scale value is selected only from the UI side it is readable also from the OIS side.\nTable 201. Accelerometer OIS channel bandwidth and phase\nLPF_XL_OIS_BW_[2:0] Typ. overall bandwidth [Hz] Typ. overall phase [°]\n000 749 Hz -3.41 deg @ 20 Hz\n001 539 Hz -4.04 deg@ 20 Hz\n010 342 Hz -5.31 deg@ 20 Hz\n011 162 Hz -9.08 deg@ 20 Hz\n100 78.5 Hz -16.4 deg @ 20 Hz\n101 38.6 Hz -29.6 deg@ 20 Hz\n110 19.3 Hz -28.8 deg @ 10 Hz\n111 9.8 Hz -29.1 deg @ 5 Hz\nLSM6DSV\nUI_CTRL3_OIS (72h)\nDS13476  - Rev 4 page 105/190\n9.78 X_OFS_USR (73h)\nAccelerometer X-axis user offset correction (R/W). The offset value set in the X_OFS_USR offset register is\ninternally subtracted from the acceleration value measured on the X-axis.\nTable 202. X_OFS_USR register\nX_OFS_\nUSR_7X_OFS_\nUSR_6X_OFS_\nUSR_5X_OFS_\nUSR_4X_OFS_\nUSR_3X_OFS_\nUSR_2X_OFS_\nUSR_1X_OFS_\nUSR_0\nTable 203. X_OFS_USR register description\nX_OFS_USR_[7:0]Accelerometer X-axis user offset correction expressed in two’s complement, weight depends\non USR_OFF_W in CTRL9 (18h) . The offset can be applied to the output registers (see\nUSR_OFF_ON_OUT bit in the CTRL9 (18h)  register) or to the wake-up function input data (see\nUSR_OFF_ON_WU bit in the WAKE_UP_THS (5Bh)  register).\nThe value must be in the range [-127 127].\n9.79 Y_OFS_USR (74h)\nAccelerometer Y-axis user offset correction (R/W). The offset value set in the Y_OFS_USR offset register is\ninternally subtracted from the acceleration value measured on the Y-axis.\nTable 204. Y_OFS_USR register\nY_OFS_\nUSR_7Y_OFS_\nUSR_6Y_OFS_\nUSR_5Y_OFS_\nUSR_4Y_OFS_\nUSR_3Y_OFS_\nUSR_2Y_OFS_\nUSR_1Y_OFS_\nUSR_0\nTable 205. Y_OFS_USR register description\nY_OFS_USR_[7:0]Accelerometer Y-axis user offset correction expressed in two’s complement, weight depends\non USR_OFF_W in CTRL9 (18h) . The offset can be applied to the output registers (see\nUSR_OFF_ON_OUT bit in the CTRL9 (18h)  register) or to the wake-up function input data (see\nUSR_OFF_ON_WU bit in the WAKE_UP_THS (5Bh)  register).\nThe value must be in the range [-127 127].\n9.80 Z_OFS_USR (75h)\nAccelerometer Z-axis user offset correction (R/W). The offset value set in the Z_OFS_USR offset register is\ninternally subtracted from the acceleration value measured on the Z-axis.\nTable 206. Z_OFS_USR register\nZ_OFS_\nUSR_7Z_OFS_\nUSR_6Z_OFS_\nUSR_5Z_OFS_\nUSR_4Z_OFS_\nUSR_3Z_OFS_\nUSR_2Z_OFS_\nUSR_1Z_OFS_\nUSR_0\nTable 207. Z_OFS_USR register description\nZ_OFS_USR_[7:0]Accelerometer Z-axis user offset correction expressed in two’s complement, weight depends\non USR_OFF_W in CTRL9 (18h) . The offset can be applied to the output registers (see\nUSR_OFF_ON_OUT bit in the CTRL9 (18h)  register) or to the wake-up function input data (see\nUSR_OFF_ON_WU bit in the WAKE_UP_THS (5Bh)  register).\nThe value must be in the range [-127 127].\nLSM6DSV\nX_OFS_USR (73h)\nDS13476  - Rev 4 page 106/190\n9.81 FIFO_DATA_OUT_TAG (78h)\nFIFO tag register (R)\nTable 208. FIFO_DATA_OUT_TAG register\nTAG_\nSENSOR_4TAG_\nSENSOR_3TAG_\nSENSOR_2TAG_\nSENSOR_1TAG_\nSENSOR_0TAG_CNT_1 TAG_CNT_0 -\nTable 209. FIFO_DATA_OUT_TAG register description\nTAG_SENSOR_[4:0]FIFO tag. Identifies the sensor in:\nFIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah) , FIFO_DATA_OUT_Y_L (7Bh) and\nFIFO_DATA_OUT_Y_H (7Ch) , and FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)\nFor details, refer to Table 210 .\nTAG_CNT_[1:0] 2-bit counter which identifies sensor time slot\nTable 210. FIFO tag\nTAG_SENSOR_[4:0] Sensor name\n0x00 FIFO empty\n0x01 Gyroscope NC\n0x02 Accelerometer NC\n0x03 Temperature\n0x04 Timestamp\n0x05 CFG_Change\n0x06 Accelerometer NC_T_2\n0x07 Accelerometer NC_T_1\n0x08 Accelerometer 2xC\n0x09 Accelerometer 3xC\n0x0A Gyroscope NC_T_2\n0x0B Gyroscope NC_T_1\n0x0C Gyroscope 2xC\n0x0D Gyroscope 3xC\n0x0E Sensor hub slave 0\n0x0F Sensor hub slave 1\n0x10 Sensor hub slave 2\n0x11 Sensor hub slave 3\n0x12 Step counter\n0x13 SFLP game rotation vector\n0x16 SFLP gyroscope bias\n0x17 SFLP gravity vector\n0x19 Sensor hub nack\n0x1D Accelerometer dualC\n0x1E Enhanced EIS gyroscope\nLSM6DSV\nFIFO_DATA_OUT_TAG (78h)\nDS13476  - Rev 4 page 107/190\n9.82 FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah)\nFIFO data output X (R)\nTable 211. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers\nD15 D14 D13 D12 D11 D10 D9 D8\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 212. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description\nD[15:0] FIFO X-axis output\n9.83 FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch)\nFIFO data output Y (R)\nTable 213. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers\nD15 D14 D13 D12 D11 D10 D9 D8\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 214. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description\nD[15:0] FIFO Y-axis output\n9.84 FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)\nFIFO data output Z (R)\nTable 215. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers\nD15 D14 D13 D12 D11 D10 D9 D8\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 216. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description\nD[15:0] FIFO Z-axis output\nLSM6DSV\nFIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah)\nDS13476  - Rev 4 page 108/190\n10 SPI2 register mapping\nThe table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding\naddresses.\nAll these registers are accessible from auxiliary SPI interface only.\nTable 217. SPI2 register address map\nName TypeRegister address\nDefault Comment\nHex Binary\nSPI2_WHO_AM_I R 0F 00001111 01110000\nSPI2_STATUS_REG_OIS R 1E 00011110 output\nSPI2_OUT_TEMP_L R 20 00100000 output\nSPI2_OUT_TEMP_H R 21 00100001 output\nSPI2_OUTX_L_G_OIS R 22 00100010 output\nSPI2_OUTX_H_G_OIS R 23 00100011 output\nSPI2_OUTY_L_G_OIS R 24 00100100 output\nSPI2_OUTY_H_G_OIS R 25 00100101 output\nSPI2_OUTZ_L_G_OIS R 26 00100110 output\nSPI2_OUTZ_H_G_OIS R 27 00100111 output\nSPI2_OUTX_L_A_OIS R 28 00101000 output\nSPI2_OUTX_H_A_OIS R 29 00101001 output\nSPI2_OUTY_L_A_OIS R 2A 00101010 output\nSPI2_OUTY_H_A_OIS R 2B 00101011 output\nSPI2_OUTZ_L_A_OIS R 2C 00101100 output\nSPI2_OUTZ_H_A_OIS R 2D 00101101 output\nSPI2_HANDSHAKE_CTRL R/W 6E 01101110 00000000\nSPI2_INT_OISR/W (SPI2 full-control mode)\nR (primary IF full-control mode)6F 01101111 00000000\nSPI2_CTRL1_OISR/W (SPI2 full-control mode)\nR (primary IF full-control mode)70 01110000 00000000\nSPI2_CTRL2_OISR/W (SPI2 full-control mode)\nR (primary IF full-control mode)71 01110001 00000000\nSPI2_CTRL3_OISR/W (SPI2 full-control mode)\nR (primary IF full-control mode)72 01110010 00000000\nReserved registers must not be changed. Writing to those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the factory calibration\nvalues. Their content is automatically restored when the device is powered up.\nLSM6DSV\nSPI2 register mapping\nDS13476  - Rev 4 page 109/190\n11 SPI2 register description\n11.1 SPI2_WHO_AM_I (0Fh)\nWHO_AM_I register (R). This is a read-only register. Its value is fixed at 70h.\nTable 218. SPI2_WhoAmI register\n0 1 1 1 0 0 0 0\n11.2 SPI2_STATUS_REG_OIS (1Eh)\nThe SPI2_STATUS_REG_OIS register is read by the auxiliary SPI (R).\nTable 219. SPI2_STATUS_REG_OIS register\n0 0 0 0 0GYRO_\nSETTLINGGDA XLDA\nTable 220. SPI2_STATUS_REG_OIS description\nGYRO_SETTLING High when the gyroscope output is in the settling phase\nGDA Gyroscope data available (reset when one of the high parts of the output data is read)\nXLDA Accelerometer data available (reset when one of the high parts of the output data is read)\n11.3 SPI2_OUT_TEMP_L (20h) and SPI2_OUT_TEMP_H (21h)\nTemperature data output register (R). L and H registers together express a 16-bit word in two’s complement.\nTable 221. SPI2_OUT_TEMP_L register\nTemp7 Temp6 Temp5 Temp4 Temp3 Temp2 Temp1 Temp0\nTable 222. SPI2_OUT_TEMP_H register\nTemp15 Temp14 Temp13 Temp12 Temp11 Temp10 Temp9 Temp8\nTable 223. SPI2_OUT_TEMP register description\nTemp[15:0]Temperature sensor output data\nThe value is expressed as two’s complement sign extended on the MSB.\nLSM6DSV\nSPI2 register description\nDS13476  - Rev 4 page 110/190\n11.4 SPI2_OUTX_L_G_OIS (22h) and SPI2_OUTX_H_G_OIS (23h)\nAngular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in\ntwo’s complement.\nData are according to the gyroscope full-scale and ODR (7.68 kHz) settings of the OIS gyroscope.\nTable 224. SPI2_OUTX_L_G_OIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 225. SPI2_OUTX_H_G_OIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 226. SPI2_OUTX_H_G_OIS register description\nD[15:0] Gyroscope OIS chain pitch axis (X) angular rate output value\n11.5 SPI2_OUTY_L_G_OIS (24h) and SPI2_OUTY_H_G_OIS (25h)\nAngular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the gyroscope full-scale and ODR (7.68 kHz) settings of the OIS gyroscope.\nTable 227. SPI2_OUTY_L_G_OIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 228. SPI2_OUTY_H_G_OIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 229. SPI2_OUTY_H_G_OIS register description\nD[15:0] Gyroscope OIS chain roll axis (Y) angular rate output value\nLSM6DSV\nSPI2_OUTX_L_G_OIS (22h) and SPI2_OUTX_H_G_OIS (23h)\nDS13476  - Rev 4 page 111/190\n11.6 SPI2_OUTZ_L_G_OIS (26h) and SPI2_OUTZ_H_G_OIS (27h)\nAngular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the gyroscope full-scale and ODR (7.68 kHz) settings of the OIS gyroscope.\nTable 230. SPI2_OUTZ_L_G_OIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 231. SPI2_OUTZ_H_G_OIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 232. SPI2_OUTZ_H_G_OIS register description\nD[15:0] Gyroscope OIS chain yaw axis (Z) angular rate output value\n11.7 SPI2_OUTX_L_A_OIS (28h) and SPI2_OUTX_H_A_OIS (29h)\nLinear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the accelerometer full scale and ODR (7.68 kHz) settings of the OIS accelerometer.\nTable 233. SPI2_OUTX_L_A_OIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 234. SPI2_OUTX_H_A_OIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 235. SPI2_OUTX_H_A_OIS register description\nD[15:0] Accelerometer OIS chain X-axis linear acceleration output value\nLSM6DSV\nSPI2_OUTZ_L_G_OIS (26h) and SPI2_OUTZ_H_G_OIS (27h)\nDS13476  - Rev 4 page 112/190\n11.8 SPI2_OUTY_L_A_OIS (2Ah) and SPI2_OUTY_H_A_OIS (2Bh)\nLinear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the accelerometer full scale and ODR (7.68 kHz) settings of the OIS accelerometer.\nTable 236. SPI2_OUTY_L_A_OIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 237. SPI2_OUTY_H_A_OIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 238. SPI2_OUTY_H_A_OIS register description\nD[15:0] Accelerometer OIS chain Y-axis linear acceleration output value\n11.9 SPI2_OUTZ_L_A_OIS (2Ch) and SPI2_OUTZ_H_A_OIS (2Dh)\nLinear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two’s\ncomplement.\nData are according to the accelerometer full scale and ODR (7.68 kHz) settings of the OIS accelerometer.\nTable 239. SPI2_OUTZ_L_A_OIS register\nD7 D6 D5 D4 D3 D2 D1 D0\nTable 240. SPI2_OUTZ_H_A_OIS register\nD15 D14 D13 D12 D11 D10 D9 D8\nTable 241. SPI2_OUTZ_H_A_OIS register description\nD[15:0] Accelerometer OIS chain Z-axis linear acceleration output value\n11.10 SPI2_HANDSHAKE_CTRL (6Eh)\nControl register (SPI2 side) for UI / SPI2 shared registers (R/W)\nTable 242. SPI2_HANDSHAKE_CTRL register\n0(1)0(1)0(1)0(1)0(1)0(1)SPI2_\nSHARED_REQSPI2_\nSHARED_ACK\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 243. SPI2_HANDSHAKE_CTRL register description\nSPI2_SHARED_REQThis bit is used by the auxiliary SPI (SPI2) interface master to request access to the\nUI_SPI2_SHARED_0 (65h)  through UI_SPI2_SHARED_5 (6Ah)  registers. When the R/W operation\nis finished, the master must reset this bit.\nSPI2_SHARED_ACKAuxiliary SPI (SPI2) interface side. This bit acknowledges the handshake. If the primary interface is\nnot accessing the shared registers, this bit is set to 1 by the device and the R/W operation on the\nUI_SPI2_SHARED_0 (65h)  through UI_SPI2_SHARED_5 (6Ah)  registers is allowed on the auxiliary\nSPI interface.\nLSM6DSV\nSPI2_OUTY_L_A_OIS (2Ah) and SPI2_OUTY_H_A_OIS (2Bh)\nDS13476  - Rev 4 page 113/190\n11.11 SPI2_INT_OIS (6Fh)\nOIS interrupt configuration register and self-test setting\nThe auxiliary SPI interface can write this register when the OIS_CTRL_FROM_UI bit in the\nFUNC_CFG_ACCESS (01h)  register is equal to 0 (SPI2 full-control mode); this register is read-only when the\nOIS_CTRL_FROM_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the UI_INT_OIS\n(6Fh)  register.\nTable 244. SPI2_INT_OIS register\nINT2_\nDRDY_OISDRDY_MASK\n_OIS0(1)ST_OIS_\nCLAMPDISST_G_\nOIS_1ST_G_\nOIS_0ST_XL_\nOIS_1ST_XL_\nOIS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 245. SPI2_INT_OIS register description\nINT2_DRDY_OIS Enables OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings.\nDRDY_MASK_OISEnables / masks OIS data available. Default value: 0\n(0: disabled;\n1: masks OIS DRDY on pin (both accelerometer and gyroscope) until filter settling ends (accelerometer\nand gyroscope independently masked))\nST_OIS_CLAMPDISDisables OIS chain clamp during self-test. Default value: 0\n(0: All OIS chain outputs = 8000h during self-test;\n1: OIS chain self-test outputs)\nST_G_OIS_[1:0]Gyroscope OIS chain self-test selection when the self-test is enabled and ST_OIS_CLAMPDIS = 0.\n(00: normal mode (default);\n01: positive sign self-test;\n10: normal mode;\n11: negative sign self-test)\nST_XL_OIS_[1:0]Accelerometer OIS chain self-test selection; activated only if the accelerometer OIS chain is enabled.\n(00: normal mode (default);\n01: positive sign self-test;\n10: negative sign self-test;\n11: reserved)\nLSM6DSV\nSPI2_INT_OIS (6Fh)\nDS13476  - Rev 4 page 114/190\n11.12 SPI2_CTRL1_OIS (70h)\nOIS configuration register\nThe auxiliary SPI interface can write this register when the OIS_CTRL_FROM_UI bit in the\nFUNC_CFG_ACCESS (01h)  register is equal to 0 (SPI2 full-control mode); this register is read-only when\nthe OIS_CTRL_FROM_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the\nUI_CTRL1_OIS (70h)  register.\nTable 246. SPI2_CTRL1_OIS register\n0(1)0(1) SIM_OIS 0(1)0(1)OIS_\nXL_ENOIS_\nG_ENSPI2_READ\n_EN\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 247. SPI2_CTRL1_OIS register description\nSIM_OISSPI2 3- or 4-wire interface. Default value: 0\n(0: 4-wire SPI2;\n1: 3-wire SPI2)\nOIS_XL_ENEnables accelerometer OIS chain. Default value: 0\n(0: accelerometer OIS chain disabled;\n1: accelerometer OIS chain enabled)\nOIS_G_ENEnables gyroscope OIS chain. Default value: 0\n(0: gyroscope OIS chain disabled;\n1: gyroscope OIS chain enabled)\nSPI2_READ_ENIn auxiliary SPI full-control mode, enables auxiliary SPI for reading OIS data\nin registers SPI2_OUTX_L_G_OIS (22h) and SPI2_OUTX_H_G_OIS (23h)  through\nSection 11.9 SPI2_OUTZ_L_A_OIS (2Ch) and SPI2_OUTZ_H_A_OIS (2Dh) . Default value: 0\n(0: OIS data read from auxiliary SPI disabled;\n1: OIS data read from auxiliary SPI enabled)\nLSM6DSV\nSPI2_CTRL1_OIS (70h)\nDS13476  - Rev 4 page 115/190\n11.13 SPI2_CTRL2_OIS (71h)\nOIS configuration register\nThe auxiliary SPI interface can write this register when the OIS_CTRL_FROM_UI bit in the\nFUNC_CFG_ACCESS (01h)  register is equal to 0 (SPI2 full-control mode); this register is read-only when\nthe OIS_CTRL_FROM_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the\nUI_CTRL2_OIS (71h)  register.\nTable 248. SPI2_CTRL2_OIS register\n0(1)0(1)0(1)LPF1_G_\nOIS_BW_1LPF1_G_\nOIS_BW_0FS_G\n_OIS_2FS_G\n_OIS_1FS_G\n_OIS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 249. SPI2_CTRL2_OIS register description\nLPF1_G_OIS_BW_[1:0] Gyroscope OIS digital LPF1 filter bandwidth selection. Refer to Table 250 .\nFS_G_OIS_[2:0]Gyroscope OIS full-scale selection:\n(000: ±125 dps;\n001: ±250 dps;\n010: ±500 dps;\n011: ±1000 dps;\n100: ±2000 dps;\n101: reserved;\n110: reserved;\n111: reserved)\nTable 250. Gyroscope OIS chain digital LPF1 filter bandwidth selection\nLPF1_G_OIS_BW_[1:0] Cutoff [Hz] Phase @ 20 Hz [°]\n00 293 Hz -7.1°\n01 217 Hz -9.1°\n10 158 Hz -11.9°\n11 476 Hz -5.1°\nLSM6DSV\nSPI2_CTRL2_OIS (71h)\nDS13476  - Rev 4 page 116/190\n11.14 SPI2_CTRL3_OIS (72h)\nOIS configuration register\nThe auxiliary SPI interface can write this register when the OIS_CTRL_FROM_UI bit in the\nFUNC_CFG_ACCESS (01h)  register is equal to 0 (SPI2 full-control mode); this register is read-only when\nthe OIS_CTRL_FROM_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the\nUI_CTRL3_OIS (72h)  register.\nTable 251. SPI2_CTRL3_OIS register\n0(1)0(1)LPF_XL_\nOIS_BW_2LPF_XL_\nOIS_BW_1LPF_XL_\nOIS_BW_00(1)FS_XL\n_OIS_1FS_XL\n_OIS_0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 252. SPI2_CTRL3_OIS register description\nLPF_XL_OIS_BW_[2:0] Selects accelerometer OIS channel bandwidth, see Table 253 . Default value: 0\nFS_XL_OIS_[1:0]Selects accelerometer OIS channel full-scale:\n(00: ±2 g (default);\n01: ±4 g;\n10: ±8 g;\n11: ±16 g)\nNote: When the accelerometer full-scale value is selected only from the UI side it is readable also from the OIS side.\nTable 253. Accelerometer OIS channel bandwidth and phase\nLPF_XL_OIS_BW_[2:0] Typ. overall bandwidth [Hz] Typ. overall phase [°]\n000 749 Hz -3.41 deg @ 20 Hz\n001 539 Hz -4.04 deg@ 20 Hz\n010 342 Hz -5.31 deg@ 20 Hz\n011 162 Hz -9.08 deg@ 20 Hz\n100 78.5 Hz -16.4 deg @ 20 Hz\n101 38.6 Hz -29.6 deg@ 20 Hz\n110 19.3 Hz -28.8 deg @ 10 Hz\n111 9.8 Hz -29.1 deg @ 5 Hz\nLSM6DSV\nSPI2_CTRL3_OIS (72h)\nDS13476  - Rev 4 page 117/190\n12 Embedded functions register mapping\nThe table given below provides a list of the registers for the embedded functions available in the device and the\ncorresponding addresses. Embedded functions registers are accessible when EMB_FUNC_REG_ACCESS is set\nto 1 in FUNC_CFG_ACCESS (01h) .\nTable 254. Register address map - embedded functions\nName TypeRegister address\nDefault Comment\nHex Binary\nPAGE_SEL R/W 02 00000010 00000001\nEMB_FUNC_EN_A R/W 04 00000100 00000000\nEMB_FUNC_EN_B R/W 05 00000101 00000000\nEMB_FUNC_EXEC_STATUS R 07 00000111 output\nPAGE_ADDRESS R/W 08 00001000 00000000\nPAGE_VALUE R/W 09 00001001 00000000\nEMB_FUNC_INT1 R/W 0A 00001010 00000000\nFSM_INT1 R/W 0B 00001011 00000000\nRESERVED - 0C-0D\nEMB_FUNC_INT2 R/W 0E 00001110 00000000\nFSM_INT2 R/W 0F 00001111 00000000\nRESERVED - 10-11\nEMB_FUNC_STATUS R 12 00010010 output\nFSM_STATUS R 13 00010011 output\nRESERVED - 14-15\nPAGE_RW R/W 17 00010111 00000000\nRESERVED - 18-43\nEMB_FUNC_FIFO_EN_A R/W 44 01000100 00000000\nRESERVED - 45\nFSM_ENABLE R/W 46 01000110 00000000\nRESERVED - 47\nFSM_LONG_COUNTER_L R/W 48 01001000 00000000\nFSM_LONG_COUNTER_H R/W 49 01001001 00000000\nRESERVED - 4A\nINT_ACK_MASK R/W 4B 01001011 00000000\nFSM_OUTS1 R 4C 01001100 output\nFSM_OUTS2 R 4D 01001101 output\nFSM_OUTS3 R 4E 01001110 output\nFSM_OUTS4 R 4F 01001111 output\nFSM_OUTS5 R 50 01010000 output\nFSM_OUTS6 R 51 01010001 output\nFSM_OUTS7 R 52 01010010 output\nFSM_OUTS8 R 53 01010011 output\nRESERVED - 54- 5D\nLSM6DSV\nEmbedded functions register mapping\nDS13476  - Rev 4 page 118/190\nName TypeRegister address\nDefault Comment\nHex Binary\nSFLP_ODR R/W 5E 01011110 01011011\nFSM_ODR R/W 5F 01011111 01001011\nRESERVED - 60\nSTEP_COUNTER_L R 62 01100010 output\nSTEP_COUNTER_H R 63 01100011 output\nEMB_FUNC_SRC R/W 64 01100100 output\nEMB_FUNC_INIT_A R/W 66 01100110 00000000\nEMB_FUNC_INIT_B R/W 67 01100111 00000000\nReserved registers must not be changed. Writing to those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the factory calibration\nvalues. Their content is automatically restored when the device is powered up.\nLSM6DSV\nEmbedded functions register mapping\nDS13476  - Rev 4 page 119/190\n13 Embedded functions register description\n13.1 PAGE_SEL (02h)\nEnable advanced features dedicated page (R/W)\nTable 255. PAGE_SEL register\nPAGE_SEL3 PAGE_SEL2 PAGE_SEL1 PAGE_SEL0 0(1)0(1)0(1)1(2)\n \n1. This bit must be set to 0 for the correct operation of the device.\n2. This bit must be set to 1 for the correct operation of the device.\n \nTable 256. PAGE_SEL register description\nPAGE_SEL[3:0] Selects the advanced features dedicated page. Default value: 0000\n13.2 EMB_FUNC_EN_A (04h)\nEnable embedded functions register (R/W)\nTable 257. EMB_FUNC_EN_A register\n0(1)0(1)SIGN_\nMOTION_ENTILT_EN PEDO_EN 0(1)SFLP_GAME_\nEN0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 258. EMB_FUNC_EN_A register description\nSIGN_MOTION_ENEnables significant motion detection function. Default value: 0\n(0: significant motion detection function disabled;\n1: significant motion detection function enabled)\nTILT_ENEnables tilt calculation. Default value: 0\n(0: tilt algorithm disabled;\n1: tilt algorithm enabled)\nPEDO_ENEnables pedometer algorithm. Default value: 0\n(0: pedometer algorithm disabled;\n1: pedometer algorithm enabled)\nSFLP_GAME_ENEnables sensor fusion low-power algorithm for 6-axis (accelerometer + gyroscope) game rotation vector.\nDefault value: 0\n(0: sensor fusion algorithm for 6-axis accelerometer + gyroscope disabled;\n1: sensor fusion algorithm for 6-axis accelerometer + gyroscope enabled)\nLSM6DSV\nEmbedded functions register description\nDS13476  - Rev 4 page 120/190\n13.3 EMB_FUNC_EN_B (05h)\nEnable embedded functions register (R/W)\nTable 259. EMB_FUNC_EN_B register\n0(1)0(1)0(1)0(1)FIFO_\nCOMPR_EN0(1)0(1) FSM_EN\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 260. EMB_FUNC_EN_B register description\nFIFO_COMPR_EN(1)Enables FIFO compression function. Default value: 0\n(0: FIFO compression function disabled;\n1: FIFO compression function enabled)\nFSM_ENEnables finite state machine (FSM) function. Default value: 0\n(0: FSM function disabled; 1: FSM function enabled)\n \n1. This bit is activated if the FIFO_COMPR_RT_EN bit of FIFO_CTRL2 (08h)  is set to 1.\n \n13.4 EMB_FUNC_EXEC_STATUS (07h)\nEmbedded functions execution status register (R)\nTable 261. EMB_FUNC_EXEC_STATUS register\n0 0 0 0 0 0EMB_FUNC_\nEXEC_OVREMB_FUNC\n_ENDOP\nTable 262. EMB_FUNC_EXEC_STATUS register description\nEMB_FUNC_EXEC_OVRThis bit is set to 1 when the execution of the embedded functions program exceeds maximum time\n(new data are generated before the end of the algorithms). Default value: 0\nEMB_FUNC_ENDOP When this bit is set to 1, no embedded function is running. Default value: 0\nLSM6DSV\nEMB_FUNC_EN_B (05h)\nDS13476  - Rev 4 page 121/190\n13.5 PAGE_ADDRESS (08h)\nPage address register (R/W)\nTable 263. PAGE_ADDRESS register\nPAGE_\nADDR7PAGE_\nADDR6PAGE_\nADDR5PAGE_\nADDR4PAGE_\nADDR3PAGE_\nADDR2PAGE_\nADDR1PAGE_\nADDR0\nTable 264. PAGE_ADDRESS register description\nPAGE_ADDR[7:0]After setting the bit PAGE_WRITE / PAGE_READ in register PAGE_RW (17h) , this register is used to set\nthe address of the register to be written/read in the advanced features page selected through the bits\nPAGE_SEL[3:0] in register PAGE_SEL (02h) .\n13.6 PAGE_VALUE (09h)\nPage value register (R/W)\nTable 265. PAGE_VALUE register\nPAGE_\nVALUE7PAGE_\nVALUE6PAGE_\nVALUE5PAGE_\nVALUE4PAGE_\nVALUE3PAGE_\nVALUE2PAGE_\nVALUE1PAGE_\nVALUE0\nTable 266. PAGE_VALUE register description\nPAGE_VALUE[7:0]These bits are used to write (if the bit PAGE_WRITE = 1 in register PAGE_RW (17h) ) or read (if the bit\nPAGE_READ = 1 in register PAGE_RW (17h) ) the data at the address PAGE_ADDR[7:0] of the selected\nadvanced features page.\n13.7 EMB_FUNC_INT1 (0Ah)\nINT1 pin control register (R/W)\nEach bit in this register enables a signal to be carried over INT1. The pin\'s output supplies the OR combination of\nthe selected signals.\nTable 267. EMB_FUNC_INT1 register\nINT1_\nFSM_LC0(1)INT1_\nSIG_MOTINT1_TILTINT1_STEP\n_DETECTOR0(1)0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 268. EMB_FUNC_INT1 register description\nINT1_FSM_LC(1)Routing FSM long counter timeout interrupt event to INT1. Default value: 0 (0: routing to INT1\ndisabled; 1: routing to INT1 enabled)\nINT1_SIG_MOT(1)Routing significant motion event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_TILT(1)Routing tilt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_STEP_DETECTOR(1)Routing pedometer step recognition event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\n \n1. This bit is activated if the INT1_EMB_FUNC bit of MD1_CFG (5Eh)  is set to 1.\n \nLSM6DSV\nPAGE_ADDRESS (08h)\nDS13476  - Rev 4 page 122/190\n13.8 FSM_INT1 (0Bh)\nINT1 pin control register (R/W)\nEach bit in this register enables a signal to be carried over INT1. The pin\'s output supplies the OR combination of\nthe selected signals.\nTable 269. FSM_INT1 register\nINT1_FSM8 INT1_FSM7 INT1_FSM6 INT1_FSM5 INT1_FSM4 INT1_FSM3 INT1_FSM2 INT1_FSM1\nTable 270. FSM_INT1 register description\nINT1_FSM8(1)Routing FSM8 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM7(1)Routing FSM7 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM6(1)Routing FSM6 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM5(1)Routing FSM5 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM4(1)Routing FSM4 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM3(1)Routing FSM3 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM2(1)Routing FSM2 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\nINT1_FSM1(1)Routing FSM1 interrupt event to INT1. Default value: 0\n(0: routing to INT1 disabled; 1: routing to INT1 enabled)\n \n1. This bit is activated if the INT1_EMB_FUNC bit of MD1_CFG (5Eh)  is set to 1.\n \nLSM6DSV\nFSM_INT1 (0Bh)\nDS13476  - Rev 4 page 123/190\n13.9 EMB_FUNC_INT2 (0Eh)\nINT2 pin control register (R/W)\nEach bit in this register enables a signal to be carried over INT2. The pin\'s output supplies the OR combination of\nthe selected signals.\nTable 271. EMB_FUNC_INT2 register\nINT2_\nFSM_LC0(1)INT2_\nSIG_MOTINT2_TILTINT2_STEP\n_DETECTOR0(1)0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 272. EMB_FUNC_INT2 register description\nINT2_FSM_LC(1)Routing FSM long counter timeout interrupt event to INT2. Default value: 0 (0: routing to INT2\ndisabled; 1: routing to INT2 enabled)\nINT2_SIG_MOT(1)Routing significant motion event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_TILT(1)Routing tilt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_STEP_DETECTOR(1)Routing pedometer step recognition event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\n \n1. This bit is activated if the INT2_EMB_FUNC bit of MD2_CFG (5Fh)  is set to 1.\n \nLSM6DSV\nEMB_FUNC_INT2 (0Eh)\nDS13476  - Rev 4 page 124/190\n13.10 FSM_INT2 (0Fh)\nINT2 pin control register (R/W)\nEach bit in this register enables a signal to be carried over INT2. The pin\'s output supplies the OR combination of\nthe selected signals.\nTable 273. FSM_INT2 register\nINT2_FSM8 INT2_FSM7 INT2_FSM6 INT2_FSM5 INT2_FSM4 INT2_FSM3 INT2_FSM2 INT2_FSM1\nTable 274. FSM_INT2 register description\nINT2_FSM8(1)Routing FSM8 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM7(1)Routing FSM7 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM6(1)Routing FSM6 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM5(1)Routing FSM5 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM4(1)Routing FSM4 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM3(1)Routing FSM3 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM2(1)Routing FSM2 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\nINT2_FSM1(1)Routing FSM1 interrupt event to INT2. Default value: 0\n(0: routing to INT2 disabled; 1: routing to INT2 enabled)\n \n1. This bit is activated if the INT2_EMB_FUNC bit of MD2_CFG (5Fh)  is set to 1.\n \n13.11 EMB_FUNC_STATUS (12h)\nEmbedded function status register (R)\nTable 275. EMB_FUNC_STATUS register\nIS_FSM_LC 0 IS_SIGMOT IS_TILT IS_STEP_DET 0 0 0\nTable 276. EMB_FUNC_STATUS register description\nIS_FSM_LCInterrupt status bit for FSM long counter timeout interrupt event.\n(1: interrupt detected; 0: no interrupt)\nIS_SIGMOTInterrupt status bit for significant motion detection\n(1: interrupt detected; 0: no interrupt)\nIS_TILTInterrupt status bit for tilt detection\n(1: interrupt detected; 0: no interrupt)\nIS_STEP_DETInterrupt status bit for step detection\n(1: interrupt detected; 0: no interrupt)\nLSM6DSV\nFSM_INT2 (0Fh)\nDS13476  - Rev 4 page 125/190\n13.12 FSM_STATUS (13h)\nFinite state machine status register (R)\nTable 277. FSM_STATUS register\nIS_FSM8 IS_FSM7 IS_FSM6 IS_FSM5 IS_FSM4 IS_FSM3 IS_FSM2 IS_FSM1\nTable 278. FSM_STATUS register description\nIS_FSM8 Interrupt status bit for FSM8 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM7 Interrupt status bit for FSM7 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM6 Interrupt status bit for FSM6 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM5 Interrupt status bit for FSM5 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM4 Interrupt status bit for FSM4 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM3 Interrupt status bit for FSM3 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM2 Interrupt status bit for FSM2 interrupt event. (1: interrupt detected; 0: no interrupt)\nIS_FSM1 Interrupt status bit for FSM1 interrupt event. (1: interrupt detected; 0: no interrupt)\n13.13 PAGE_RW (17h)\nEnable read and write mode of advanced features dedicated page (R/W)\nTable 279. PAGE_RW register\nEMB_\nFUNC_LIRPAGE_\nWRITEPAGE_\nREAD0(1)0(1)0(1)0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 280. PAGE_RW register description\nEMB_FUNC_LIRLatched interrupt mode for embedded functions. Default value: 0\n(0: embedded functions interrupt request not latched;\n1: embedded functions interrupt request latched)\nPAGE_WRITEEnables writes to the selected advanced features dedicated page.(1) Default value: 0\n(1: enable; 0: disable)\nPAGE_READEnables reads from the selected advanced features dedicated page.(1) Default value: 0\n(1: enable; 0: disable)\n \n1. Page selected by PAGE_SEL[3:0] in PAGE_SEL (02h)  register.\n \nLSM6DSV\nFSM_STATUS (13h)\nDS13476  - Rev 4 page 126/190\n13.14 EMB_FUNC_FIFO_EN_A (44h)\nEmbedded functions FIFO configuration register A (R/W)\nTable 281. EMB_FUNC_FIFO_EN_A register\n0(1)STEP_COUNTER\n_FIFO_ENSFLP_GBIAS\n_FIFO_ENSFLP_GRAVITY\n_FIFO_EN0(1)0(1)SFLP_GAME\n_FIFO_EN0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 282. EMB_FUNC_FIFO_EN_A register description\nSTEP_COUNTER_FIFO_ENEnables batching the step counter values in the FIFO buffer. Default value: 0\n(0: disabled; 1: enabled)\nSFLP_GBIAS_FIFO_ENEnables batching the gyroscope bias values computed by the SFLP algorithm in the FIFO\nbuffer. Default value: 0\n(0: disabled; 1: enabled)\nSFLP_GRAVITY_FIFO_ENEnables batching the gravity values computed by the SFLP algorithm in the FIFO buffer.\nDefault value: 0\n(0: disabled; 1: enabled)\nSFLP_GAME_FIFO_ENEnables batching the game rotation vector (quaternion) values computed by the SFLP\nalgorithm in the FIFO buffer. Default value: 0\n(0: disabled; 1: enabled)\n13.15 FSM_ENABLE (46h)\nEnable FSM register (R/W)\nTable 283. FSM_ENABLE register\nFSM8_EN FSM7_EN FSM6_EN FSM5_EN FSM4_EN FSM3_EN FSM2_EN FSM1_EN\nTable 284. FSM_ENABLE register description\nFSM8_EN Enables FSM8. Default value: 0 (0: FSM8 disabled; 1: FSM8 enabled)\nFSM7_EN Enables FSM7. Default value: 0 (0: FSM7 disabled; 1: FSM7 enabled)\nFSM6_EN Enables FSM6. Default value: 0 (0: FSM6 disabled; 1: FSM6 enabled)\nFSM5_EN Enables FSM5. Default value: 0 (0: FSM5 disabled; 1: FSM5 enabled)\nFSM4_EN Enables FSM4. Default value: 0 (0: FSM4 disabled; 1: FSM4 enabled)\nFSM3_EN Enables FSM3. Default value: 0 (0: FSM3 disabled; 1: FSM3 enabled)\nFSM2_EN Enables FSM2. Default value: 0 (0: FSM2 disabled; 1: FSM2 enabled)\nFSM1_EN Enables FSM1. Default value: 0 (0: FSM1 disabled; 1: FSM1 enabled)\nLSM6DSV\nEMB_FUNC_FIFO_EN_A (44h)\nDS13476  - Rev 4 page 127/190\n13.16 FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)\nFSM long counter status register (R/W)\nThe long counter value is an unsigned integer value (16-bit format).\nTable 285. FSM_LONG_COUNTER_L register\nFSM_LC_7 FSM_LC_6 FSM_LC_5 FSM_LC_4 FSM_LC_3 FSM_LC_2 FSM_LC_1 FSM_LC_0\nTable 286. FSM_LONG_COUNTER_L register description\nFSM_LC_[7:0] Long counter current value (LSbyte). Default value: 00000000\nTable 287. FSM_LONG_COUNTER_H register\nFSM_LC_15 FSM_LC_14 FSM_LC_13 FSM_LC_12 FSM_LC_11 FSM_LC_10 FSM_LC_9 FSM_LC_8\nTable 288. FSM_LONG_COUNTER_H register description\nFSM_LC_[15:8] Long counter current value (MSbyte). Default value: 00000000\nLSM6DSV\nFSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)\nDS13476  - Rev 4 page 128/190\n13.17 INT_ACK_MASK (4Bh)\nReset status register (R/W)\nTable 289. INT_ACK_MASK register\nIACK_\nMASK7IACK_\nMASK6IACK_\nMASK5IACK_\nMASK4IACK_\nMASK3IACK_\nMASK2IACK_\nMASK1IACK_\nMASK0\nTable 290. INT_ACK_MASK register description\nIACK_MASK7If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 7 of the status register is not reset.\nWhen this bit is set to 0, bit 7 of the status register is reset. Default value: 0\nIACK_MASK6If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 6 of the status register is not reset.\nWhen this bit is set to 0, bit 6 of the status register is reset. Default value: 0\nIACK_MASK5If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 5 of the status register is not reset.\nWhen this bit is set to 0, bit 5 of the status register is reset. Default value: 0\nIACK_MASK4If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 4 of the status register is not reset.\nWhen this bit is set to 0, bit 4 of the status register is reset. Default value: 0\nIACK_MASK3If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 3 of the status register is not reset.\nWhen this bit is set to 0, bit 3 of the status register is reset. Default value: 0\nIACK_MASK2If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 2 of the status register is not reset.\nWhen this bit is set to 0, bit 2 of the status register is reset. Default value: 0\nIACK_MASK1If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 1 of the status register is not reset.\nWhen this bit is set to 0, bit 1 of the status register is reset. Default value: 0\nIACK_MASK0If set to 1, when reading the EMB_FUNC_STATUS (12h)  / EMB_FUNC_STATUS_MAINPAGE (49h)\nand FSM_STATUS (13h)  / FSM_STATUS_MAINPAGE (4Ah)  registers in latched mode (when the\nEMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h)  register), bit 0 of the status register is not reset.\nWhen this bit is set to 0, bit 0 of the status register is reset. Default value: 0\nLSM6DSV\nINT_ACK_MASK (4Bh)\nDS13476  - Rev 4 page 129/190\n13.18 FSM_OUTS1 (4Ch)\nFSM1 output register (R)\nTable 291. FSM_OUTS1 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 292. FSM_OUTS1 register description\nP_X FSM1 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM1 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM1 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM1 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM1 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM1 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM1 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM1 output: negative event detected on the vector. (0: event not detected; 1: event detected)\n13.19 FSM_OUTS2 (4Dh)\nFSM2 output register (R)\nTable 293. FSM_OUTS2 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 294. FSM_OUTS2 register description\nP_X FSM2 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM2 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM2 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM2 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM2 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM2 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM2 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM2 output: negative event detected on the vector. (0: event not detected; 1: event detected)\nLSM6DSV\nFSM_OUTS1 (4Ch)\nDS13476  - Rev 4 page 130/190\n13.20 FSM_OUTS3 (4Eh)\nFSM3 output register (R)\nTable 295. FSM_OUTS3 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 296. FSM_OUTS3 register description\nP_X FSM3 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM3 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM3 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM3 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM3 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM3 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM3 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM3 output: negative event detected on the vector. (0: event not detected; 1: event detected)\n13.21 FSM_OUTS4 (4Fh)\nFSM4 output register (R)\nTable 297. FSM_OUTS4 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 298. FSM_OUTS4 register description\nP_X FSM4 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM4 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM4 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM4 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM4 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM4 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM4 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM4 output: negative event detected on the vector. (0: event not detected; 1: event detected)\nLSM6DSV\nFSM_OUTS3 (4Eh)\nDS13476  - Rev 4 page 131/190\n13.22 FSM_OUTS5 (50h)\nFSM5 output register (R)\nTable 299. FSM_OUTS5 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 300. FSM_OUTS5 register description\nP_X FSM5 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM5 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM5 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM5 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM5 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM5 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM5 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM5 output: negative event detected on the vector. (0: event not detected; 1: event detected)\n13.23 FSM_OUTS6 (51h)\nFSM6 output register (R)\nTable 301. FSM_OUTS6 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 302. FSM_OUTS6 register description\nP_X FSM6 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM6 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM6 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM6 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM6 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM6 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM6 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM6 output: negative event detected on the vector. (0: event not detected; 1: event detected)\nLSM6DSV\nFSM_OUTS5 (50h)\nDS13476  - Rev 4 page 132/190\n13.24 FSM_OUTS7 (52h)\nFSM7 output register (R)\nTable 303. FSM_OUTS7 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 304. FSM_OUTS7 register description\nP_X FSM7 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM7 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM7 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM7 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM7 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM7 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM7 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM7 output: negative event detected on the vector. (0: event not detected; 1: event detected)\n13.25 FSM_OUTS8 (53h)\nFSM8 output register (R)\nTable 305. FSM_OUTS8 register\nP_X N_X P_Y N_Y P_Z N_Z P_V N_V\nTable 306. FSM_OUTS8 register description\nP_X FSM8 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)\nN_X FSM8 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)\nP_Y FSM8 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)\nN_Y FSM8 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)\nP_Z FSM8 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)\nN_Z FSM8 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)\nP_V FSM8 output: positive event detected on the vector. (0: event not detected; 1: event detected)\nN_V FSM8 output: negative event detected on the vector. (0: event not detected; 1: event detected)\nLSM6DSV\nFSM_OUTS7 (52h)\nDS13476  - Rev 4 page 133/190\n13.26 SFLP_ODR (5Eh)\nSensor fusion low-power output data rate configuration register (R/W)\nTable 307. SFLP_ODR register\n0(1)1(2)SFLP_GAME\n_ODR_2SFLP_GAME\n_ODR_1SFLP_GAME\n_ODR_00(1)1(2)1(2)\n \n1. This bit must be set to 0 for the correct operation of the device.\n2. This bit must be set to 1 for the correct operation of the device.\n \nTable 308. SFLP_ODR register description\nSFLP_GAME_ODR_[2:0]ODR configuration of the SFLP game algorithm:\n(000: 15 Hz;\n001: 30 Hz;\n010: 60 Hz;\n011: 120 Hz (default);\n100: 240 Hz;\n101: 480 Hz)\nLSM6DSV\nSFLP_ODR (5Eh)\nDS13476  - Rev 4 page 134/190\n13.27 FSM_ODR (5Fh)\nFinite state machine output data rate configuration register (R/W)\nTable 309. FSM_ODR register\n0(1)1(2) FSM_ODR_2 FSM_ODR_1 FSM_ODR_0 0(1)1(2)1(2)\n \n1. This bit must be set to 0 for the correct operation of the device.\n2. This bit must be set to 1 for the correct operation of the device.\n \nTable 310. FSM_ODR register description\nFSM_ODR_[2:0]Finite state machine ODR configuration:\n(000: 15 Hz;\n001: 30 Hz (default);\n010: 60 Hz;\n011: 120 Hz;\n100: 240 Hz;\n101: 480 Hz;\n110: 960 Hz)\n13.28 STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h)\nStep counter output register (R)\nTable 311. STEP_COUNTER_L register\nSTEP_7 STEP_6 STEP_5 STEP_4 STEP_3 STEP_2 STEP_1 STEP_0\nTable 312. STEP_COUNTER_L register description\nSTEP_[7:0] Step counter output (LSbyte)\nTable 313. STEP_COUNTER_H register\nSTEP_15 STEP_14 STEP_13 STEP_12 STEP_11 STEP_10 STEP_9 STEP_8\nTable 314. STEP_COUNTER_H register description\nSTEP_[15:8] Step counter output (MSbyte)\nLSM6DSV\nFSM_ODR (5Fh)\nDS13476  - Rev 4 page 135/190\n13.29 EMB_FUNC_SRC (64h)\nEmbedded function source register (R/W)\nTable 315. EMB_FUNC_SRC register\nPEDO_\nRST_STEP0(1)STEP_\nDETECTEDSTEP_COUNT\n_DELTA_IASTEP_\nOVERFLOWSTEPCOUNTER\n_BIT_SET0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 316. EMB_FUNC_SRC register description\nPEDO_RST_STEPReset pedometer step counter. Read/write bit.\n(0: disabled; 1: enabled)\nSTEP_DETECTEDStep detector event detection status. Read-only bit.\n(0: step detection event not detected; 1: step detection event detected)\nSTEP_COUNT_DELTA_IAPedometer step recognition on delta time status. Read-only bit.\n(0: no step recognized during delta time;\n1: at least one step recognized during delta time)\nSTEP_OVERFLOWStep counter overflow status. Read-only bit.\n(0: step counter value < 216; 1: step counter value reached 216)\nSTEPCOUNTER_BIT_SETThis bit is equal to 1 when the step count is increased. If a timer period is programmed in\nPEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h)  embedded advanced features\n(page 1) registers, this bit is kept at 0.\nRead-only bit.\nLSM6DSV\nEMB_FUNC_SRC (64h)\nDS13476  - Rev 4 page 136/190\n13.30 EMB_FUNC_INIT_A (66h)\nEmbedded functions initialization register (R/W)\nTable 317. EMB_FUNC_INIT_A register\n0(1)0(1)SIG_MOT\n_INITTILT_INITSTEP_DET\n_INIT0(1)SFLP_GAME\n_INIT0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 318. EMB_FUNC_INIT_A register description\nSIG_MOT_INIT Significant motion detection algorithm initialization request. Default value: 0\nTILT_INIT Tilt algorithm initialization request. Default value: 0\nSTEP_DET_INIT Pedometer step counter/detector algorithm initialization request. Default value: 0\nSFLP_GAME_INIT SFLP game algorithm initialization request. Default value: 0\n13.31 EMB_FUNC_INIT_B (67h)\nEmbedded functions initialization register (R/W)\nTable 319. EMB_FUNC_INIT_B register\n0(1)0(1)0(1)0(1)FIFO_\nCOMPR_INIT0(1)0(1) FSM_INIT\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 320. EMB_FUNC_INIT_B register description\nFIFO_COMPR_INIT FIFO compression feature initialization request. Default value: 0\nFSM_INIT FSM initialization request. Default value: 0\nLSM6DSV\nEMB_FUNC_INIT_A (66h)\nDS13476  - Rev 4 page 137/190\n14 Embedded advanced features pages\nThe table given below provides a list of the registers for the embedded advanced features page 0. These\nregisters are accessible when PAGE_SEL[3:0] are set to 0000 in PAGE_SEL (02h) .\nNote: External sensor offset compensation registers and transformation matrix correction registers affect FSM data\nonly. When these registers are set with their default values, no compensation is applied.\nTable 321. Register address map - embedded advanced features page 0\nName TypeRegister address\nDefault Comment\nHex Binary\nSFLP_GAME_GBIASX_L R/W 6E 01101110 00000000\nSFLP_GAME_GBIASX_H R/W 6F 01101111 00000000\nSFLP_GAME_GBIASY_L R/W 70 01110000 00000000\nSFLP_GAME_GBIASY_H R/W 71 01110001 00000000\nSFLP_GAME_GBIASZ_L R/W 72 01110010 00000000\nSFLP_GAME_GBIASZ_H R/W 73 01110011 00000000\nFSM_EXT_SENSITIVITY_L R/W BA 10111010 00100100\nFSM_EXT_SENSITIVITY_H R/W BB 10111011 00010110\nFSM_EXT_OFFX_L R/W C0 11000000 00000000\nFSM_EXT_OFFX_H R/W C1 11000001 00000000\nFSM_EXT_OFFY_L R/W C2 11000010 00000000\nFSM_EXT_OFFY_H R/W C3 11000011 00000000\nFSM_EXT_OFFZ_L R/W C4 11000100 00000000\nFSM_EXT_OFFZ_H R/W C5 11000101 00000000\nFSM_EXT_MATRIX_XX_L R/W C6 11000110 00000000\nFSM_EXT_MATRIX_XX_H R/W C7 11000111 00111100\nFSM_EXT_MATRIX_XY_L R/W C8 11001000 00000000\nFSM_EXT_MATRIX_XY_H R/W C9 11001001 00000000\nFSM_EXT_MATRIX_XZ_L R/W CA 11001010 00000000\nFSM_EXT_MATRIX_XZ_H R/W CB 11001011 00000000\nFSM_EXT_MATRIX_YY_L R/W CC 11001100 00000000\nFSM_EXT_MATRIX_YY_H R/W CD 11001101 00111100\nFSM_EXT_MATRIX_YZ_L R/W CE 11001110 00000000\nFSM_EXT_MATRIX_YZ_H R/W CF 11001111 00000000\nFSM_EXT_MATRIX_ZZ_L R/W D0 11010000 00000000\nFSM_EXT_MATRIX_ZZ_H R/W D1 11010001 00111100\nEXT_CFG_A R/W D4 11010100 00000101\nEXT_CFG_B R/W D5 11010101 00000010\nLSM6DSV\nEmbedded advanced features pages\nDS13476  - Rev 4 page 138/190\nThe following table provides a list of the registers for the embedded advanced features page 1. These registers\nare accessible when PAGE_SEL[3:0] are set to 0001 in PAGE_SEL (02h) .\nTable 322. Register address map - embedded advanced features page 1\nName TypeRegister address\nDefault Comment\nHex Binary\nFSM_LC_TIMEOUT_L R/W 7A 01111010 00000000\nFSM_LC_TIMEOUT_H R/W 7B 01111011 00000000\nFSM_PROGRAMS R/W 7C 01111100 00000000\nFSM_START_ADD_L R/W 7E 01111110 00000000\nFSM_START_ADD_H R/W 7F 01111111 00000000\nPEDO_CMD_REG R/W 83 10000011 00000000\nPEDO_DEB_STEPS_CONF R/W 84 10000100 00001010\nPEDO_SC_DELTAT_L R/W D0 11010000 00000000\nPEDO_SC_DELTAT_H R/W D1 11010001 00000000\nThe following table provides a list of the registers for the embedded advanced features page 2. These registers\nare accessible when PAGE_SEL[3:0] are set to 0010 in PAGE_SEL (02h) .\nTable 323. Register address map - embedded advanced features page 2\nName TypeRegister address\nDefault Comment\nHex Binary\nEXT_FORMAT R/W 00 00000000 00000000\nEXT_3BYTE_SENSITIVITY_L R/W 02 00000010 00000000\nEXT_3BYTE_SENSITIVITY_H R/W 03 00000011 00001100\nEXT_3BYTE_OFFSET_XL R/W 06 00000110 00000000\nEXT_3BYTE_OFFSET_L R/W 07 00000111 01010100\nEXT_3BYTE_OFFSET_H R/W 08 00001000 00111111\nReserved registers must not be changed. Writing to those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the factory calibration\nvalues. Their content is automatically restored when the device is powered up.\nWrite procedure example:  write value 06h in register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1\n1.Write bit EMB_FUNC_REG_ACCESS = 1 in FUNC_CFG_ACCESS (01h) // Enable access to embedded functions\nregisters\n2.Write bit PAGE_WRITE = 1 in PAGE_RW (17h) register // Select write operation mode\n3.Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h) // Select page 1\n4.Write 84h in PAGE_ADDR register (08h) // Set address\n5.Write 06h in PAGE_DATA register (09h) // Set value to be written\n6.Write bit PAGE_WRITE = 0 in PAGE_RW (17h) register // Write operation disabled\n7.Write bit EMB_FUNC_REG_ACCESS = 0 in FUNC_CFG_ACCESS (01h) // Disable access to embedded functions\nregisters\nLSM6DSV\nEmbedded advanced features pages\nDS13476  - Rev 4 page 139/190\nRead procedure example : read value of register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1\n1.Write bit EMB_FUNC_REG_ACCESS = 1 in FUNC_CFG_ACCESS (01h) // Enable access to embedded functions\nregisters\n2.Write bit PAGE_READ = 1 in PAGE_RW (17h) register // Select read operation mode\n3.Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h) // Select page 1\n4.Write 84h in PAGE_ADDR register (08h) // Set address\n5.Read value of PAGE_DATA register (09h) // Get register value\n6.Write bit PAGE_READ = 0 in PAGE_RW (17h) register // Read operation disabled\n7.Write bit EMB_FUNC_REG_ACCESS = 0 in FUNC_CFG_ACCESS (01h) // Disable access to embedded functions\nregisters\nNote: Steps 1 and 2 of both procedures are intended to be performed at the beginning of the procedure. Steps 6 and 7\nof both procedures are intended to be performed at the end of the procedure. If the procedure involves multiple\noperations, only steps 3, 4 and 5 must be repeated for each operation. If, in particular, the multiple operations\ninvolve consecutive registers, only step 5 can be performed.\nLSM6DSV\nEmbedded advanced features pages\nDS13476  - Rev 4 page 140/190\n15 Embedded advanced features register description\n15.1 Page 0 - embedded advanced features registers\n15.1.1 SFLP_GAME_GBIASX_L (6Eh) and SFLP_GAME_GBIASX_H (6Fh)\nSFLP game algorithm X-axis gyroscope bias register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent\nbits; F: 10 fraction bits).\nTable 324. SFLP_GAME_GBIASX_L register\nGAME_\nGBIASX_7GAME_\nGBIASX_6GAME_\nGBIASX_5GAME_\nGBIASX_4GAME_\nGBIASX_3GAME_\nGBIASX_2GAME_\nGBIASX_1GAME_\nGBIASX_0\nTable 325. SFLP_GAME_GBIASX_L register description\nGAME_GBIASX_[7:0]SFLP game algorithm X-axis gbias: temporary register for gbias setting procedure (LSbyte).\nDefault value: 00000000\nTable 326. SFLP_GAME_GBIASX_H register\nGAME_\nGBIASX_15GAME_\nGBIASX_14GAME_\nGBIASX_13GAME_\nGBIASX_12GAME_\nGBIASX_11GAME_\nGBIASX_10GAME_\nGBIASX_9GAME_\nGBIASX_8\nTable 327. SFLP_GAME_GBIASX_H register description\nGAME_GBIASX_[15:8]SFLP game algorithm X-axis gbias: temporary register for gbias setting procedure (MSbyte).\nDefault value: 00000000\n15.1.2 SFLP_GAME_GBIASY_L (70h) and SFLP_GAME_GBIASY_H (71h)\nSFLP game algorithm Y-axis gyroscope bias register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent\nbits; F: 10 fraction bits).\nTable 328. SFLP_GAME_GBIASY_L register\nGAME_\nGBIASY_7GAME_\nGBIASY_6GAME_\nGBIASY_5GAME_\nGBIASY_4GAME_\nGBIASY_3GAME_\nGBIASY_2GAME_\nGBIASY_1GAME_\nGBIASY_0\nTable 329. SFLP_GAME_GBIASY_L register description\nGAME_GBIASY_[7:0]SFLP game algorithm Y-axis gbias: temporary register for gbias setting procedure (LSbyte).\nDefault value: 00000000\nTable 330. SFLP_GAME_GBIASY_H register\nGAME_\nGBIASY_15GAME_\nGBIASY_14GAME_\nGBIASY_13GAME_\nGBIASY_12GAME_\nGBIASY_11GAME_\nGBIASY_10GAME_\nGBIASY_9GAME_\nGBIASY_8\nTable 331. SFLP_GAME_GBIASY_H register description\nGAME_GBIASY_[15:8]SFLP game algorithm Y-axis gbias: temporary register for gbias setting procedure (MSbyte).\nDefault value: 00000000\nLSM6DSV\nEmbedded advanced features register description\nDS13476  - Rev 4 page 141/190\n15.1.3 SFLP_GAME_GBIASZ_L (72h) and SFLP_GAME_GBIASZ_H (73h)\nSFLP game algorithm Z-axis gyroscope bias register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent\nbits; F: 10 fraction bits).\nTable 332. SFLP_GAME_GBIASZ_L register\nGAME_\nGBIASZ_7GAME_\nGBIASZ_6GAME_\nGBIASZ_5GAME_\nGBIASZ_4GAME_\nGBIASZ_3GAME_\nGBIASZ_2GAME_\nGBIASZ_1GAME_\nGBIASZ_0\nTable 333. SFLP_GAME_GBIASZ_L register description\nGAME_GBIASZ_[7:0]SFLP game algorithm Z-axis gbias: temporary register for gbias setting procedure (LSbyte).\nDefault value: 00000000\nTable 334. SFLP_GAME_GBIASZ_H register\nGAME_\nGBIASZ_15GAME_\nGBIASZ_14GAME_\nGBIASZ_13GAME_\nGBIASZ_12GAME_\nGBIASZ_11GAME_\nGBIASZ_10GAME_\nGBIASZ_9GAME_\nGBIASZ_8\nTable 335. SFLP_GAME_GBIASZ_H register description\nGAME_GBIASZ_[15:8]SFLP game algorithm Z-axis gbias: temporary register for gbias setting procedure (MSbyte).\nDefault value: 00000000\n15.1.4 FSM_EXT_SENSITIVITY_L (BAh) and FSM_EXT_SENSITIVITY_H (BBh)\nExternal sensor sensitivity value register for the finite state machine (R/W)\nThis register corresponds to the conversion value of the external sensor. The register value is expressed as\nhalf-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nDefault value of FSM_EXT_S_[15:0] bits is 0x1624 (when using an external magnetometer this value\ncorresponds to 0.0015 gauss/LSB).\nTable 336. FSM_EXT_SENSITIVITY_L register\nFSM_EXT_\nS_7FSM_EXT_\nS_6FSM_EXT_\nS_5FSM_EXT_\nS_4FSM_EXT_\nS_3FSM_EXT_\nS_2FSM_EXT_\nS_1FSM_EXT_\nS_0\nTable 337. FSM_EXT_SENSITIVITY_L register description\nFSM_EXT_S_[7:0] External sensor sensitivity (LSbyte). Default value: 00100100\nTable 338. FSM_EXT_SENSITIVITY_H register\nFSM_EXT_\nS_15FSM_EXT_\nS_14FSM_EXT_\nS_13FSM_EXT_\nS_12FSM_EXT_\nS_11FSM_EXT_\nS_10FSM_EXT_\nS_9FSM_EXT_\nS_8\nTable 339. FSM_EXT_SENSITIVITY_H register description\nFSM_EXT_S_[15:8] External sensor (MSbyte). Default value: 00010110\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 142/190\n15.1.5 FSM_EXT_OFFX_L (C0h) and FSM_EXT_OFFX_H (C1h)\nExternal sensor X-axis offset\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 340. FSM_EXT_OFFX_L register\nFSM_EXT_\nOFFX_7FSM_EXT_\nOFFX_6FSM_EXT_\nOFFX_5FSM_EXT_\nOFFX_4FSM_EXT_\nOFFX_3FSM_EXT_\nOFFX_2FSM_EXT_\nOFFX_1FSM_EXT_\nOFFX_0\nTable 341. FSM_EXT_OFFX_L register description\nFSM_EXT_OFFX_[7:0] External sensor X-axis offset (LSbyte). Default value: 00000000\nTable 342. FSM_EXT_OFFX_H register\nFSM_EXT_\nOFFX_15FSM_EXT_\nOFFX_14FSM_EXT_\nOFFX_13FSM_EXT_\nOFFX_12FSM_EXT_\nOFFX_11FSM_EXT_\nOFFX_10FSM_EXT_\nOFFX_9FSM_EXT_\nOFFX_8\nTable 343. FSM_EXT_OFFX_H register description\nFSM_EXT_OFFX_[15:8] External sensor X-axis offset (MSbyte). Default value: 00000000\n15.1.6 FSM_EXT_OFFY_L (C2h) and FSM_EXT_OFFY_H (C3h)\nExternal sensor Y-axis offset\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 344. FSM_EXT_OFFY_L register\nFSM_EXT_\nOFFY_7FSM_EXT_\nOFFY_6FSM_EXT_\nOFFY_5FSM_EXT_\nOFFY_4FSM_EXT_\nOFFY_3FSM_EXT_\nOFFY_2FSM_EXT_\nOFFY_1FSM_EXT_\nOFFY_0\nTable 345. FSM_EXT_OFFY_L register description\nFSM_EXT_OFFY_[7:0] External sensor Y-axis offset (LSbyte). Default value: 00000000\nTable 346. FSM_EXT_OFFY_H register\nFSM_EXT_\nOFFY_15FSM_EXT_\nOFFY_14FSM_EXT_\nOFFY_13FSM_EXT_\nOFFY_12FSM_EXT_\nOFFY_11FSM_EXT_\nOFFY_10FSM_EXT_\nOFFY_9FSM_EXT_\nOFFY_8\nTable 347. FSM_EXT_OFFY_H register description\nFSM_EXT_OFFY_[15:8] External sensor Y-axis offset (MSbyte). Default value: 00000000\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 143/190\n15.1.7 FSM_EXT_OFFZ_L (C4h) and FSM_EXT_OFFZ_H (C5h)\nExternal sensor Z-axis offset register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 348. FSM_EXT_OFFZ_L register\nFSM_EXT_\nOFFZ_7FSM_EXT_\nOFFZ_6FSM_EXT_\nOFFZ_5FSM_EXT_\nOFFZ_4FSM_EXT_\nOFFZ_3FSM_EXT_\nOFFZ_2FSM_EXT_\nOFFZ_1FSM_EXT_\nOFFZ_0\nTable 349. FSM_EXT_OFFZ_L register description\nFSM_EXT_OFFZ_[7:0] External sensor Z-axis offset (LSbyte). Default value: 00000000\nTable 350. FSM_EXT_OFFZ_H register\nFSM_EXT_\nOFFZ_15FSM_EXT_\nOFFZ_14FSM_EXT_\nOFFZ_13FSM_EXT_\nOFFZ_12FSM_EXT_\nOFFZ_11FSM_EXT_\nOFFZ_10FSM_EXT_\nOFFZ_9FSM_EXT_\nOFFZ_8\nTable 351. FSM_EXT_OFFZ_H register description\nFSM_EXT_OFFZ_[15:8] External sensor Z-axis offset (MSbyte). Default value: 00000000\n15.1.8 FSM_EXT_MATRIX_XX_L (C6h) and FSM_EXT_MATRIX_XX_H (C7h)\nExternal sensor transformation matrix register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 352. FSM_EXT_MATRIX_XX_L register\nFSM_EXT_\nMAT_XX_7FSM_EXT_\nMAT_XX_6FSM_EXT_\nMAT_XX_5FSM_EXT_\nMAT_XX_4FSM_EXT_\nMAT_XX_3FSM_EXT_\nMAT_XX_2FSM_EXT_\nMAT_XX_1FSM_EXT_\nXX_0\nTable 353. FSM_EXT_MATRIX_XX_L register description\nFSM_EXT_MAT_XX_[7:0] Transformation matrix row1 col1 coefficient (LSbyte). Default value: 00000000\nTable 354. FSM_EXT_MATRIX_XX_H register\nFSM_EXT_\nMAT_XX_15FSM_EXT_\nMAT_XX_14FSM_EXT_\nMAT_XX_13FSM_EXT_\nMAT_XX_12FSM_EXT_\nMAT_XX_11FSM_EXT_\nMAT_XX_10FSM_EXT_\nXX_9FSM_EXT_\nXX_8\nTable 355. FSM_EXT_MATRIX_XX_H register description\nFSM_EXT_MAT_[15:8] Transformation matrix row1 col1 coefficient (MSbyte). Default value: 00111100\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 144/190\n15.1.9 FSM_EXT_MATRIX_XY_L (C8h) and FSM_EXT_MATRIX_XY_H (C9h)\nExternal sensor transformation matrix register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 356. FSM_EXT_MATRIX_XY_L register\nFSM_EXT_\nMAT_XY_7FSM_EXT_\nMAT_XY_6FSM_EXT_\nMAT_XY_5FSM_EXT_\nMAT_XY_4FSM_EXT_\nMAT_XY_3FSM_EXT_\nMAT_XY_2FSM_EXT_\nMAT_XY_1FSM_EXT_\nMAT_XY_0\nTable 357. FSM_EXT_MATRIX_XY_L register description\nFSM_EXT_MAT_XY_[7:0] Transformation matrix row1 col2 (and row2 col1) coefficient (LSbyte). Default value: 00000000\nTable 358. FSM_EXT_MATRIX_XY_H register\nFSM_EXT_\nXY_15FSM_EXT_\nXY_14FSM_EXT_\nXY_13FSM_EXT_\nXY_12FSM_EXT_\nXY_11FSM_EXT_\nXY_10FSM_EXT_\nXY_9FSM_EXT_\nXY_8\nTable 359. FSM_EXT_MATRIX_XY_H register description\nFSM_EXT_MAT_XY_[15:8] Transformation matrix row1 col2 (and row2 col1) coefficient (MSbyte). Default value: 00000000\n15.1.10 FSM_EXT_MATRIX_XZ_L (CAh) and FSM_EXT_MATRIX_XZ_H (CBh)\nExternal sensor transformation matrix register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 360. FSM_EXT_MATRIX_XZ_L register\nFSM_EXT_\nMAT_XZ_7FSM_EXT_\nMAT_XZ_6FSM_EXT_\nMAT_XZ_5FSM_EXT_\nMAT_XZ_4FSM_EXT_\nMAT_XZ_3FSM_EXT_\nMAT_XZ_2FSM_EXT_\nMAT_XZ_1FSM_EXT_\nMAT_XZ_0\nTable 361. FSM_EXT_MATRIX_XZ_L register description\nFSM_EXT_MAT_XZ_[7:0] Transformation matrix row1 col3 (and row3 col1) coefficient (LSbyte). Default value: 00000000\nTable 362. FSM_EXT_MATRIX_XZ_H register\nFSM_EXT_\nMAT_XZ_15FSM_EXT_\nMAT_XZ_14FSM_EXT_\nMAT_XZ_13FSM_EXT_\nMAT_XZ_12FSM_EXT_\nMAT_XZ_11FSM_EXT_\nMAT_XZ_10FSM_EXT_\nMAT_XZ_9FSM_EXT_\nMAT_XZ_8\nTable 363. FSM_EXT_MATRIX_XZ_H register description\nFSM_EXT_MAT_XZ_[15:8] Transformation matrix row1 col3 (and row3 col1) coefficient (MSbyte). Default value: 00000000\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 145/190\n15.1.11 FSM_EXT_MATRIX_YY_L (CCh) and FSM_EXT_MATRIX_YY_H (CDh)\nExternal sensor transformation matrix register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 364. FSM_EXT_MATRIX_YY_L register\nFSM_EXT_\nMAT_YY_7FSM_EXT_\nMAT_YY_6FSM_EXT_\nMAT_YY_5FSM_EXT_\nMAT_YY_4FSM_EXT_\nMAT_YY_3FSM_EXT_\nMAT_YY_2FSM_EXT_\nMAT_YY_1FSM_EXT_\nMAT_YY_0\nTable 365. FSM_EXT_MATRIX_YY_L register description\nFSM_EXT_MAT_YY_[7:0] Transformation matrix row2 col2 coefficient (LSbyte). Default value: 00000000\nTable 366. FSM_EXT_MATRIX_YY_H register\nFSM_EXT_\nMAT_YY_15FSM_EXT_\nMAT_YY_14FSM_EXT_\nMAT_YY_13FSM_EXT_\nMAT_YY_12FSM_EXT_\nMAT_YY_11FSM_EXT_\nMAT_YY_10FSM_EXT_\nMAT_YY_9FSM_EXT_\nMAT_YY_8\nTable 367. FSM_EXT_MATRIX_YY_H register description\nFSM_EXT_MAT_YY_[15:8] Transformation matrix row2 col2 coefficient (MSbyte). Default value: 00111100\n15.1.12 FSM_EXT_MATRIX_YZ_L (CEh) and FSM_EXT_MATRIX_YZ_H (CFh)\nExternal sensor transformation matrix register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 368. FSM_EXT_MATRIX_YZ_L register\nFSM_EXT_\nMAT_YZ_7FSM_EXT_\nMAT_YZ_6FSM_EXT_\nMAT_YZ_5FSM_EXT_\nMAT_YZ_4FSM_EXT_\nMAT_YZ_3FSM_EXT_\nMAT_YZ_2FSM_EXT_\nMAT_YZ_1FSM_EXT_\nMAT_YZ_0\nTable 369. FSM_EXT_MATRIX_YZ_L register description\nFSM_EXT_MAT_YZ_[7:0]Transformation matrix row2 col3 (and row3 col2) coefficient (LSbyte).\nDefault value: 00000000\nTable 370. FSM_EXT_MATRIX_YZ_H register\nFSM_EXT_\nMAT_YZ_15FSM_EXT_\nMAT_YZ_14FSM_EXT_\nMAT_YZ_13FSM_EXT_\nMAT_YZ_12FSM_EXT_\nMAT_YZ_11FSM_EXT_\nMAT_YZ_10FSM_EXT_\nMAT_YZ_9FSM_EXT_\nMAT_YZ_8\nTable 371. FSM_EXT_MATRIX_YZ_H register description\nFSM_EXT_MAT_YZ_[15:8]Transformation matrix row2 col3 (and row3 col2) coefficient (MSbyte).\nDefault value: 00000000\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 146/190\n15.1.13 FSM_EXT_MATRIX_ZZ_L (D0h) and FSM_EXT_MATRIX_ZZ_H (D1h)\nExternal sensor transformation matrix register (R/W)\nThe value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF\n(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).\nTable 372. FSM_EXT_MATRIX_ZZ_L register\nFSM_EXT_\nMAT_ZZ_7FSM_EXT_\nMAT_ZZ_6FSM_EXT_\nMAT_ZZ_5FSM_EXT_\nMAT_ZZ_4FSM_EXT_\nMAT_ZZ_3FSM_EXT_\nMAT_ZZ_2FSM_EXT_\nMAT_ZZ_1FSM_EXT_\nMAT_ZZ_0\nTable 373. FSM_EXT_MATRIX_ZZ_L register description\nFSM_EXT_MAT_ZZ_[7:0] Transformation matrix row3 col3 coefficient (LSbyte). Default value: 00000000\nTable 374. FSM_EXT_MATRIX_ZZ_H register\nFSM_EXT_\nMAT_ZZ_15FSM_EXT_\nMAT_ZZ_14FSM_EXT_\nMAT_ZZ_13FSM_EXT_\nMAT_ZZ_12FSM_EXT_\nMAT_ZZ_11FSM_EXT_\nMAT_ZZ_10FSM_EXT_\nMAT_ZZ_9FSM_EXT_\nMAT_ZZ_8\nTable 375. FSM_EXT_MATRIX_ZZ_H register description\nFSM_EXT_MAT_ZZ_[15:8] Transformation matrix row3 col3 coefficient (MSbyte). Default value: 00111100\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 147/190\n15.1.14 EXT_CFG_A (D4h)\nExternal sensor coordinates (Z and Y axes) rotation register (r/w).\nTable 376. EXT_CFG_A register\n0(1)EXT_Y_\nAXIS2EXT_Y_\nAXIS1EXT_Y_\nAXIS00(1)EXT_Z_\nAXIS2EXT_Z_\nAXIS1EXT_Z_\nAXIS0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 377. EXT_CFG_A description\nEXT_Y_AXIS[2:0]External sensor Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)\n(000: Y = Y; (default)\n001: Y = -Y;\n010: Y = X;\n011: Y = -X;\n100: Y = -Z;\n101: Y = Z;\nOthers: Y = Y)\nEXT_Z_AXIS[2:0]External sensor Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)\n(000: Z = Y;\n001: Z = -Y;\n010: Z = X;\n011: Z = -X;\n100: Z = -Z;\n101: Z = Z; (default)\nOthers: Z = Y)\n15.1.15 EXT_CFG_B (D5h)\nExternal sensor coordinates (X-axis) rotation register (r/w).\nTable 378. EXT_CFG_B register\n0(1)0(1)0(1)0(1)0(1)EXT_X_\nAXIS2EXT_X_\nAXIS1EXT_X_\nAXIS0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 379. EXT_CFG_B description\nEXT_X_AXIS[2:0]External sensor X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)\n(000: X = Y;\n001: X = -Y;\n010: X = X; (default)\n011: X = -X;\n100: X = -Z;\n101: X = Z;\nOthers: X = Y)\nLSM6DSV\nPage 0 - embedded advanced features registers\nDS13476  - Rev 4 page 148/190\n15.2 Page 1 - embedded advanced features registers\n15.2.1 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)\nFSM long counter timeout register (R/W)\nThe long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached\nthis value, the FSM generates an interrupt.\nTable 380. FSM_LC_TIMEOUT_L register\nFSM_LC_\nTIMEOUT7FSM_LC_\nTIMEOUT6FSM_LC_\nTIMEOUT5FSM_LC_\nTIMEOUT4FSM_LC_\nTIMEOUT3FSM_LC_\nTIMEOUT2FSM_LC_\nTIMEOUT1FSM_LC_\nTIMEOUT0\nTable 381. FSM_LC_TIMEOUT_L register description\nFSM_LC_TIMEOUT[7:0] FSM long counter timeout value (LSbyte). Default value: 00000000\nTable 382. FSM_LC_TIMEOUT_H register\nFSM_LC_\nTIMEOUT15FSM_LC_\nTIMEOUT14FSM_LC_\nTIMEOUT13FSM_LC_\nTIMEOUT12FSM_LC_\nTIMEOUT11FSM_LC_\nTIMEOUT10FSM_LC_\nTIMEOUT9FSM_LC_\nTIMEOUT8\nTable 383. FSM_LC_TIMEOUT_H register description\nFSM_LC_TIMEOUT[15:8] FSM long counter timeout value (MSbyte). Default value: 00000000\n15.2.2 FSM_PROGRAMS (7Ch)\nFSM number of programs register (R/W)\nTable 384. FSM_PROGRAMS register\nFSM_N_\nPROG7FSM_N_\nPROG6FSM_N_\nPROG5FSM_N_\nPROG4FSM_N_\nPROG3FSM_N_\nPROG2FSM_N_\nPROG1FSM_N_\nPROG0\nTable 385. FSM_PROGRAMS register description\nFSM_N_PROG[7:0]Number of FSM programs; must be less than or equal to 8.\nDefault value: 00000000\nLSM6DSV\nPage 1 - embedded advanced features registers\nDS13476  - Rev 4 page 149/190\n15.2.3 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)\nFSM start address register (R/W). First available address is 0x35C.\nTable 386. FSM_START_ADD_L register\nFSM_\nSTART7FSM_\nSTART6FSM_\nSTART5FSM_\nSTART4FSM_\nSTART3FSM_\nSTART2FSM_\nSTART1FSM_\nSTART0\nTable 387. FSM_START_ADD_L register description\nFSM_START[7:0] FSM start address value (LSbyte). Default value: 00000000\nTable 388. FSM_START_ADD_H register\nFSM_\nSTART15FSM_\nSTART14FSM_\nSTART13FSM_\nSTART12FSM_\nSTART11FSM_\nSTART10FSM_\nSTART9FSM_\nSTART8\nTable 389. FSM_START_ADD_H register description\nFSM_START[15:8] FSM start address value (MSbyte). Default value: 00000000\n15.2.4 PEDO_CMD_REG (83h)\nPedometer configuration register (R/W)\nTable 390. PEDO_CMD_REG register\n0(1)0(1)0(1)0(1)CARRY_\nCOUNT_EN0(1)0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 391. PEDO_CMD_REG register description\nCARRY_COUNT_EN Set when user wants to generate interrupt only on count overflow event.\nLSM6DSV\nPage 1 - embedded advanced features registers\nDS13476  - Rev 4 page 150/190\n15.2.5 PEDO_DEB_STEPS_CONF (84h)\nPedometer debounce configuration register (R/W)\nTable 392. PEDO_DEB_STEPS_CONF register\nDEB_\nSTEP7DEB_\nSTEP6DEB_\nSTEP5DEB_\nSTEP4DEB_\nSTEP3DEB_\nSTEP2DEB_\nSTEP1DEB_\nSTEP0\nTable 393. PEDO_DEB_STEPS_CONF register description\nDEB_STEP[7:0]Debounce threshold. Minimum number of steps to increment the step counter (debounce).\nDefault value: 00001010\n15.2.6 PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h)\nTime period register for step detection on delta time (R/W)\nTable 394. PEDO_SC_DELTAT_L register\nPD_SC_7 PD_SC_6 PD_SC_5 PD_SC_4 PD_SC_3 PD_SC_2 PD_SC_1 PD_SC_0\nTable 395. PEDO_SC_DELTAT_H register\nPD_SC_15 PD_SC_14 PD_SC_13 PD_SC_12 PD_SC_11 PD_SC_10 PD_SC_9 PD_SC_8\nTable 396. PEDO_SC_DELTAT_H/L register description\nPD_SC_[15:0] Time period value (1LSB = 6.4 ms)\nLSM6DSV\nPage 1 - embedded advanced features registers\nDS13476  - Rev 4 page 151/190\n15.3 Page 2 - embedded advanced features registers\n15.3.1 EXT_FORMAT (00h)\nExternal sensor data format (2-byte or 3-byte) for the finite state machine (R/W)\nTable 397. EXT_FORMAT register\n0(1)0(1)0(1)0(1)0(1)EXT_FORMAT\n_SEL0(1)0(1)\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 398. EXT_FORMAT register description\nEXT_FORMAT_SELSelects the format of the external sensor data for FSM processing. Default value: 0\n(0: 2-byte format; 1: 3-byte format)\n15.3.2 EXT_3BYTE_SENSITIVITY_L (02h) and EXT_3BYTE_SENSITIVITY_H (03h)\nExternal sensor (3-byte output data) sensitivity value register for the finite state machine (R/W)\nThis register corresponds to the conversion value of the external sensor having 3-byte output data. The register\nvalue is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits;\nF: 10 fraction bits).\nThe default value of EXT_3BYTE_S_[15:0] is 0x0C00 (when using an external pressure sensor this value\ncorresponds to 2.441e-04 hPa/LSB).\nTable 399. EXT_3BYTE_SENSITIVITY_L register\nEXT_3BYTE_\nS_7EXT_3BYTE_\nS_6EXT_3BYTE_\nS_5EXT_3BYTE_\nS_4EXT_3BYTE_\nS_3EXT_3BYTE_\nS_2EXT_3BYTE_\nS_1EXT_3BYTE_\nS_0\nTable 400. EXT_3BYTE_SENSITIVITY_L register description\nEXT_3BYTE_S_[7:0] External sensor (3-byte output data) sensitivity (LSbyte). Default value: 00000000\nTable 401. EXT_3BYTE_SENSITIVITY_H register\nEXT_3BYTE_\nS_15EXT_3BYTE_\nS_14EXT_3BYTE_\nS_13EXT_3BYTE_\nS_12EXT_3BYTE_\nS_11EXT_3BYTE_\nS_10EXT_3BYTE_\nS_9EXT_3BYTE_\nS_8\nTable 402. EXT_3BYTE_SENSITIVITY_H register description\nEXT_3BYTE_S_[15:8] External sensor (3-byte output data) sensitivity (MSbyte). Default value: 00001100\nLSM6DSV\nPage 2 - embedded advanced features registers\nDS13476  - Rev 4 page 152/190\n15.3.3 EXT_3BYTE_OFFSET_XL (06h), EXT_3BYTE_OFFSET_L (07h) and EXT_3BYTE_OFFSET_H\n(08h)\nExternal sensor (3-byte output data) offset value register for the finite state machine (R/W)\nThis register corresponds to the offset value applied to external sensor output data (3-byte) before being\nprocessed in the FSM. The value is expressed as a 24-bit word in two’s complement.\nThe default value of EXT_3BYTE_OFF_[23:0] is 0x3F5400, which corresponds to 4150272 LSB. This\noffset is subtracted from the external output data (in LSB) before the sensitivity (configured in the\nEXT_3BYTE_SENSITIVITY_L (02h) and EXT_3BYTE_SENSITIVITY_H (03h)  registers) is internally applied.\nTable 403. EXT_3BYTE_OFFSET_XL register\nEXT_3BYTE_\nOFF_7EXT_3BYTE_\nOFF_6EXT_3BYTE_\nOFF_5EXT_3BYTE_\nOFF_4EXT_3BYTE_\nOFF_3EXT_3BYTE_\nOFF_2EXT_3BYTE_\nOFF_1EXT_3BYTE_\nOFF_0\nTable 404. EXT_3BYTE_OFFSET_XL register description\nEXT_3BYTE_OFF_[7:0] External sensor (3-byte output data) offset (low byte). Default value: 00000000\nTable 405. EXT_3BYTE_OFFSET_L register\nEXT_3BYTE_\nOFF_15EXT_3BYTE_\nOFF_14EXT_3BYTE_\nOFF_13EXT_3BYTE_\nOFF_12EXT_3BYTE_\nOFF_11EXT_3BYTE_\nOFF_10EXT_3BYTE_\nOFF_9EXT_3BYTE_\nOFF_8\nTable 406. EXT_3BYTE_OFFSET_L register description\nEXT_3BYTE_OFF_[15:8] External sensor (3-byte output data) offset (mid byte). Default value: 01010100\nTable 407. EXT_3BYTE_OFFSET_H register\nEXT_3BYTE_\nOFF_23EXT_3BYTE_\nOFF_22EXT_3BYTE_\nOFF_21EXT_3BYTE_\nOFF_20EXT_3BYTE_\nOFF_19EXT_3BYTE_\nOFF_18EXT_3BYTE_\nOFF_17EXT_3BYTE_\nOFF_16\nTable 408. EXT_3BYTE_OFFSET_H register description\nEXT_3BYTE_OFF_[23:16] External sensor (3-byte output data) offset (high byte). Default value: 00111111\nLSM6DSV\nPage 2 - embedded advanced features registers\nDS13476  - Rev 4 page 153/190\n16 Sensor hub register mapping\nThe table given below provides a list of the registers for the sensor hub functions available in the device and the\ncorresponding addresses. The sensor hub registers are accessible when bit SHUB_REG_ACCESS is set to 1 in\nFUNC_CFG_ACCESS (01h) .\nTable 409. Register address map - sensor hub registers\nName TypeRegister address\nDefault Comment\nHex Binary\nSENSOR_HUB_1 R 02 00000010 output\nSENSOR_HUB_2 R 03 00000011 output\nSENSOR_HUB_3 R 04 00000100 output\nSENSOR_HUB_4 R 05 00000101 output\nSENSOR_HUB_5 R 06 00000110 output\nSENSOR_HUB_6 R 07 00000111 output\nSENSOR_HUB_7 R 08 00001000 output\nSENSOR_HUB_8 R 09 00001001 output\nSENSOR_HUB_9 R 0A 00001010 output\nSENSOR_HUB_10 R 0B 00001011 output\nSENSOR_HUB_11 R 0C 00001100 output\nSENSOR_HUB_12 R 0D 00001101 output\nSENSOR_HUB_13 R 0E 00001110 output\nSENSOR_HUB_14 R 0F 00001111 output\nSENSOR_HUB_15 R 10 00010000 output\nSENSOR_HUB_16 R 11 00010001 output\nSENSOR_HUB_17 R 12 00010010 output\nSENSOR_HUB_18 R 13 00010011 output\nMASTER_CONFIG R/W 14 00010100 00000000\nSLV0_ADD R/W 15 00010101 00000000\nSLV0_SUBADD R/W 16 00010110 00000000\nSLV0_CONFIG R/W 17 00010111 10000000\nSLV1_ADD R/W 18 00011000 00000000\nSLV1_SUBADD R/W 19 00011001 00000000\nSLV1_CONFIG R/W 1A 00011010 00010000\nSLV2_ADD R/W 1B 00011011 00000000\nSLV2_SUBADD R/W 1C 00011100 00000000\nSLV2_CONFIG R/W 1D 00011101 00000000\nSLV3_ADD R/W 1E 00011110 00000000\nSLV3_SUBADD R/W 1F 00011111 00000000\nSLV3_CONFIG R/W 20 00100000 00000000\nDATAWRITE_SLV0 R/W 21 00100001 00000000\nSTATUS_MASTER R 22 00100010 output\nReserved registers must not be changed. Writing to those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the factory calibration\nvalues. Their content is automatically restored when the device is powered up.\nLSM6DSV\nSensor hub register mapping\nDS13476  - Rev 4 page 154/190\n17 Sensor hub register description\n17.1 SENSOR_HUB_1 (02h)\nSensor hub output register (R)\nFirst byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG number\nof read operation configurations (for external sensors from x = 0 to x = 3).\nTable 410. SENSOR_HUB_1 register\nSensor\nHub1_7Sensor\nHub1_6Sensor\nHub1_5Sensor\nHub1_4Sensor\nHub1_3Sensor\nHub1_2Sensor\nHub1_1Sensor\nHub1_0\nTable 411. SENSOR_HUB_1 register description\nSensorHub1_[7:0] First byte associated to external sensors\n17.2 SENSOR_HUB_2 (03h)\nSensor hub output register (R)\nSecond byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 412. SENSOR_HUB_2 register\nSensor\nHub2_7Sensor\nHub2_6Sensor\nHub2_5Sensor\nHub2_4Sensor\nHub2_3Sensor\nHub2_2Sensor\nHub2_1Sensor\nHub2_0\nTable 413. SENSOR_HUB_2 register description\nSensorHub2_[7:0] Second byte associated to external sensors\n17.3 SENSOR_HUB_3 (04h)\nSensor hub output register (R)\nThird byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 414. SENSOR_HUB_3 register\nSensor\nHub3_7Sensor\nHub3_6Sensor\nHub3_5Sensor\nHub3_4Sensor\nHub3_3Sensor\nHub3_2Sensor\nHub3_1Sensor\nHub3_0\nTable 415. SENSOR_HUB_3 register description\nSensorHub3_[7:0] Third byte associated to external sensors\nLSM6DSV\nSensor hub register description\nDS13476  - Rev 4 page 155/190\n17.4 SENSOR_HUB_4 (05h)\nSensor hub output register (R)\nFourth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 416. SENSOR_HUB_4 register\nSensor\nHub4_7Sensor\nHub4_6Sensor\nHub4_5Sensor\nHub4_4Sensor\nHub4_3Sensor\nHub4_2Sensor\nHub4_1Sensor\nHub4_0\nTable 417. SENSOR_HUB_4 register description\nSensorHub4_[7:0] Fourth byte associated to external sensors\n17.5 SENSOR_HUB_5 (06h)\nSensor hub output register (R)\nFifth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG number\nof read operation configurations (for external sensors from x = 0 to x = 3).\nTable 418. SENSOR_HUB_5 register\nSensor\nHub5_7Sensor\nHub5_6Sensor\nHub5_5Sensor\nHub5_4Sensor\nHub5_3Sensor\nHub5_2Sensor\nHub5_1Sensor\nHub5_0\nTable 419. SENSOR_HUB_5 register description\nSensorHub5_[7:0] Fifth byte associated to external sensors\n17.6 SENSOR_HUB_6 (07h)\nSensor hub output register (R)\nSixth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 420. SENSOR_HUB_6 register\nSensor\nHub6_7Sensor\nHub6_6Sensor\nHub6_5Sensor\nHub6_4Sensor\nHub6_3Sensor\nHub6_2Sensor\nHub6_1Sensor\nHub6_0\nTable 421. SENSOR_HUB_6 register description\nSensorHub6_[7:0] Sixth byte associated to external sensors\nLSM6DSV\nSENSOR_HUB_4 (05h)\nDS13476  - Rev 4 page 156/190\n17.7 SENSOR_HUB_7 (08h)\nSensor hub output register (R)\nSeventh byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 422. SENSOR_HUB_7 register\nSensor\nHub7_7Sensor\nHub7_6Sensor\nHub7_5Sensor\nHub7_4Sensor\nHub7_3Sensor\nHub7_2Sensor\nHub7_1Sensor\nHub7_0\nTable 423. SENSOR_HUB_7 register description\nSensorHub7_[7:0] Seventh byte associated to external sensors\n17.8 SENSOR_HUB_8 (09h)\nSensor hub output register (R)\nEighth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 424. SENSOR_HUB_8 register\nSensor\nHub8_7Sensor\nHub8_6Sensor\nHub8_5Sensor\nHub8_4Sensor\nHub8_3Sensor\nHub8_2Sensor\nHub8_1Sensor\nHub8_0\nTable 425. SENSOR_HUB_8 register description\nSensorHub8_[7:0] Eighth byte associated to external sensors\n17.9 SENSOR_HUB_9 (0Ah)\nSensor hub output register (R)\nNinth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 426. SENSOR_HUB_9 register\nSensor\nHub9_7Sensor\nHub9_6Sensor\nHub9_5Sensor\nHub9_4Sensor\nHub9_3Sensor\nHub9_2Sensor\nHub9_1Sensor\nHub9_0\nTable 427. SENSOR_HUB_9 register description\nSensorHub9_[7:0] Ninth byte associated to external sensors\nLSM6DSV\nSENSOR_HUB_7 (08h)\nDS13476  - Rev 4 page 157/190\n17.10 SENSOR_HUB_10 (0Bh)\nSensor hub output register (R)\nTenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 428. SENSOR_HUB_10 register\nSensor\nHub10_7Sensor\nHub10_6Sensor\nHub10_5Sensor\nHub10_4Sensor\nHub10_3Sensor\nHub10_2Sensor\nHub10_1Sensor\nHub10_0\nTable 429. SENSOR_HUB_10 register description\nSensorHub10_[7:0] Tenth byte associated to external sensors\n17.11 SENSOR_HUB_11 (0Ch)\nSensor hub output register (R)\nEleventh byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 430. SENSOR_HUB_11 register\nSensor\nHub11_7Sensor\nHub11_6Sensor\nHub11_5Sensor\nHub11_4Sensor\nHub11_3Sensor\nHub11_2Sensor\nHub11_1Sensor\nHub11_0\nTable 431. SENSOR_HUB_11 register description\nSensorHub11_[7:0] Eleventh byte associated to external sensors\n17.12 SENSOR_HUB_12 (0Dh)\nSensor hub output register (R)\nTwelfth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 432. SENSOR_HUB_12 register\nSensor\nHub12_7Sensor\nHub12_6Sensor\nHub12_5Sensor\nHub12_4Sensor\nHub12_3Sensor\nHub12_2Sensor\nHub12_1Sensor\nHub12_0\nTable 433. SENSOR_HUB_12 register description\nSensorHub12_[7:0] Twelfth byte associated to external sensors\nLSM6DSV\nSENSOR_HUB_10 (0Bh)\nDS13476  - Rev 4 page 158/190\n17.13 SENSOR_HUB_13 (0Eh)\nSensor hub output register (R)\nThirteenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 434. SENSOR_HUB_13 register\nSensor\nHub13_7Sensor\nHub13_6Sensor\nHub13_5Sensor\nHub13_4Sensor\nHub13_3Sensor\nHub13_2Sensor\nHub13_1Sensor\nHub13_0\nTable 435. SENSOR_HUB_13 register description\nSensorHub13_[7:0] Thirteenth byte associated to external sensors\n17.14 SENSOR_HUB_14 (0Fh)\nSensor hub output register (R)\nFourteenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 436. SENSOR_HUB_14 register\nSensor\nHub14_7Sensor\nHub14_6Sensor\nHub14_5Sensor\nHub14_4Sensor\nHub14_3Sensor\nHub14_2Sensor\nHub14_1Sensor\nHub14_0\nTable 437. SENSOR_HUB_14 register description\nSensorHub14_[7:0] Fourteenth byte associated to external sensors\n17.15 SENSOR_HUB_15 (10h)\nSensor hub output register (R)\nFifteenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 438. SENSOR_HUB_15 register\nSensor\nHub15_7Sensor\nHub15_6Sensor\nHub15_5Sensor\nHub15_4Sensor\nHub15_3Sensor\nHub15_2Sensor\nHub15_1Sensor\nHub15_0\nTable 439. SENSOR_HUB_15 register description\nSensorHub15_[7:0] Fifteenth byte associated to external sensors\nLSM6DSV\nSENSOR_HUB_13 (0Eh)\nDS13476  - Rev 4 page 159/190\n17.16 SENSOR_HUB_16 (11h)\nSensor hub output register (R)\nSixteenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 440. SENSOR_HUB_16 register\nSensor\nHub16_7Sensor\nHub16_6Sensor\nHub16_5Sensor\nHub16_4Sensor\nHub16_3Sensor\nHub16_2Sensor\nHub16_1Sensor\nHub16_0\nTable 441. SENSOR_HUB_16 register description\nSensorHub16_[7:0] Sixteenth byte associated to external sensors\n17.17 SENSOR_HUB_17 (12h)\nSensor hub output register (R)\nSeventeenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 442. SENSOR_HUB_17 register\nSensor\nHub17_7Sensor\nHub17_6Sensor\nHub17_5Sensor\nHub17_4Sensor\nHub17_3Sensor\nHub17_2Sensor\nHub17_1Sensor\nHub17_0\nTable 443. SENSOR_HUB_17 register description\nSensorHub17_[7:0] Seventeenth byte associated to external sensors\n17.18 SENSOR_HUB_18 (13h)\nSensor hub output register (R)\nEighteenth byte associated to external sensors. The content of the register is consistent with the SLVx_CONFIG\nnumber of read operation configurations (for external sensors from x = 0 to x = 3).\nTable 444. SENSOR_HUB_17 register\nSensor\nHub18_7Sensor\nHub18_6Sensor\nHub18_5Sensor\nHub18_4Sensor\nHub18_3Sensor\nHub18_2Sensor\nHub18_1Sensor\nHub18_0\nTable 445. SENSOR_HUB_17 register description\nSensorHub18_[7:0] Eighteenth byte associated to external sensors\nLSM6DSV\nSENSOR_HUB_16 (11h)\nDS13476  - Rev 4 page 160/190\n17.19 MASTER_CONFIG (14h)\nMaster configuration register (R/W)\n \nTable 446. MASTER_CONFIG register\nRST_MASTER\n_REGSWRITE_\nONCESTART_\nCONFIGPASS_\nTHROUGH_\nMODE0(1) MASTER_ONAUX_\nSENS_ON1AUX_\nSENS_ON0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 447. MASTER_CONFIG register description\nRST_MASTER_REGS Resets master logic and output registers. Must be set to 1 and then set to 0. Default value: 0\nWRITE_ONCESlave 0 write operation is performed only at the first sensor hub cycle.\nDefault value: 0\n(0: write operation for each sensor hub cycle;\n1: write operation only for the first sensor hub cycle)\nSTART_CONFIGSensor hub trigger signal selection. Default value: 0\n(0: sensor hub trigger signal is the accelerometer/gyro data-ready;\n1: sensor hub trigger signal external from INT2 pin)\nPASS_THROUGH_MODEI²C interface pass-through. Default value: 0\n(0: pass-through disabled;\n1: pass-through enabled, primary I²C line is short-circuited with the sensor hub line)\nMASTER_ONEnables sensor hub I²C master. Default: 0\n(0: master I²C of sensor hub disabled; 1: master I²C of sensor hub enabled)\nAUX_SENS_ON[1:0]Number of external sensors to be read by the sensor hub.\n(00: one sensor (default);\n01: two sensors;\n10: three sensors;\n11: four sensors)\nLSM6DSV\nMASTER_CONFIG (14h)\nDS13476  - Rev 4 page 161/190\n17.20 SLV0_ADD (15h)\nI²C slave address of the first external sensor (sensor 0) register (R/W)\nTable 448. SLV0_ADD register\nslave0_add6 slave0_add5 slave0_add4 slave0_add3 slave0_add2 slave0_add1 slave0_add0 rw_0\nTable 449. SLV_ADD register description\nslave0_add[6:0]I²C slave address of sensor 0 that can be read by the sensor hub.\nDefault value: 0000000\nrw_0Read/write operation on sensor 0. Default value: 0\n(0: write operation; 1: read operation)\n17.21 SLV0_SUBADD (16h)\nAddress of register on the first external sensor (sensor 0) register (R/W)\nTable 450. SLV0_SUBADD register\nslave0_reg7 slave0_reg6 slave0_reg5 slave0_reg4 slave0_reg3 slave0_reg2 slave0_reg1 slave0_reg0\nTable 451. SLV0_SUBADD register description\nslave0_reg[7:0]Address of register on sensor 0 that has to be read/written according to the rw_0 bit value in SLV0_ADD\n(15h) . Default value: 00000000\n17.22 SLV0_CONFIG (17h)\nFirst external sensor (sensor 0) configuration and sensor hub settings register (R/W)\nTable 452. SLV0_CONFIG register\nSHUB_\nODR_2SHUB_\nODR_1SHUB_\nODR_00(1)BATCH_EXT_\nSENS_0_ENSlave0_\nnumop2Slave0_\nnumop1Slave0_\nnumop0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 453. SLV0_CONFIG register description\nSHUB_ODR_[2:0]Rate at which the master communicates.\n(000: 1.875 Hz;\n001: 15 Hz;\n010: 30 Hz;\n011: 60 Hz;\n100: 120 Hz (default);\n101: 240 Hz;\n110: 480 Hz;\n111: reserved\nBATCH_EXT_SENS_0_EN Enables FIFO data batching of first slave. Default value: 0\nSlave0_numop[2:0] Number of read operations on sensor 0. Default value: 000\nLSM6DSV\nSLV0_ADD (15h)\nDS13476  - Rev 4 page 162/190\n17.23 SLV1_ADD (18h)\nI²C slave address of the second external sensor (sensor 1) register (R/W)\nTable 454. SLV1_ADD register\nSlave1_add6 Slave1_add5 Slave1_add4 Slave1_add3 Slave1_add2 Slave1_add1 Slave1_add0 r_1\nTable 455. SLV1_ADD register description\nSlave1_add[6:0]I²C slave address of sensor 1 that can be read by the sensor hub.\nDefault value: 0000000\nr_1Enables read operation on sensor 1. Default value: 0\n(0: read operation disabled; 1: read operation enabled)\n17.24 SLV1_SUBADD (19h)\nAddress of register on the second external sensor (sensor 1) register (R/W)\nTable 456. SLV1_SUBADD register\nSlave1_reg7 Slave1_reg6 Slave1_reg5 Slave1_reg4 Slave1_reg3 Slave1_reg2 Slave1_reg1 Slave1_reg0\nTable 457. SLV1_SUBADD register description\nSlave1_reg[7:0] Address of register on sensor 1 that has to be read/written according to the r_1 bit value in SLV1_ADD (18h) .\n17.25 SLV1_CONFIG (1Ah)\nSecond external sensor (sensor 2) configuration register (R/W)\nTable 458. SLV1_CONFIG register\n0(1)0(1)0(1)1(2)BATCH_EXT_\nSENS_1_ENSlave1_\nnumop2Slave1_\nnumop1Slave1_\nnumop0\n \n1. This bit must be set to 0 for the correct operation of the device.\n2. This bit must be set to 1 for the correct operation of the device.\n \nTable 459. SLV1_CONFIG register description\nBATCH_EXT_SENS_1_EN Enables FIFO data batching of second slave. Default value: 0\nSlave1_numop[2:0] Number of read operations on sensor 2. Default value: 000\nLSM6DSV\nSLV1_ADD (18h)\nDS13476  - Rev 4 page 163/190\n17.26 SLV2_ADD (1Bh)\nI²C slave address of the third external sensor (sensor 2) register (R/W)\nTable 460. SLV2_ADD register\nSlave2_add6 Slave2_add5 Slave2_add4 Slave2_add3 Slave2_add2 Slave2_add1 Slave2_add0 r_2\nTable 461. SLV2_ADD register description\nSlave2_add[6:0] I²C slave address of sensor 2 that can be read by the sensor hub.\nr_2Enables read operation on sensor 2. Default value: 0\n(0: read operation disabled; 1: read operation enabled)\n17.27 SLV2_SUBADD (1Ch)\nAddress of register on the third external sensor (sensor 2) register (R/W)\nTable 462. SLV2_SUBADD register\nSlave2_reg7 Slave2_reg6 Slave2_reg5 Slave2_reg4 Slave2_reg3 Slave2_reg2 Slave2_reg1 Slave2_reg0\nTable 463. SLV2_SUBADD register description\nSlave2_reg[7:0]Address of register on sensor 2 that has to be read/written according to the r_2 bit value in SLV2_ADD\n(1Bh) .\n17.28 SLV2_CONFIG (1Dh)\nThird external sensor (sensor 2) configuration register (R/W)\nTable 464. SLV2_CONFIG register\n0(1)0(1)0(1)0(1)BATCH_EXT_\nSENS_2_ENSlave2_\nnumop2Slave2_\nnumop1Slave2_\nnumop0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 465. SLV2_CONFIG register description\nBATCH_EXT_SENS_2_EN Enables FIFO data batching of third slave. Default value: 0\nSlave2_numop[2:0] Number of read operations on sensor 2. Default value: 000\nLSM6DSV\nSLV2_ADD (1Bh)\nDS13476  - Rev 4 page 164/190\n17.29 SLV3_ADD (1Eh)\nI²C slave address of the fourth external sensor (sensor 3) register (R/W)\nTable 466. SLV3_ADD register\nSlave3_add6 Slave3_add5 Slave3_add4 Slave3_add3 Slave3_add2 Slave3_add1 Slave3_add0 r_3\nTable 467. SLV3_ADD register description\nSlave3_add[6:0] I²C slave address of sensor 3 that can be read by the sensor hub.\nr_3Enables read operation on sensor 3. Default value: 0\n(0: read operation disabled; 1: read operation enabled)\n17.30 SLV3_SUBADD (1Fh)\nAddress of register on the fourth external sensor (sensor 3) register (R/W)\nTable 468. SLV3_SUBADD register\nSlave3_reg7 Slave3_reg6 Slave3_reg5 Slave3_reg4 Slave3_reg3 Slave3_reg2 Slave3_reg1 Slave3_reg0\nTable 469. SLV3_SUBADD register description\nSlave3_reg[7:0] Address of register on sensor 3 that has to be read according to the r_3 bit value in SLV3_ADD (1Eh) .\n17.31 SLV3_CONFIG (20h)\nFourth external sensor (sensor 3) configuration register (R/W)\nTable 470. SLV3_CONFIG register\n0(1)0(1)0(1)0(1)BATCH_EXT\n_SENS_3_ENSlave3_\nnumop2Slave3_\nnumop1Slave3_\nnumop0\n \n1. This bit must be set to 0 for the correct operation of the device.\n \nTable 471. SLV3_CONFIG register description\nBATCH_EXT_SENS_3_EN Enables FIFO data batching of fourth slave. Default value: 0\nSlave3_numop[2:0] Number of read operations on sensor 3. Default value: 000\nLSM6DSV\nSLV3_ADD (1Eh)\nDS13476  - Rev 4 page 165/190\n17.32 DATAWRITE_SLV0 (21h)\nData to be written into the slave device register (R/W)\nTable 472. DATAWRITE_SLV0 register\nSlave0_\ndataw7Slave0_\ndataw6Slave0_\ndataw5Slave0_\ndataw4Slave0_\ndataw3Slave0_\ndataw2Slave0_\ndataw1Slave0_\ndataw0\nTable 473. DATAWRITE_SLV0 register description\nSlave0_dataw[7:0]Data to be written into the slave 0 device according to the rw_0 bit in register SLV0_ADD (15h) .\nDefault value: 00000000\n17.33 STATUS_MASTER (22h)\nSensor hub source register (R)\nTable 474. STATUS_MASTER register\nWR_ONCE\n_DONESLAVE3_\nNACKSLAVE2_\nNACKSLAVE1_\nNACKSLAVE0_\nNACK0 0SENS_HUB\n_ENDOP\nTable 475. STATUS_MASTER register description\nWR_ONCE_DONEWhen the bit WRITE_ONCE in MASTER_CONFIG (14h)  is configured as 1, this bit is set to 1 when the\nwrite operation on slave 0 has been performed and completed. Default value: 0\nSLAVE3_NACK This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0\nSLAVE2_NACK This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0\nSLAVE1_NACK This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0\nSLAVE0_NACK This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0\nSENS_HUB_ENDOPSensor hub communication status. Default value: 0\n(0: sensor hub communication not concluded;\n1: sensor hub communication concluded)\nLSM6DSV\nDATAWRITE_SLV0 (21h)\nDS13476  - Rev 4 page 166/190\n18 Soldering information\nThe LGA package is compliant with the ECOPACK  and RoHS standard.\nIt is qualified for soldering heat resistance according to JEDEC J-STD-020.\nFor land pattern and soldering recommendations, consult technical note TN0018  available on www.st.com .\nLSM6DSV\nSoldering information\nDS13476  - Rev 4 page 167/190\n19 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK  packages,\ndepending on their level of environmental compliance. ECOPACK specifications, grade definitions and product\nstatus are available at: www.st.com . ECOPACK is an ST trademark.\n19.1 LGA-14L package information\nFigure 31. LGA-14L 2.5 x 3.0 x 0.86 mm package outline and mechanical data\nWLH4x (0.1)\n14x 0.475±0.0514x 0.25±0.050.50.5Pin1 indicator\nBOTTOM VIEW TOP VIEW\n1.5\n1C\n0.05       CPin 1 indicator\n \n \nDimensions are in millimeter unless otherwise specified\nGeneral tolerance is +/-0.1mm unless otherwise specified\n \n \nOUTER DIMENSIONS \n \nITEM  DIMENSION [mm]  TOLERANCE [mm]  \n 1.0±  05.2  ]L[ htgneL\n 1.0±  00.3  ]W[ htdiW\n XAM  68.0  ]H[ thgieH\nDM00249496_5\nLSM6DSV\nPackage information\nDS13476  - Rev 4 page 168/190\n19.2 LGA-14 packing information\nFigure 32. Carrier tape information for LGA-14 package\nFigure 33. LGA-14 package orientation in carrier tape\nUSER DIRECTION OF FEED\nLSM6DSV\nLGA-14 packing information\nDS13476  - Rev 4 page 169/190\nFigure 34. Reel information for carrier tape of LGA-14 package\nADB\nFull radius Tape slot \nin core for \ntape start\n2.5mm min. width G measured at hub  C\nN40mm min.\nAccess hole at \nslot location T\nTable 476. Reel dimensions for carrier tape of LGA-14 package\nReel dimensions (mm)\nA (max) 330\nB (min) 1.5\nC 13 ±0.25\nD (min) 20.2\nN (min) 60\nG 12.4 +2/-0\nT (max) 18.4\nLSM6DSV\nLGA-14 packing information\nDS13476  - Rev 4 page 170/190\nRevision history\nTable 477. Document revision history\nDate Revision Changes\n15-Jul-2022 2 First public release\n01-Mar-2023 3 Added Note to Section 3.1 Pin connections\n25-May-2023 4Updated Section 2.1 Pedometer functions: step detector and step counters\nUpdated Note in Section 3.1 Pin connections\nUpdated footnotes of Table 3. Mechanical characteristics\nUpdated Section 6 Functionality\nUpdated Section 6.5 High-accuracy ODR mode\nUpdated registers in Section 9 Register description\nLSM6DSV\nDS13476  - Rev 4 page 171/190\nContents\n1 Overview .......................................................................... 3\n2 Embedded low-power features ..................................................... 4\n2.1 Pedometer functions: step detector and step counters ............................... 4\n2.2 Pedometer algorithm ........................................................... 5\n2.3 Tilt detection ................................................................... 5\n2.4 Significant motion detection ...................................................... 5\n2.5 Finite state machine ............................................................ 6\n2.6 Adaptive self-configuration (ASC) ................................................. 7\n2.7 Sensor fusion low power ........................................................ 7\n3 Pin description .................................................................... 8\n3.1 Pin connections ................................................................ 9\n4 Module specifications ............................................................ 11\n4.1 Mechanical characteristics ...................................................... 11\n4.2 Electrical characteristics ........................................................ 13\n4.3 Temperature sensor characteristics .............................................. 14\n4.4 Communication interface characteristics .......................................... 15\n4.4.1 SPI - serial peripheral interface ............................................. 15\n4.4.2 I²C - inter-IC control interface .............................................. 17\n4.5 Absolute maximum ratings ...................................................... 18\n4.6 Terminology .................................................................. 19\n4.6.1 Sensitivity ............................................................. 19\n4.6.2 Zero- g and zero-rate level ................................................. 19\n5 Digital interfaces ................................................................. 20\n5.1 I²C/SPI interface .............................................................. 20\n5.1.1 I²C serial interface ....................................................... 20\n5.1.2 I²C operation ........................................................... 21\n5.1.3 SPI bus interface ........................................................ 23\n5.2 MIPI I3C® interface ............................................................ 26\n5.2.1 MIPI I3C® slave interface ................................................. 26\n5.2.2 MIPI I3C® CCC supported commands ....................................... 27\n5.2.3 Overview of anti-spike filter management ..................................... 28\n5.3 Master I²C interface ........................................................... 29\n5.4 Auxiliary SPI interface .......................................................... 29\n6 Functionality ..................................................................... 30\nLSM6DSV\nContents\nDS13476  - Rev 4 page 172/190\n6.1 Operating modes .............................................................. 30\n6.2 Accelerometer power modes .................................................... 30\n6.3 Accelerometer dual-channel mode ............................................... 31\n6.4 Gyroscope power modes ....................................................... 32\n6.5 High-accuracy ODR mode ...................................................... 32\n6.6 ODR-triggered mode .......................................................... 33\n6.7 Block diagram of filters ......................................................... 33\n6.7.1 Block diagrams of the accelerometer filters .................................... 34\n6.7.2 Block diagrams of the gyroscope filters ....................................... 36\n6.8 Enhanced EIS ................................................................ 38\n6.9 OIS......................................................................... 39\n6.9.1 Enabling OIS functionality and connection schemes ............................. 39\n6.10 FIFO ........................................................................ 42\n6.10.1 Bypass mode .......................................................... 42\n6.10.2 FIFO mode ............................................................ 43\n6.10.3 Continuous mode ....................................................... 43\n6.10.4 Continuous-to-FIFO mode ................................................. 43\n6.10.5 ContinuousWTM-to-full mode .............................................. 43\n6.10.6 Bypass-to-continuous mode ............................................... 44\n6.10.7 Bypass-to-FIFO mode .................................................... 44\n6.10.8 FIFO reading procedure .................................................. 44\n7 Application hints ................................................................. 45\n7.1 LSM6DSV electrical connections in mode 1 ....................................... 45\n7.2 LSM6DSV electrical connections in mode 2 ....................................... 46\n7.3 LSM6DSV electrical connections in mode 3 ....................................... 47\n8 Register mapping ................................................................. 50\n9 Register description .............................................................. 54\n9.1 FUNC_CFG_ACCESS (01h) .................................................... 54\n9.2 PIN_CTRL (02h) .............................................................. 55\n9.3 IF_CFG (03h) ................................................................. 56\n9.4 ODR_TRIG_CFG (06h) ........................................................ 56\n9.5 FIFO_CTRL1 (07h) ............................................................ 57\n9.6 FIFO_CTRL2 (08h) ............................................................ 57\n9.7 FIFO_CTRL3 (09h) ............................................................ 58\n9.8 FIFO_CTRL4 (0Ah) ............................................................ 59\n9.9 COUNTER_BDR_REG1 (0Bh) .................................................. 60\nLSM6DSV\nContents\nDS13476  - Rev 4 page 173/190\n9.10 COUNTER_BDR_REG2 (0Ch) .................................................. 60\n9.11 INT1_CTRL (0Dh) ............................................................. 61\n9.12 INT2_CTRL (0Eh) ............................................................. 62\n9.13 WHO_AM_I (0Fh) ............................................................. 62\n9.14 CTRL1 (10h) ................................................................. 63\n9.15 CTRL2 (11h) ................................................................. 64\n9.16 CTRL3 (12h) ................................................................. 65\n9.17 CTRL4 (13h) ................................................................. 66\n9.18 CTRL5 (14h) ................................................................. 67\n9.19 CTRL6 (15h) ................................................................. 67\n9.20 CTRL7 (16h) ................................................................. 68\n9.21 CTRL8 (17h) ................................................................. 69\n9.22 CTRL9 (18h) ................................................................. 70\n9.23 CTRL10 (19h) ................................................................ 72\n9.24 CTRL_STATUS (1Ah) .......................................................... 72\n9.25 FIFO_STATUS1 (1Bh) ......................................................... 73\n9.26 FIFO_STATUS2 (1Ch) ......................................................... 73\n9.27 ALL_INT_SRC (1Dh) .......................................................... 74\n9.28 STATUS_REG (1Eh) ........................................................... 75\n9.29 OUT_TEMP_L (20h), OUT_TEMP_H (21h) ........................................ 76\n9.30 OUTX_L_G (22h) and OUTX_H_G (23h) ......................................... 76\n9.31 OUTY_L_G (24h) and OUTY_H_G (25h) ......................................... 77\n9.32 OUTZ_L_G (26h) and OUTZ_H_G (27h) .......................................... 77\n9.33 OUTX_L_A (28h) and OUTX_H_A (29h) .......................................... 78\n9.34 OUTY_L_A (2Ah) and OUTY_H_A (2Bh) ......................................... 78\n9.35 OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh) ......................................... 79\n9.36 UI_OUTX_L_G_OIS_EIS (2Eh) and UI_OUTX_H_G_OIS_EIS (2Fh) .................. 79\n9.37 UI_OUTY_L_G_OIS_EIS (30h) and UI_OUTY_H_G_OIS_EIS (31h) .................. 80\n9.38 UI_OUTZ_L_G_OIS_EIS (32h) and UI_OUTZ_H_G_OIS_EIS (33h) .................. 80\n9.39 UI_OUTX_L_A_OIS_DualC (34h) and UI_OUTX_H_A_OIS_DualC (35h) .............. 81\n9.40 UI_OUTY_L_A_OIS_DualC (36h) and UI_OUTY_H_A_OIS_DualC (37h) .............. 81\n9.41 UI_OUTZ_L_A_OIS_DualC (38h) and UI_OUTZ_H_A_OIS_DualC (39h) .............. 82\n9.42 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h) 82\n9.43 UI_STATUS_REG_OIS (44h) ................................................... 83\n9.44 WAKE_UP_SRC (45h) ......................................................... 83\n9.45 TAP_SRC (46h) ............................................................... 84\nLSM6DSV\nContents\nDS13476  - Rev 4 page 174/190\n9.46 D6D_SRC (47h) .............................................................. 85\n9.47 EMB_FUNC_STATUS_MAINPAGE (49h) ......................................... 86\n9.48 FSM_STATUS_MAINPAGE (4Ah) ............................................... 86\n9.49 INTERNAL_FREQ_FINE (4Fh) .................................................. 87\n9.50 FUNCTIONS_ENABLE (50h) ................................................... 88\n9.51 DEN (51h) ................................................................... 89\n9.52 INACTIVITY_DUR (54h) ....................................................... 90\n9.53 INACTIVITY_THS (55h) ........................................................ 90\n9.54 TAP_CFG0 (56h) .............................................................. 91\n9.55 TAP_CFG1 (57h) .............................................................. 92\n9.56 TAP_CFG2 (58h) .............................................................. 92\n9.57 TAP_THS_6D (59h) ........................................................... 93\n9.58 TAP_DUR (5Ah) .............................................................. 94\n9.59 WAKE_UP_THS (5Bh) ......................................................... 94\n9.60 WAKE_UP_DUR (5Ch) ........................................................ 95\n9.61 FREE_FALL (5Dh) ............................................................ 95\n9.62 MD1_CFG (5Eh) .............................................................. 96\n9.63 MD2_CFG (5Fh) .............................................................. 97\n9.64 HAODR_CFG (62h) ........................................................... 97\n9.65 EMB_FUNC_CFG (63h) ........................................................ 98\n9.66 UI_HANDSHAKE_CTRL (64h) .................................................. 98\n9.67 UI_SPI2_SHARED_0 (65h) ..................................................... 99\n9.68 UI_SPI2_SHARED_1 (66h) ..................................................... 99\n9.69 UI_SPI2_SHARED_2 (67h) ..................................................... 99\n9.70 UI_SPI2_SHARED_3 (68h) .................................................... 100\n9.71 UI_SPI2_SHARED_4 (69h) .................................................... 100\n9.72 UI_SPI2_SHARED_5 (6Ah) .................................................... 100\n9.73 CTRL_EIS (6Bh) ............................................................. 101\n9.74 UI_INT_OIS (6Fh) ............................................................ 102\n9.75 UI_CTRL1_OIS (70h) ......................................................... 103\n9.76 UI_CTRL2_OIS (71h) ......................................................... 104\n9.77 UI_CTRL3_OIS (72h) ......................................................... 105\n9.78 X_OFS_USR (73h) ........................................................... 106\n9.79 Y_OFS_USR (74h) ........................................................... 106\n9.80 Z_OFS_USR (75h) ........................................................... 106\n9.81 FIFO_DATA_OUT_TAG (78h) .................................................. 107\nLSM6DSV\nContents\nDS13476  - Rev 4 page 175/190\n9.82 FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah) .................... 108\n9.83 FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch) .................... 108\n9.84 FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh) .................... 108\n10 SPI2 register mapping .......................................................... 109\n11 SPI2 register description ........................................................ 110\n11.1 SPI2_WHO_AM_I (0Fh) ....................................................... 110\n11.2 SPI2_STATUS_REG_OIS (1Eh) ................................................ 110\n11.3 SPI2_OUT_TEMP_L (20h) and SPI2_OUT_TEMP_H (21h) ......................... 110\n11.4 SPI2_OUTX_L_G_OIS (22h) and SPI2_OUTX_H_G_OIS (23h) ..................... 111\n11.5 SPI2_OUTY_L_G_OIS (24h) and SPI2_OUTY_H_G_OIS (25h) ..................... 111\n11.6 SPI2_OUTZ_L_G_OIS (26h) and SPI2_OUTZ_H_G_OIS (27h) ..................... 112\n11.7 SPI2_OUTX_L_A_OIS (28h) and SPI2_OUTX_H_A_OIS (29h) ..................... 112\n11.8 SPI2_OUTY_L_A_OIS (2Ah) and SPI2_OUTY_H_A_OIS (2Bh) ..................... 113\n11.9 SPI2_OUTZ_L_A_OIS (2Ch) and SPI2_OUTZ_H_A_OIS (2Dh) ..................... 113\n11.10 SPI2_HANDSHAKE_CTRL (6Eh) ............................................... 113\n11.11 SPI2_INT_OIS (6Fh) ......................................................... 114\n11.12 SPI2_CTRL1_OIS (70h) ....................................................... 115\n11.13 SPI2_CTRL2_OIS (71h) ....................................................... 116\n11.14 SPI2_CTRL3_OIS (72h) ....................................................... 117\n12 Embedded functions register mapping .......................................... 118\n13 Embedded functions register description ....................................... 120\n13.1 PAGE_SEL (02h) ............................................................ 120\n13.2 EMB_FUNC_EN_A (04h) ...................................................... 120\n13.3 EMB_FUNC_EN_B (05h) ...................................................... 121\n13.4 EMB_FUNC_EXEC_STATUS (07h) ............................................. 121\n13.5 PAGE_ADDRESS (08h) ....................................................... 122\n13.6 PAGE_VALUE (09h) .......................................................... 122\n13.7 EMB_FUNC_INT1 (0Ah) ...................................................... 122\n13.8 FSM_INT1 (0Bh) ............................................................. 123\n13.9 EMB_FUNC_INT2 (0Eh) ...................................................... 124\n13.10 FSM_INT2 (0Fh) ............................................................. 125\n13.11 EMB_FUNC_STATUS (12h) ................................................... 125\n13.12 FSM_STATUS (13h) .......................................................... 126\n13.13 PAGE_RW (17h) ............................................................. 126\n13.14 EMB_FUNC_FIFO_EN_A (44h) ................................................ 127\nLSM6DSV\nContents\nDS13476  - Rev 4 page 176/190\n13.15 FSM_ENABLE (46h) .......................................................... 127\n13.16 FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) .............. 128\n13.17 INT_ACK_MASK (4Bh) ....................................................... 129\n13.18 FSM_OUTS1 (4Ch) .......................................................... 130\n13.19 FSM_OUTS2 (4Dh) .......................................................... 130\n13.20 FSM_OUTS3 (4Eh) ........................................................... 131\n13.21 FSM_OUTS4 (4Fh) ........................................................... 131\n13.22 FSM_OUTS5 (50h) ........................................................... 132\n13.23 FSM_OUTS6 (51h) ........................................................... 132\n13.24 FSM_OUTS7 (52h) ........................................................... 133\n13.25 FSM_OUTS8 (53h) ........................................................... 133\n13.26 SFLP_ODR (5Eh) ............................................................ 134\n13.27 FSM_ODR (5Fh) ............................................................. 135\n13.28 STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h) ......................... 135\n13.29 EMB_FUNC_SRC (64h) ....................................................... 136\n13.30 EMB_FUNC_INIT_A (66h) ..................................................... 137\n13.31 EMB_FUNC_INIT_B (67h) ..................................................... 137\n14 Embedded advanced features pages ............................................ 138\n15 Embedded advanced features register description .............................. 141\n15.1 Page 0 - embedded advanced features registers .................................. 141\n15.1.1 SFLP_GAME_GBIASX_L (6Eh) and SFLP_GAME_GBIASX_H (6Fh) .............. 141\n15.1.2 SFLP_GAME_GBIASY_L (70h) and SFLP_GAME_GBIASY_H (71h) .............. 141\n15.1.3 SFLP_GAME_GBIASZ_L (72h) and SFLP_GAME_GBIASZ_H (73h) ............... 142\n15.1.4 FSM_EXT_SENSITIVITY_L (BAh) and FSM_EXT_SENSITIVITY_H (BBh) .......... 142\n15.1.5 FSM_EXT_OFFX_L (C0h) and FSM_EXT_OFFX_H (C1h) ...................... 143\n15.1.6 FSM_EXT_OFFY_L (C2h) and FSM_EXT_OFFY_H (C3h) ...................... 143\n15.1.7 FSM_EXT_OFFZ_L (C4h) and FSM_EXT_OFFZ_H (C5h) ....................... 144\n15.1.8 FSM_EXT_MATRIX_XX_L (C6h) and FSM_EXT_MATRIX_XX_H (C7h) ............ 144\n15.1.9 FSM_EXT_MATRIX_XY_L (C8h) and FSM_EXT_MATRIX_XY_H (C9h) ............ 145\n15.1.10 FSM_EXT_MATRIX_XZ_L (CAh) and FSM_EXT_MATRIX_XZ_H (CBh) ............ 145\n15.1.11 FSM_EXT_MATRIX_YY_L (CCh) and FSM_EXT_MATRIX_YY_H (CDh) ............ 146\n15.1.12 FSM_EXT_MATRIX_YZ_L (CEh) and FSM_EXT_MATRIX_YZ_H (CFh) ............ 146\n15.1.13 FSM_EXT_MATRIX_ZZ_L (D0h) and FSM_EXT_MATRIX_ZZ_H (D1h) ............ 147\n15.1.14 EXT_CFG_A (D4h) ..................................................... 148\n15.1.15 EXT_CFG_B (D5h) ..................................................... 148\n15.2 Page 1 - embedded advanced features registers .................................. 149\n15.2.1 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) ................... 149\nLSM6DSV\nContents\nDS13476  - Rev 4 page 177/190\n15.2.2 FSM_PROGRAMS (7Ch) ................................................ 149\n15.2.3 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh) .................... 150\n15.2.4 PEDO_CMD_REG (83h) ................................................. 150\n15.2.5 PEDO_DEB_STEPS_CONF (84h) ......................................... 151\n15.2.6 PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h) .................. 151\n15.3 Page 2 - embedded advanced features registers .................................. 152\n15.3.1 EXT_FORMAT (00h) .................................................... 152\n15.3.2 EXT_3BYTE_SENSITIVITY_L (02h) and EXT_3BYTE_SENSITIVITY_H (03h) ....... 152\n15.3.3 EXT_3BYTE_OFFSET_XL (06h), EXT_3BYTE_OFFSET_L (07h) and\nEXT_3BYTE_OFFSET_H (08h) ........................................... 153\n16 Sensor hub register mapping ................................................... 154\n17 Sensor hub register description ................................................. 155\n17.1 SENSOR_HUB_1 (02h) ....................................................... 155\n17.2 SENSOR_HUB_2 (03h) ....................................................... 155\n17.3 SENSOR_HUB_3 (04h) ....................................................... 155\n17.4 SENSOR_HUB_4 (05h) ....................................................... 156\n17.5 SENSOR_HUB_5 (06h) ....................................................... 156\n17.6 SENSOR_HUB_6 (07h) ....................................................... 156\n17.7 SENSOR_HUB_7 (08h) ....................................................... 157\n17.8 SENSOR_HUB_8 (09h) ....................................................... 157\n17.9 SENSOR_HUB_9 (0Ah) ....................................................... 157\n17.10 SENSOR_HUB_10 (0Bh) ...................................................... 158\n17.11 SENSOR_HUB_11 (0Ch) ...................................................... 158\n17.12 SENSOR_HUB_12 (0Dh) ...................................................... 158\n17.13 SENSOR_HUB_13 (0Eh) ...................................................... 159\n17.14 SENSOR_HUB_14 (0Fh) ...................................................... 159\n17.15 SENSOR_HUB_15 (10h) ...................................................... 159\n17.16 SENSOR_HUB_16 (11h) ...................................................... 160\n17.17 SENSOR_HUB_17 (12h) ...................................................... 160\n17.18 SENSOR_HUB_18 (13h) ...................................................... 160\n17.19 MASTER_CONFIG (14h) ...................................................... 161\n17.20 SLV0_ADD (15h) ............................................................. 162\n17.21 SLV0_SUBADD (16h) ......................................................... 162\n17.22 SLV0_CONFIG (17h) ......................................................... 162\n17.23 SLV1_ADD (18h) ............................................................. 163\n17.24 SLV1_SUBADD (19h) ......................................................... 163\nLSM6DSV\nContents\nDS13476  - Rev 4 page 178/190\n17.25 SLV1_CONFIG (1Ah) ......................................................... 163\n17.26 SLV2_ADD (1Bh) ............................................................ 164\n17.27 SLV2_SUBADD (1Ch) ........................................................ 164\n17.28 SLV2_CONFIG (1Dh) ......................................................... 164\n17.29 SLV3_ADD (1Eh) ............................................................ 165\n17.30 SLV3_SUBADD (1Fh) ......................................................... 165\n17.31 SLV3_CONFIG (20h) ......................................................... 165\n17.32 DATAWRITE_SLV0 (21h) ...................................................... 166\n17.33 STATUS_MASTER (22h) ...................................................... 166\n18 Soldering information ........................................................... 167\n19 Package information ............................................................ 168\n19.1 LGA-14L package information .................................................. 168\n19.2 LGA-14 packing information ................................................... 169\nRevision history ..................................................................... 171\nList of tables ........................................................................ 180\nList of figures ........................................................................ 189\nLSM6DSV\nContents\nDS13476  - Rev 4 page 179/190\nList of tables\nTable 1.  Sensor fusion performance ............................................................ 7\nTable 2.  Pin description .................................................................... 10\nTable 3.  Mechanical characteristics ............................................................ 11\nTable 4.  Electrical characteristics .............................................................. 13\nTable 5.  Temperature sensor characteristics ...................................................... 14\nTable 6.  SPI slave timing values ............................................................... 15\nTable 7.  I²C slave timing values ............................................................... 17\nTable 8.  Absolute maximum ratings ............................................................ 18\nTable 9.  Serial interface pin description .......................................................... 20\nTable 10.  I²C terminology .................................................................... 20\nTable 11.  SAD+read/write patterns .............................................................. 21\nTable 12.  Transfer when master is writing one byte to slave ............................................. 21\nTable 13.  Transfer when master is writing multiple bytes to slave ......................................... 21\nTable 14.  Transfer when master is receiving (reading) one byte of data from slave ............................. 21\nTable 15.  Transfer when master is receiving (reading) multiple bytes of data from slave ......................... 21\nTable 16.  MIPI I3C® CCC commands ............................................................ 27\nTable 17.  Master I²C pin details ................................................................ 29\nTable 18.  Auxiliary SPI pin details .............................................................. 29\nTable 19.  Accelerometer and gyroscope ODR selection in high-accuracy ODR mode ........................... 32\nTable 20.  Gyroscope LPF2 bandwidth selection ..................................................... 36\nTable 21.  OIS configurations .................................................................. 39\nTable 22.  Internal pin status .................................................................. 48\nTable 23.  Registers address map ............................................................... 50\nTable 24.  FUNC_CFG_ACCESS register ......................................................... 54\nTable 25.  FUNC_CFG_ACCESS register description ................................................. 54\nTable 26.  PIN_CTRL register .................................................................. 55\nTable 27.  PIN_CTRL register description ......................................................... 55\nTable 28.  IF_CFG register .................................................................... 56\nTable 29.  IF_CFG register description ............................................................ 56\nTable 30.  ODR_TRIG_CFG register ............................................................. 56\nTable 31.  ODR_TRIG_CFG register description ..................................................... 56\nTable 32.  FIFO_CTRL1 register ................................................................ 57\nTable 33.  FIFO_CTRL1 register description ........................................................ 57\nTable 34.  FIFO_CTRL2 register ................................................................ 57\nTable 35.  FIFO_CTRL2 register description ........................................................ 57\nTable 36.  FIFO_CTRL3 register ................................................................ 58\nTable 37.  FIFO_CTRL3 register description ........................................................ 58\nTable 38.  FIFO_CTRL4 register ................................................................ 59\nTable 39.  FIFO_CTRL4 register description ........................................................ 59\nTable 40.  COUNTER_BDR_REG1 register ........................................................ 60\nTable 41.  COUNTER_BDR_REG1 register description ................................................ 60\nTable 42.  COUNTER_BDR_REG2 register ........................................................ 60\nTable 43.  COUNTER_BDR_REG2 register description ................................................ 60\nTable 44.  INT1_CTRL register ................................................................. 61\nTable 45.  INT1_CTRL register description ......................................................... 61\nTable 46.  INT2_CTRL register ................................................................. 62\nTable 47.  INT2_CTRL register description ......................................................... 62\nTable 48.  WhoAmI register ................................................................... 62\nTable 49.  CTRL1 register .................................................................... 63\nTable 50.  CTRL1 register description ............................................................ 63\nTable 51.  Accelerometer ODR selection .......................................................... 63\nTable 52.  CTRL2 register .................................................................... 64\nTable 53.  CTRL2 register description ............................................................ 64\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 180/190\nTable 54.  Gyroscope ODR selection ............................................................. 64\nTable 55.  CTRL3 register .................................................................... 65\nTable 56.  CTRL3 register description ............................................................ 65\nTable 57.  CTRL4 register .................................................................... 66\nTable 58.  CTRL4 register description ............................................................ 66\nTable 59.  CTRL5 register .................................................................... 67\nTable 60.  CTRL5 register description ............................................................ 67\nTable 61.  CTRL6 register .................................................................... 67\nTable 62.  CTRL6 register description ............................................................ 67\nTable 63.  Gyroscope LPF1 + LPF2 bandwidth selection ............................................... 68\nTable 64.  CTRL7 register .................................................................... 68\nTable 65.  CTRL7 register description ............................................................ 68\nTable 66.  CTRL8 register .................................................................... 69\nTable 67.  CTRL8 register description ............................................................ 69\nTable 68.  Accelerometer bandwidth configurations ................................................... 69\nTable 69.  CTRL9 register .................................................................... 70\nTable 70.  CTRL9 register description ............................................................ 70\nTable 71.  CTRL10 register ................................................................... 72\nTable 72.  CTRL10 register description ........................................................... 72\nTable 73.  CTRL_STATUS register .............................................................. 72\nTable 74.  CTRL_STATUS register description ...................................................... 72\nTable 75.  FIFO_STATUS1 register .............................................................. 73\nTable 76.  FIFO_STATUS1 register description ...................................................... 73\nTable 77.  FIFO_STATUS2 register .............................................................. 73\nTable 78.  FIFO_STATUS2 register description ...................................................... 73\nTable 79.  ALL_INT_SRC register ............................................................... 74\nTable 80.  ALL_INT_SRC register description ....................................................... 74\nTable 81.  STATUS_REG register ............................................................... 75\nTable 82.  STATUS_REG register description ....................................................... 75\nTable 83.  OUT_TEMP_L register ............................................................... 76\nTable 84.  OUT_TEMP_H register ............................................................... 76\nTable 85.  OUT_TEMP register description ......................................................... 76\nTable 86.  OUTX_L_G register ................................................................. 76\nTable 87.  OUTX_H_G register ................................................................. 76\nTable 88.  OUTX_G register description ........................................................... 76\nTable 89.  OUTY_L_G register ................................................................. 77\nTable 90.  OUTY_H_G register ................................................................. 77\nTable 91.  OUTY_G register description ........................................................... 77\nTable 92.  OUTZ_L_G register ................................................................. 77\nTable 93.  OUTZ_H_G register ................................................................. 77\nTable 94.  OUTZ_H_G register description ......................................................... 77\nTable 95.  OUTX_L_A register ................................................................. 78\nTable 96.  OUTX_H_A register ................................................................. 78\nTable 97.  OUTX_A register description ........................................................... 78\nTable 98.  OUTY_L_A register ................................................................. 78\nTable 99.  OUTY_H_A register ................................................................. 78\nTable 100.  OUTY_A register description ........................................................... 78\nTable 101.  OUTZ_L_A register ................................................................. 79\nTable 102.  OUTZ_H_A register ................................................................. 79\nTable 103.  OUTZ_A register description ........................................................... 79\nTable 104.  UI_OUTX_L_G_OIS_EIS register ....................................................... 79\nTable 105.  UI_OUTX_H_G_OIS_EIS register ....................................................... 79\nTable 106.  UI_OUTX_G_OIS_EIS register description ................................................. 79\nTable 107.  UI_OUTY_L_G_OIS_EIS register ....................................................... 80\nTable 108.  UI_OUTY_H_G_OIS_EIS register ....................................................... 80\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 181/190\nTable 109.  UI_OUTY_G_OIS_EIS register description ................................................. 80\nTable 110.  UI_OUTZ_L_G_OIS_EIS register ........................................................ 80\nTable 111.  UI_OUTZ_H_G_OIS_EIS register ....................................................... 80\nTable 112.  UI_OUTZ_G_OIS_EIS register description ................................................. 80\nTable 113.  UI_OUTX_L_A_OIS_DualC register ...................................................... 81\nTable 114.  UI_OUTX_H_A_OIS_DualC register ...................................................... 81\nTable 115.  UI_OUTX_A_OIS_DualC register description ............................................... 81\nTable 116.  UI_OUTY_L_A_OIS_DualC register ...................................................... 81\nTable 117.  UI_OUTY_H_A_OIS_DualC register ...................................................... 81\nTable 118.  UI_OUTY_A_OIS_DualC register description ............................................... 81\nTable 119.  UI_OUTZ_L_A_OIS_DualC register ...................................................... 82\nTable 120.  UI_OUTZ_H_A_OIS_DualC register ...................................................... 82\nTable 121.  UI_OUTZ_A_OIS_DualC register description ................................................ 82\nTable 122.  TIMESTAMP output registers .......................................................... 82\nTable 123.  TIMESTAMP output register description ................................................... 82\nTable 124.  UI_STATUS_REG_OIS register ......................................................... 83\nTable 125.  UI_STATUS_REG_OIS register description ................................................. 83\nTable 126.  WAKE_UP_SRC register ............................................................. 83\nTable 127.  WAKE_UP_SRC register description ..................................................... 83\nTable 128.  TAP_SRC register .................................................................. 84\nTable 129.  TAP_SRC register description .......................................................... 84\nTable 130.  D6D_SRC register .................................................................. 85\nTable 131.  D6D_SRC register description .......................................................... 85\nTable 132.  EMB_FUNC_STATUS_MAINPAGE register ................................................ 86\nTable 133.  EMB_FUNC_STATUS_MAINPAGE register description ........................................ 86\nTable 134.  FSM_STATUS_MAINPAGE register ...................................................... 86\nTable 135.  FSM_STATUS_MAINPAGE register description .............................................. 86\nTable 136.  INTERNAL_FREQ_FINE register ........................................................ 87\nTable 137.  INTERNAL_FREQ_FINE register description ................................................ 87\nTable 138.  ODR coeff values .................................................................... 87\nTable 139.  FUNCTIONS_ENABLE register ......................................................... 88\nTable 140.  FUNCTIONS_ENABLE register description ................................................. 88\nTable 141.  DEN register ...................................................................... 89\nTable 142.  DEN register description .............................................................. 89\nTable 143.  Trigger mode selection ............................................................... 89\nTable 144.  INACTIVITY_DUR register ............................................................ 90\nTable 145.  INACTIVITY_DUR register description .................................................... 90\nTable 146.  INACTIVITY_THS register ............................................................ 90\nTable 147.  INACTIVITY_THS register description .................................................... 90\nTable 148.  TAP_CFG0 register ................................................................. 91\nTable 149.  TAP_CFG0 register description ......................................................... 91\nTable 150.  TAP_CFG1 register ................................................................. 92\nTable 151.  TAP_CFG1 register description ......................................................... 92\nTable 152.  TAP priority decoding ................................................................ 92\nTable 153.  TAP_CFG2 register ................................................................. 92\nTable 154.  TAP_CFG2 register description ......................................................... 92\nTable 155.  TAP_THS_6D register ............................................................... 93\nTable 156.  TAP_THS_6D register description ....................................................... 93\nTable 157.  Threshold for D4D/D6D function ........................................................ 93\nTable 158.  TAP_DUR register .................................................................. 94\nTable 159.  TAP_DUR register description .......................................................... 94\nTable 160.  WAKE_UP_THS register .............................................................. 94\nTable 161.  WAKE_UP_THS register description ..................................................... 94\nTable 162.  WAKE_UP_DUR register ............................................................. 95\nTable 163.  WAKE_UP_DUR register description ..................................................... 95\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 182/190\nTable 164.  FREE_FALL register ................................................................ 95\nTable 165.  FREE_FALL register description ........................................................ 95\nTable 166.  Threshold for free-fall function .......................................................... 95\nTable 167.  MD1_CFG register .................................................................. 96\nTable 168.  MD1_CFG register description .......................................................... 96\nTable 169.  MD2_CFG register .................................................................. 97\nTable 170.  MD2_CFG register description .......................................................... 97\nTable 171.  HAODR_CFG register ............................................................... 97\nTable 172.  HAODR_CFG register description ....................................................... 97\nTable 173.  EMB_FUNC_CFG register ............................................................ 98\nTable 174.  EMB_FUNC_CFG register description .................................................... 98\nTable 175.  UI_HANDSHAKE_CTRL register ........................................................ 98\nTable 176.  UI_HANDSHAKE_CTRL register description ................................................ 98\nTable 177.  UI_SPI2_SHARED_0 register .......................................................... 99\nTable 178.  UI_SPI2_SHARED_0 register description .................................................. 99\nTable 179.  UI_SPI2_SHARED_1 register .......................................................... 99\nTable 180.  UI_SPI2_SHARED_1 register description .................................................. 99\nTable 181.  UI_SPI2_SHARED_2 register .......................................................... 99\nTable 182.  UI_SPI2_SHARED_2 register description .................................................. 99\nTable 183.  UI_SPI2_SHARED_3 register ......................................................... 100\nTable 184.  UI_SPI2_SHARED_3 register description ................................................. 100\nTable 185.  UI_SPI2_SHARED_4 register ......................................................... 100\nTable 186.  UI_SPI2_SHARED_4 register description ................................................. 100\nTable 187.  UI_SPI2_SHARED_5 register ......................................................... 100\nTable 188.  UI_SPI2_SHARED_5 register description ................................................. 100\nTable 189.  CTRL_EIS register ................................................................. 101\nTable 190.  CTRL_EIS register description ......................................................... 101\nTable 191.  Gyroscope EIS chain digital LPF_EIS filter bandwidth selection .................................. 101\nTable 192.  UI_INT_OIS register ................................................................ 102\nTable 193.  UI_INT_OIS register description ........................................................ 102\nTable 194.  UI_CTRL1_OIS register ............................................................. 103\nTable 195.  UI_CTRL1_OIS register description ..................................................... 103\nTable 196.  UI_CTRL2_OIS register ............................................................. 104\nTable 197.  UI_CTRL2_OIS register description ..................................................... 104\nTable 198.  Gyroscope OIS chain digital LPF1 filter bandwidth selection .................................... 104\nTable 199.  UI_CTRL3_OIS register ............................................................. 105\nTable 200.  UI_CTRL3_OIS register description ..................................................... 105\nTable 201.  Accelerometer OIS channel bandwidth and phase ........................................... 105\nTable 202.  X_OFS_USR register ............................................................... 106\nTable 203.  X_OFS_USR register description ....................................................... 106\nTable 204.  Y_OFS_USR register ............................................................... 106\nTable 205.  Y_OFS_USR register description ....................................................... 106\nTable 206.  Z_OFS_USR register ............................................................... 106\nTable 207.  Z_OFS_USR register description ....................................................... 106\nTable 208.  FIFO_DATA_OUT_TAG register ........................................................ 107\nTable 209.  FIFO_DATA_OUT_TAG register description ............................................... 107\nTable 210.  FIFO tag ........................................................................ 107\nTable 211.  FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers ................................... 108\nTable 212.  FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description ........................... 108\nTable 213.  FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers ................................... 108\nTable 214.  FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description ........................... 108\nTable 215.  FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers ................................... 108\nTable 216.  FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description ............................ 108\nTable 217.  SPI2 register address map ........................................................... 109\nTable 218.  SPI2_WhoAmI register ............................................................... 110\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 183/190\nTable 219.  SPI2_STATUS_REG_OIS register ....................................................... 110\nTable 220.  SPI2_STATUS_REG_OIS description ..................................................... 110\nTable 221.  SPI2_OUT_TEMP_L register ........................................................... 110\nTable 222.  SPI2_OUT_TEMP_H register .......................................................... 110\nTable 223.  SPI2_OUT_TEMP register description .................................................... 110\nTable 224.  SPI2_OUTX_L_G_OIS register ......................................................... 111\nTable 225.  SPI2_OUTX_H_G_OIS register ......................................................... 111\nTable 226.  SPI2_OUTX_H_G_OIS register description ................................................. 111\nTable 227.  SPI2_OUTY_L_G_OIS register ......................................................... 111\nTable 228.  SPI2_OUTY_H_G_OIS register ......................................................... 111\nTable 229.  SPI2_OUTY_H_G_OIS register description ................................................. 111\nTable 230.  SPI2_OUTZ_L_G_OIS register ......................................................... 112\nTable 231.  SPI2_OUTZ_H_G_OIS register ......................................................... 112\nTable 232.  SPI2_OUTZ_H_G_OIS register description ................................................. 112\nTable 233.  SPI2_OUTX_L_A_OIS register ......................................................... 112\nTable 234.  SPI2_OUTX_H_A_OIS register ......................................................... 112\nTable 235.  SPI2_OUTX_H_A_OIS register description ................................................. 112\nTable 236.  SPI2_OUTY_L_A_OIS register ......................................................... 113\nTable 237.  SPI2_OUTY_H_A_OIS register ......................................................... 113\nTable 238.  SPI2_OUTY_H_A_OIS register description ................................................. 113\nTable 239.  SPI2_OUTZ_L_A_OIS register ......................................................... 113\nTable 240.  SPI2_OUTZ_H_A_OIS register ......................................................... 113\nTable 241.  SPI2_OUTZ_H_A_OIS register description ................................................. 113\nTable 242.  SPI2_HANDSHAKE_CTRL register ...................................................... 113\nTable 243.  SPI2_HANDSHAKE_CTRL register description .............................................. 113\nTable 244.  SPI2_INT_OIS register ............................................................... 114\nTable 245.  SPI2_INT_OIS register description ....................................................... 114\nTable 246.  SPI2_CTRL1_OIS register ............................................................ 115\nTable 247.  SPI2_CTRL1_OIS register description .................................................... 115\nTable 248.  SPI2_CTRL2_OIS register ............................................................ 116\nTable 249.  SPI2_CTRL2_OIS register description .................................................... 116\nTable 250.  Gyroscope OIS chain digital LPF1 filter bandwidth selection ..................................... 116\nTable 251.  SPI2_CTRL3_OIS register ............................................................ 117\nTable 252.  SPI2_CTRL3_OIS register description .................................................... 117\nTable 253.  Accelerometer OIS channel bandwidth and phase ............................................ 117\nTable 254.  Register address map - embedded functions ................................................ 118\nTable 255.  PAGE_SEL register ................................................................ 120\nTable 256.  PAGE_SEL register description ........................................................ 120\nTable 257.  EMB_FUNC_EN_A register ........................................................... 120\nTable 258.  EMB_FUNC_EN_A register description .................................................. 120\nTable 259.  EMB_FUNC_EN_B register ........................................................... 121\nTable 260.  EMB_FUNC_EN_B register description .................................................. 121\nTable 261.  EMB_FUNC_EXEC_STATUS register ................................................... 121\nTable 262.  EMB_FUNC_EXEC_STATUS register description ........................................... 121\nTable 263.  PAGE_ADDRESS register ........................................................... 122\nTable 264.  PAGE_ADDRESS register description ................................................... 122\nTable 265.  PAGE_VALUE register .............................................................. 122\nTable 266.  PAGE_VALUE register description ...................................................... 122\nTable 267.  EMB_FUNC_INT1 register ........................................................... 122\nTable 268.  EMB_FUNC_INT1 register description ................................................... 122\nTable 269.  FSM_INT1 register ................................................................. 123\nTable 270.  FSM_INT1 register description ........................................................ 123\nTable 271.  EMB_FUNC_INT2 register ........................................................... 124\nTable 272.  EMB_FUNC_INT2 register description ................................................... 124\nTable 273.  FSM_INT2 register ................................................................. 125\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 184/190\nTable 274.  FSM_INT2 register description ........................................................ 125\nTable 275.  EMB_FUNC_STATUS register ......................................................... 125\nTable 276.  EMB_FUNC_STATUS register description ................................................. 125\nTable 277.  FSM_STATUS register .............................................................. 126\nTable 278.  FSM_STATUS register description ...................................................... 126\nTable 279.  PAGE_RW register ................................................................ 126\nTable 280.  PAGE_RW register description ........................................................ 126\nTable 281.  EMB_FUNC_FIFO_EN_A register ...................................................... 127\nTable 282.  EMB_FUNC_FIFO_EN_A register description .............................................. 127\nTable 283.  FSM_ENABLE register .............................................................. 127\nTable 284.  FSM_ENABLE register description ...................................................... 127\nTable 285.  FSM_LONG_COUNTER_L register ..................................................... 128\nTable 286.  FSM_LONG_COUNTER_L register description ............................................. 128\nTable 287.  FSM_LONG_COUNTER_H register ..................................................... 128\nTable 288.  FSM_LONG_COUNTER_H register description ............................................. 128\nTable 289.  INT_ACK_MASK register ............................................................ 129\nTable 290.  INT_ACK_MASK register description .................................................... 129\nTable 291.  FSM_OUTS1 register ............................................................... 130\nTable 292.  FSM_OUTS1 register description ....................................................... 130\nTable 293.  FSM_OUTS2 register ............................................................... 130\nTable 294.  FSM_OUTS2 register description ....................................................... 130\nTable 295.  FSM_OUTS3 register ............................................................... 131\nTable 296.  FSM_OUTS3 register description ....................................................... 131\nTable 297.  FSM_OUTS4 register ............................................................... 131\nTable 298.  FSM_OUTS4 register description ....................................................... 131\nTable 299.  FSM_OUTS5 register ............................................................... 132\nTable 300.  FSM_OUTS5 register description ....................................................... 132\nTable 301.  FSM_OUTS6 register ............................................................... 132\nTable 302.  FSM_OUTS6 register description ....................................................... 132\nTable 303.  FSM_OUTS7 register ............................................................... 133\nTable 304.  FSM_OUTS7 register description ....................................................... 133\nTable 305.  FSM_OUTS8 register ............................................................... 133\nTable 306.  FSM_OUTS8 register description ....................................................... 133\nTable 307.  SFLP_ODR register ................................................................ 134\nTable 308.  SFLP_ODR register description ........................................................ 134\nTable 309.  FSM_ODR register ................................................................. 135\nTable 310.  FSM_ODR register description ........................................................ 135\nTable 311.  STEP_COUNTER_L register .......................................................... 135\nTable 312.  STEP_COUNTER_L register description .................................................. 135\nTable 313.  STEP_COUNTER_H register ......................................................... 135\nTable 314.  STEP_COUNTER_H register description ................................................. 135\nTable 315.  EMB_FUNC_SRC register ........................................................... 136\nTable 316.  EMB_FUNC_SRC register description ................................................... 136\nTable 317.  EMB_FUNC_INIT_A register .......................................................... 137\nTable 318.  EMB_FUNC_INIT_A register description .................................................. 137\nTable 319.  EMB_FUNC_INIT_B register .......................................................... 137\nTable 320.  EMB_FUNC_INIT_B register description .................................................. 137\nTable 321.  Register address map - embedded advanced features page 0 ................................... 138\nTable 322.  Register address map - embedded advanced features page 1 ................................... 139\nTable 323.  Register address map - embedded advanced features page 2 ................................... 139\nTable 324.  SFLP_GAME_GBIASX_L register ...................................................... 141\nTable 325.  SFLP_GAME_GBIASX_L register description .............................................. 141\nTable 326.  SFLP_GAME_GBIASX_H register ...................................................... 141\nTable 327.  SFLP_GAME_GBIASX_H register description .............................................. 141\nTable 328.  SFLP_GAME_GBIASY_L register ...................................................... 141\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 185/190\nTable 329.  SFLP_GAME_GBIASY_L register description .............................................. 141\nTable 330.  SFLP_GAME_GBIASY_H register ...................................................... 141\nTable 331.  SFLP_GAME_GBIASY_H register description .............................................. 141\nTable 332.  SFLP_GAME_GBIASZ_L register ...................................................... 142\nTable 333.  SFLP_GAME_GBIASZ_L register description .............................................. 142\nTable 334.  SFLP_GAME_GBIASZ_H register ...................................................... 142\nTable 335.  SFLP_GAME_GBIASZ_H register description .............................................. 142\nTable 336.  FSM_EXT_SENSITIVITY_L register ..................................................... 142\nTable 337.  FSM_EXT_SENSITIVITY_L register description ............................................ 142\nTable 338.  FSM_EXT_SENSITIVITY_H register .................................................... 142\nTable 339.  FSM_EXT_SENSITIVITY_H register description ............................................ 142\nTable 340.  FSM_EXT_OFFX_L register .......................................................... 143\nTable 341.  FSM_EXT_OFFX_L register description .................................................. 143\nTable 342.  FSM_EXT_OFFX_H register .......................................................... 143\nTable 343.  FSM_EXT_OFFX_H register description .................................................. 143\nTable 344.  FSM_EXT_OFFY_L register .......................................................... 143\nTable 345.  FSM_EXT_OFFY_L register description .................................................. 143\nTable 346.  FSM_EXT_OFFY_H register .......................................................... 143\nTable 347.  FSM_EXT_OFFY_H register description .................................................. 143\nTable 348.  FSM_EXT_OFFZ_L register .......................................................... 144\nTable 349.  FSM_EXT_OFFZ_L register description .................................................. 144\nTable 350.  FSM_EXT_OFFZ_H register .......................................................... 144\nTable 351.  FSM_EXT_OFFZ_H register description .................................................. 144\nTable 352.  FSM_EXT_MATRIX_XX_L register ..................................................... 144\nTable 353.  FSM_EXT_MATRIX_XX_L register description ............................................. 144\nTable 354.  FSM_EXT_MATRIX_XX_H register ..................................................... 144\nTable 355.  FSM_EXT_MATRIX_XX_H register description ............................................. 144\nTable 356.  FSM_EXT_MATRIX_XY_L register ..................................................... 145\nTable 357.  FSM_EXT_MATRIX_XY_L register description ............................................. 145\nTable 358.  FSM_EXT_MATRIX_XY_H register ..................................................... 145\nTable 359.  FSM_EXT_MATRIX_XY_H register description ............................................. 145\nTable 360.  FSM_EXT_MATRIX_XZ_L register ...................................................... 145\nTable 361.  FSM_EXT_MATRIX_XZ_L register description ............................................. 145\nTable 362.  FSM_EXT_MATRIX_XZ_H register ..................................................... 145\nTable 363.  FSM_EXT_MATRIX_XZ_H register description ............................................. 145\nTable 364.  FSM_EXT_MATRIX_YY_L register ..................................................... 146\nTable 365.  FSM_EXT_MATRIX_YY_L register description ............................................. 146\nTable 366.  FSM_EXT_MATRIX_YY_H register ..................................................... 146\nTable 367.  FSM_EXT_MATRIX_YY_H register description ............................................. 146\nTable 368.  FSM_EXT_MATRIX_YZ_L register ...................................................... 146\nTable 369.  FSM_EXT_MATRIX_YZ_L register description ............................................. 146\nTable 370.  FSM_EXT_MATRIX_YZ_H register ..................................................... 146\nTable 371.  FSM_EXT_MATRIX_YZ_H register description ............................................. 146\nTable 372.  FSM_EXT_MATRIX_ZZ_L register ...................................................... 147\nTable 373.  FSM_EXT_MATRIX_ZZ_L register description ............................................. 147\nTable 374.  FSM_EXT_MATRIX_ZZ_H register ..................................................... 147\nTable 375.  FSM_EXT_MATRIX_ZZ_H register description ............................................. 147\nTable 376.  EXT_CFG_A register ............................................................... 148\nTable 377.  EXT_CFG_A description ............................................................. 148\nTable 378.  EXT_CFG_B register ............................................................... 148\nTable 379.  EXT_CFG_B description ............................................................. 148\nTable 380.  FSM_LC_TIMEOUT_L register ........................................................ 149\nTable 381.  FSM_LC_TIMEOUT_L register description ................................................ 149\nTable 382.  FSM_LC_TIMEOUT_H register ........................................................ 149\nTable 383.  FSM_LC_TIMEOUT_H register description ................................................ 149\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 186/190\nTable 384.  FSM_PROGRAMS register ........................................................... 149\nTable 385.  FSM_PROGRAMS register description ................................................... 149\nTable 386.  FSM_START_ADD_L register ......................................................... 150\nTable 387.  FSM_START_ADD_L register description ................................................. 150\nTable 388.  FSM_START_ADD_H register ......................................................... 150\nTable 389.  FSM_START_ADD_H register description ................................................. 150\nTable 390.  PEDO_CMD_REG register ........................................................... 150\nTable 391.  PEDO_CMD_REG register description ................................................... 150\nTable 392.  PEDO_DEB_STEPS_CONF register .................................................... 151\nTable 393.  PEDO_DEB_STEPS_CONF register description ............................................ 151\nTable 394.  PEDO_SC_DELTAT_L register ........................................................ 151\nTable 395.  PEDO_SC_DELTAT_H register ........................................................ 151\nTable 396.  PEDO_SC_DELTAT_H/L register description ............................................... 151\nTable 397.  EXT_FORMAT register .............................................................. 152\nTable 398.  EXT_FORMAT register description ...................................................... 152\nTable 399.  EXT_3BYTE_SENSITIVITY_L register ................................................... 152\nTable 400.  EXT_3BYTE_SENSITIVITY_L register description ........................................... 152\nTable 401.  EXT_3BYTE_SENSITIVITY_H register ................................................... 152\nTable 402.  EXT_3BYTE_SENSITIVITY_H register description ........................................... 152\nTable 403.  EXT_3BYTE_OFFSET_XL register ..................................................... 153\nTable 404.  EXT_3BYTE_OFFSET_XL register description ............................................. 153\nTable 405.  EXT_3BYTE_OFFSET_L register ...................................................... 153\nTable 406.  EXT_3BYTE_OFFSET_L register description .............................................. 153\nTable 407.  EXT_3BYTE_OFFSET_H register ...................................................... 153\nTable 408.  EXT_3BYTE_OFFSET_H register description .............................................. 153\nTable 409.  Register address map - sensor hub registers ............................................... 154\nTable 410.  SENSOR_HUB_1 register ............................................................ 155\nTable 411.  SENSOR_HUB_1 register description ................................................... 155\nTable 412.  SENSOR_HUB_2 register ............................................................ 155\nTable 413.  SENSOR_HUB_2 register description ................................................... 155\nTable 414.  SENSOR_HUB_3 register ............................................................ 155\nTable 415.  SENSOR_HUB_3 register description ................................................... 155\nTable 416.  SENSOR_HUB_4 register ............................................................ 156\nTable 417.  SENSOR_HUB_4 register description ................................................... 156\nTable 418.  SENSOR_HUB_5 register ............................................................ 156\nTable 419.  SENSOR_HUB_5 register description ................................................... 156\nTable 420.  SENSOR_HUB_6 register ............................................................ 156\nTable 421.  SENSOR_HUB_6 register description ................................................... 156\nTable 422.  SENSOR_HUB_7 register ............................................................ 157\nTable 423.  SENSOR_HUB_7 register description ................................................... 157\nTable 424.  SENSOR_HUB_8 register ............................................................ 157\nTable 425.  SENSOR_HUB_8 register description ................................................... 157\nTable 426.  SENSOR_HUB_9 register ............................................................ 157\nTable 427.  SENSOR_HUB_9 register description ................................................... 157\nTable 428.  SENSOR_HUB_10 register ........................................................... 158\nTable 429.  SENSOR_HUB_10 register description ................................................... 158\nTable 430.  SENSOR_HUB_11 register ........................................................... 158\nTable 431.  SENSOR_HUB_11 register description ................................................... 158\nTable 432.  SENSOR_HUB_12 register ........................................................... 158\nTable 433.  SENSOR_HUB_12 register description ................................................... 158\nTable 434.  SENSOR_HUB_13 register ........................................................... 159\nTable 435.  SENSOR_HUB_13 register description ................................................... 159\nTable 436.  SENSOR_HUB_14 register ........................................................... 159\nTable 437.  SENSOR_HUB_14 register description ................................................... 159\nTable 438.  SENSOR_HUB_15 register ........................................................... 159\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 187/190\nTable 439.  SENSOR_HUB_15 register description ................................................... 159\nTable 440.  SENSOR_HUB_16 register ........................................................... 160\nTable 441.  SENSOR_HUB_16 register description ................................................... 160\nTable 442.  SENSOR_HUB_17 register ........................................................... 160\nTable 443.  SENSOR_HUB_17 register description ................................................... 160\nTable 444.  SENSOR_HUB_17 register ........................................................... 160\nTable 445.  SENSOR_HUB_17 register description ................................................... 160\nTable 446.  MASTER_CONFIG register ........................................................... 161\nTable 447.  MASTER_CONFIG register description .................................................. 161\nTable 448.  SLV0_ADD register ................................................................ 162\nTable 449.  SLV_ADD register description ......................................................... 162\nTable 450.  SLV0_SUBADD register ............................................................. 162\nTable 451.  SLV0_SUBADD register description ..................................................... 162\nTable 452.  SLV0_CONFIG register ............................................................. 162\nTable 453.  SLV0_CONFIG register description ..................................................... 162\nTable 454.  SLV1_ADD register ................................................................ 163\nTable 455.  SLV1_ADD register description ........................................................ 163\nTable 456.  SLV1_SUBADD register ............................................................. 163\nTable 457.  SLV1_SUBADD register description ..................................................... 163\nTable 458.  SLV1_CONFIG register ............................................................. 163\nTable 459.  SLV1_CONFIG register description ..................................................... 163\nTable 460.  SLV2_ADD register ................................................................ 164\nTable 461.  SLV2_ADD register description ........................................................ 164\nTable 462.  SLV2_SUBADD register ............................................................. 164\nTable 463.  SLV2_SUBADD register description ..................................................... 164\nTable 464.  SLV2_CONFIG register ............................................................. 164\nTable 465.  SLV2_CONFIG register description ..................................................... 164\nTable 466.  SLV3_ADD register ................................................................ 165\nTable 467.  SLV3_ADD register description ........................................................ 165\nTable 468.  SLV3_SUBADD register ............................................................. 165\nTable 469.  SLV3_SUBADD register description ..................................................... 165\nTable 470.  SLV3_CONFIG register ............................................................. 165\nTable 471.  SLV3_CONFIG register description ..................................................... 165\nTable 472.  DATAWRITE_SLV0 register ........................................................... 166\nTable 473.  DATAWRITE_SLV0 register description .................................................. 166\nTable 474.  STATUS_MASTER register ........................................................... 166\nTable 475.  STATUS_MASTER register description ................................................... 166\nTable 476.  Reel dimensions for carrier tape of LGA-14 package ......................................... 170\nTable 477.  Document revision history ............................................................ 171\nLSM6DSV\nList of tables\nDS13476  - Rev 4 page 188/190\nList of figures\nFigure 1.  Four-stage pedometer algorithm ........................................................ 5\nFigure 2.  Generic state machine ............................................................... 6\nFigure 3.  State machine in the LSM6DSV ........................................................ 6\nFigure 4.  Pin connections ................................................................... 8\nFigure 5.  LSM6DSV connection modes .......................................................... 9\nFigure 6.  SPI slave timing in mode 0 ........................................................... 15\nFigure 7.  SPI slave timing in mode 3 ........................................................... 16\nFigure 8.  I²C slave timing diagram ............................................................ 17\nFigure 9.  Read and write protocol (in mode 3) .................................................... 23\nFigure 10.  SPI read protocol (in mode 3) ......................................................... 24\nFigure 11.  Multiple byte SPI read protocol (2-byte example) (in mode 3) ................................... 24\nFigure 12.  SPI write protocol (in mode 3) ......................................................... 25\nFigure 13.  Multiple byte SPI write protocol (2-byte example) (in mode 3) ................................... 25\nFigure 14.  SPI read protocol in 3-wire mode (in mode 3) .............................................. 25\nFigure 15.  Single-channel mode (XL_DualC_EN = 0) ................................................ 31\nFigure 16.  Dual-channel mode (XL_DualC_EN = 1) ................................................. 31\nFigure 17.  Block diagram of filters ............................................................. 33\nFigure 18.  Accelerometer UI chain ............................................................. 34\nFigure 19.  Accelerometer composite filter ........................................................ 34\nFigure 20.  Accelerometer chain with mode 3 enabled ................................................ 35\nFigure 21.  Gyroscope digital chain - mode 1 (UI/EIS) and mode 2 ....................................... 36\nFigure 22.  Gyroscope digital chain - mode 3 (OIS) .................................................. 37\nFigure 23.  LSM6DSV supports UI, enhanced EIS, and OIS processing simultaneously ......................... 38\nFigure 24.  Gyroscope enhanced EIS and UI block diagram ............................................ 38\nFigure 25.  Auxiliary SPI full control ............................................................. 40\nFigure 26.  OIS Primary interface full control ....................................................... 41\nFigure 27.  LSM6DSV electrical connections in mode 1 ............................................... 45\nFigure 28.  LSM6DSV electrical connections in mode 2 ............................................... 46\nFigure 29.  LSM6DSV electrical connections in mode 3 (auxiliary 3/4-wire SPI) ............................... 47\nFigure 30.  Accelerometer block diagram ......................................................... 71\nFigure 31.  LGA-14L 2.5 x 3.0 x 0.86 mm package outline and mechanical data ............................. 168\nFigure 32.  Carrier tape information for LGA-14 package ............................................. 169\nFigure 33.  LGA-14 package orientation in carrier tape ............................................... 169\nFigure 34.  Reel information for carrier tape of LGA-14 package ........................................ 170\nLSM6DSV\nList of figures\nDS13476  - Rev 4 page 189/190\nIMPORTANT NOTICE – READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST\nproducts and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST\nproducts are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of\npurchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks . All other product or service names\nare the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2023 STMicroelectronics – All rights reserved\nLSM6DSV\nDS13476  - Rev 4 page 190/190\n'}]
!==============================================================================!
### LSM6DSVTR - Technical Summary

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Analog Supply Voltage: 1.71 V to 3.6 V
  - Independent IO Supply: 1.08 V to 3.6 V
- **Current Ratings**: 
  - Power Consumption: 0.65 mA in combo high-performance mode
  - Accelerometer Current Consumption: 
    - High-performance mode: 190 µA
    - Normal mode: 100 µA
    - Low-power modes: 4.2 µA (LPM1), 4.0 µA (LPM2), 17 µA (LPM3)
- **Power Consumption**: 0.65 mA in high-performance mode
- **Operating Temperature Range**: -40 °C to +85 °C
- **Package Type**: LGA-14L (2.5 mm x 3 mm x 0.83 mm)
- **Moisture Sensitive Level**: MSL 3 (JEDEC J-STD-020E)
- **Special Features**: 
  - Triple-channel architecture for UI, EIS, and OIS data processing
  - Smart FIFO up to 4.5 KB
  - Android compliant
  - Advanced pedometer, step detector, and step counter
  - Significant motion detection, tilt detection
  - Embedded sensor fusion low-power algorithm
  - Configurable OIS and EIS channels

#### Description:
The **LSM6DSV** is a high-performance, low-noise, low-power 6-axis inertial measurement unit (IMU) that integrates a 3-axis digital accelerometer and a 3-axis digital gyroscope. It features a triple-channel architecture designed for processing acceleration and angular rate data across three separate channels: user interface (UI), optical image stabilization (OIS), and electronic image stabilization (EIS). The device supports advanced features such as adaptive self-configuration, finite state machine processing, and embedded sensor fusion algorithms, making it suitable for various applications.

#### Typical Applications:
- **Motion Tracking and Gesture Detection**: Used in augmented reality (AR), virtual reality (VR), and mixed reality (MR) applications.
- **Wearables**: Ideal for fitness trackers and smartwatches that require accurate motion sensing.
- **Indoor Navigation**: Enhances location tracking in environments where GPS signals are weak.
- **IoT and Connected Devices**: Integrates into smart home devices for improved user interaction.
- **Smartphones and Handheld Devices**: Enhances user experience through motion-based controls and features.
- **Camera Applications**: Supports EIS and OIS for improved image stabilization and quality.
- **Vibration Monitoring and Compensation**: Used in industrial applications to monitor and mitigate vibrations.

This summary encapsulates the essential specifications and applications of the LSM6DSVTR component, providing a clear understanding of its capabilities and use cases.