
G431_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .startup      00000084  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   0000069c  08000800  08000800  00010800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00008e64  08001000  08001000  00011000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00001590  08009e68  08009e68  00019e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0800b3f8  0800b3f8  000201e0  2**0
                  CONTENTS
  6 .ARM          00000008  0800b3f8  0800b3f8  0001b3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0800b400  0800b400  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0800b400  0800b400  0001b400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0800b404  0800b404  0001b404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001e0  20000000  0800b408  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000990  200001e0  0800b5e8  000201e0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000b70  0800b5e8  00020b70  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002dced  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000521a  00000000  00000000  0004defd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    0001aedd  00000000  00000000  00053117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001790  00000000  00000000  0006dff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00001a68  00000000  00000000  0006f788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00026ada  00000000  00000000  000711f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002a0ae  00000000  00000000  00097cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000ecf47  00000000  00000000  000c1d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000053  00000000  00000000  001aecbf  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00004ff0  00000000  00000000  001aed14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .startup:

080001d8 <Delay_us>:
	.set LOOP_ITERATION_FOR_1US, 56
.section .startup
.global Delay_us
Delay_us:
	/*R0 : duration in us*/
	LDR R1,=LOOP_ITERATION_FOR_1US
 80001d8:	f04f 0138 	mov.w	r1, #56	; 0x38
	MUL R2, R0, R1	/*R2 : nb iteration*/
 80001dc:	fb00 f201 	mul.w	r2, r0, r1

080001e0 <delay_us_loop>:
	delay_us_loop:
		SUBS R2, #1
 80001e0:	3a01      	subs	r2, #1
		BNE delay_us_loop
 80001e2:	d1fd      	bne.n	80001e0 <delay_us_loop>
	BX LR
 80001e4:	4770      	bx	lr
	...

080001e8 <Reset_Handler>:
  ldr   r0, =_estack
 80001e8:	4814      	ldr	r0, [pc, #80]	; (800023c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80001ea:	4685      	mov	sp, r0
  	mov r0, #0		//version of toaster. (0 for student codes, >0 for toaster software!)
 80001ec:	f04f 0000 	mov.w	r0, #0
 	bl bootloader			/* Pour activer le bootloader : dï¿½commenter cette ligne */
 80001f0:	f000 fb06 	bl	8000800 <bootloader>
    bl  SystemInit
 80001f4:	f002 fba6 	bl	8002944 <SystemInit>
  ldr r0, =_sdata
 80001f8:	4811      	ldr	r0, [pc, #68]	; (8000240 <LoopForever+0x8>)
  ldr r1, =_edata
 80001fa:	4912      	ldr	r1, [pc, #72]	; (8000244 <LoopForever+0xc>)
  ldr r2, =_sidata
 80001fc:	4a12      	ldr	r2, [pc, #72]	; (8000248 <LoopForever+0x10>)
  movs r3, #0
 80001fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000200:	e002      	b.n	8000208 <LoopCopyDataInit>

08000202 <CopyDataInit>:
  ldr r4, [r2, r3]
 8000202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000206:	3304      	adds	r3, #4

08000208 <LoopCopyDataInit>:
  adds r4, r0, r3
 8000208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800020a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800020c:	d3f9      	bcc.n	8000202 <CopyDataInit>
  ldr r2, =_sbss
 800020e:	4a0f      	ldr	r2, [pc, #60]	; (800024c <LoopForever+0x14>)
  ldr r4, =_ebss
 8000210:	4c0f      	ldr	r4, [pc, #60]	; (8000250 <LoopForever+0x18>)
  movs r3, #0
 8000212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000214:	e001      	b.n	800021a <LoopFillZerobss>

08000216 <FillZerobss>:
  str  r3, [r2]
 8000216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000218:	3204      	adds	r2, #4

0800021a <LoopFillZerobss>:
  cmp r2, r4
 800021a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800021c:	d3fb      	bcc.n	8000216 <FillZerobss>
    bl __libc_init_array
 800021e:	f006 fd0f 	bl	8006c40 <__libc_init_array>
    ldr r3, =0x55555555
 8000222:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8000226:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = __Stack_Init
 800022a:	4a0a      	ldr	r2, [pc, #40]	; (8000254 <LoopForever+0x1c>)

0800022c <LoopPaintStack>:
	str r3, [ip], #-4
 800022c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8000230:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8000232:	d1fb      	bne.n	800022c <LoopPaintStack>
	bl	main
 8000234:	f001 fff2 	bl	800221c <main>

08000238 <LoopForever>:
    b LoopForever
 8000238:	e7fe      	b.n	8000238 <LoopForever>
 800023a:	0000      	.short	0x0000
  ldr   r0, =_estack
 800023c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000244:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8000248:	0800b408 	.word	0x0800b408
  ldr r2, =_sbss
 800024c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8000250:	20000b70 	.word	0x20000b70
  ldr r2, = __Stack_Init
 8000254:	20007c00 	.word	0x20007c00

08000258 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.startup.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000258:	e7fe      	b.n	8000258 <COMP1_2_3_IRQHandler>
	...

Disassembly of section .bootloader:

08000800 <bootloader>:
bl_func void TOASTER_ask_for_packet(uint8_t packet_number);
bl_func void msgToUART(msg_t * msg);

//seule fonction publique de ce fichier !
__attribute__((section(".bootloader.begin"))) void bootloader(uint32_t version_of_toaster)
{
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8000806:	b088      	sub	sp, #32
 8000808:	4604      	mov	r4, r0
	//return;
	RCC->AHB1ENR |= RCC_AHB1ENR_FLASHEN;
 800080a:	4b8f      	ldr	r3, [pc, #572]	; (8000a48 <bootloader+0x248>)
 800080c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800080e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000812:	649a      	str	r2, [r3, #72]	; 0x48
	RCC->APB2ENR = 1;
 8000814:	2201      	movs	r2, #1
 8000816:	661a      	str	r2, [r3, #96]	; 0x60
	RCC->APB1ENR1 |= 1<<28;
 8000818:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800081a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800081e:	659a      	str	r2, [r3, #88]	; 0x58
	RCC->ICSCR = 0x40950000;
 8000820:	4a8a      	ldr	r2, [pc, #552]	; (8000a4c <bootloader+0x24c>)
 8000822:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = 0x10005532;
 8000824:	4a8a      	ldr	r2, [pc, #552]	; (8000a50 <bootloader+0x250>)
 8000826:	60da      	str	r2, [r3, #12]
    RCC->CR = 0x03000500;
 8000828:	4a8a      	ldr	r2, [pc, #552]	; (8000a54 <bootloader+0x254>)
 800082a:	601a      	str	r2, [r3, #0]
    RCC->PLLCFGR = 0x11005532;
 800082c:	4a8a      	ldr	r2, [pc, #552]	; (8000a58 <bootloader+0x258>)
 800082e:	60da      	str	r2, [r3, #12]
    while ((RCC->CR & RCC_CR_PLLRDY) == 0U);
 8000830:	4b85      	ldr	r3, [pc, #532]	; (8000a48 <bootloader+0x248>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000838:	d0fa      	beq.n	8000830 <bootloader+0x30>
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_LATENCY_4);
 800083a:	4a88      	ldr	r2, [pc, #544]	; (8000a5c <bootloader+0x25c>)
 800083c:	6813      	ldr	r3, [r2, #0]
 800083e:	f023 030f 	bic.w	r3, r3, #15
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6013      	str	r3, [r2, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000848:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 800084c:	6893      	ldr	r3, [r2, #8]
 800084e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000852:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000856:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, 0x03);
 8000858:	6893      	ldr	r3, [r2, #8]
 800085a:	f043 0303 	orr.w	r3, r3, #3
 800085e:	6093      	str	r3, [r2, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (0x03 << RCC_CFGR_SWS_Pos));
 8000860:	4b79      	ldr	r3, [pc, #484]	; (8000a48 <bootloader+0x248>)
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	f003 030c 	and.w	r3, r3, #12
 8000868:	2b0c      	cmp	r3, #12
 800086a:	d1f9      	bne.n	8000860 <bootloader+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800086c:	4b76      	ldr	r3, [pc, #472]	; (8000a48 <bootloader+0x248>)
 800086e:	689a      	ldr	r2, [r3, #8]
 8000870:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000874:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8000876:	689a      	ldr	r2, [r3, #8]
 8000878:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800087c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000880:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, 0x00);
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000888:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, 0x00);
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000890:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((0x00) << 3U));
 8000892:	689a      	ldr	r2, [r3, #8]
 8000894:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8000898:	609a      	str	r2, [r3, #8]

    SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK ON
 800089a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800089c:	f042 0201 	orr.w	r2, r2, #1
 80008a0:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USART1_CONFIG(0);
 80008a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80008a6:	f022 0203 	bic.w	r2, r2, #3
 80008aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    GPIOA->AFR[1]=0x0770;
 80008ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008b2:	f44f 61ee 	mov.w	r1, #1904	; 0x770
 80008b6:	6251      	str	r1, [r2, #36]	; 0x24
    GPIOA->MODER=0xABEBFFFF;
 80008b8:	4969      	ldr	r1, [pc, #420]	; (8000a60 <bootloader+0x260>)
 80008ba:	6011      	str	r1, [r2, #0]
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); //USART1 CLK ON
 80008bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80008be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80008c2:	661a      	str	r2, [r3, #96]	; 0x60
    USART1->CR1 &= ~USART_CR1_UE;		//USART1 OFF
 80008c4:	f5a3 4358 	sub.w	r3, r3, #55296	; 0xd800
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	f022 0201 	bic.w	r2, r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
    USART1->CR1 = 0x0000000C;
 80008d0:	220c      	movs	r2, #12
 80008d2:	601a      	str	r2, [r3, #0]
    USART1->CR2 = 0x00000000;
 80008d4:	2200      	movs	r2, #0
 80008d6:	605a      	str	r2, [r3, #4]
    USART1->CR3 = 0x00000000;
 80008d8:	609a      	str	r2, [r3, #8]
    USART1->BRR = 0x00000171;
 80008da:	f240 1171 	movw	r1, #369	; 0x171
 80008de:	60d9      	str	r1, [r3, #12]
    USART1->PRESC = 0x00000000;
 80008e0:	62da      	str	r2, [r3, #44]	; 0x2c
    CLEAR_BIT(USART1->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80008e8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(USART1->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80008f0:	609a      	str	r2, [r3, #8]
    USART1->CR1 |= USART_CR1_UE;		//USART1 ON
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	f042 0201 	orr.w	r2, r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
	msg_t msg;
	uint32_t nb_packets;
	uint32_t program_size;
	uint32_t toaster_version_available;

	if(TOASTER_receive_B0(400000) == 0)
 80008fa:	485a      	ldr	r0, [pc, #360]	; (8000a64 <bootloader+0x264>)
 80008fc:	f000 fa73 	bl	8000de6 <TOASTER_receive_B0>
 8000900:	b9a8      	cbnz	r0, 800092e <bootloader+0x12e>
	{
		USART1->CR1 = 0;
 8000902:	2200      	movs	r2, #0
 8000904:	4b58      	ldr	r3, [pc, #352]	; (8000a68 <bootloader+0x268>)
 8000906:	601a      	str	r2, [r3, #0]
		RCC->APB2ENR = 0;
 8000908:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800090c:	661a      	str	r2, [r3, #96]	; 0x60
		RCC->APB1ENR1 &= ~(1<<28);
 800090e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000910:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8000914:	659a      	str	r2, [r3, #88]	; 0x58
		CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000916:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000918:	f022 0201 	bic.w	r2, r2, #1
 800091c:	64da      	str	r2, [r3, #76]	; 0x4c
		CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 800091e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000920:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000924:	661a      	str	r2, [r3, #96]	; 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
	__asm volatile ("dsb");
	return;
	//test_flash();
}
 8000926:	f50d 4d80 	add.w	sp, sp, #16384	; 0x4000
 800092a:	b008      	add	sp, #32
 800092c:	bd70      	pop	{r4, r5, r6, pc}
	TOASTER_send_request_for_program();
 800092e:	f000 fa8c 	bl	8000e4a <TOASTER_send_request_for_program>
	res = TOASTER_receive(&msg, NULL, 40000000);//40000);	//fonction blocante avec timeout.
 8000932:	4a4e      	ldr	r2, [pc, #312]	; (8000a6c <bootloader+0x26c>)
 8000934:	2100      	movs	r1, #0
 8000936:	f50d 4080 	add.w	r0, sp, #16384	; 0x4000
 800093a:	3014      	adds	r0, #20
 800093c:	f000 f998 	bl	8000c70 <TOASTER_receive>
	if(res == 1 && msg.sid == SID_BOOTLOADER_PROGRAM_AVAILABLE && msg.size >= 8)
 8000940:	2801      	cmp	r0, #1
 8000942:	d1f0      	bne.n	8000926 <bootloader+0x126>
 8000944:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000948:	3314      	adds	r3, #20
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b71      	cmp	r3, #113	; 0x71
 800094e:	d1ea      	bne.n	8000926 <bootloader+0x126>
 8000950:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000954:	3315      	adds	r3, #21
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b07      	cmp	r3, #7
 800095a:	d9e4      	bls.n	8000926 <bootloader+0x126>
		toaster_version_available = msg.data[0];
 800095c:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000960:	3316      	adds	r3, #22
 8000962:	781a      	ldrb	r2, [r3, #0]
		nb_packets = U32FROMU8(0x00, msg.data[1], msg.data[2], msg.data[3]);
 8000964:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000968:	3317      	adds	r3, #23
 800096a:	7819      	ldrb	r1, [r3, #0]
 800096c:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000970:	3318      	adds	r3, #24
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800097a:	f50d 4180 	add.w	r1, sp, #16384	; 0x4000
 800097e:	3119      	adds	r1, #25
 8000980:	780e      	ldrb	r6, [r1, #0]
 8000982:	431e      	orrs	r6, r3
		program_size = U32FROMU8(msg.data[4], msg.data[5], msg.data[6], msg.data[7]);
 8000984:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000988:	331a      	adds	r3, #26
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	f50d 4180 	add.w	r1, sp, #16384	; 0x4000
 8000990:	311b      	adds	r1, #27
 8000992:	780d      	ldrb	r5, [r1, #0]
 8000994:	042d      	lsls	r5, r5, #16
 8000996:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
 800099a:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 800099e:	331c      	adds	r3, #28
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 80009a6:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 80009aa:	331d      	adds	r3, #29
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	431d      	orrs	r5, r3
	if(version_of_toaster == toaster_version_available)
 80009b0:	42a2      	cmp	r2, r4
 80009b2:	d0b8      	beq.n	8000926 <bootloader+0x126>
	if (program_size > 120*1024)
 80009b4:	f5b5 3ff0 	cmp.w	r5, #122880	; 0x1e000
 80009b8:	d8b5      	bhi.n	8000926 <bootloader+0x126>
	Unlock();
 80009ba:	f000 f85f 	bl	8000a7c <Unlock>
	BL_FLASH_Erase(program_size);
 80009be:	4628      	mov	r0, r5
 80009c0:	f000 f88e 	bl	8000ae0 <BL_FLASH_Erase>
	for(int p = nb_packets-1; p>=0; )	//pas de p-- ici, on dï¿½crï¿½mente qu'aprï¿½s vï¿½rification de validitï¿½ du packet.
 80009c4:	3e01      	subs	r6, #1
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	db1b      	blt.n	8000a02 <bootloader+0x202>
		TOASTER_ask_for_packet(p);
 80009ca:	b2f0      	uxtb	r0, r6
 80009cc:	f000 fa55 	bl	8000e7a <TOASTER_ask_for_packet>
		if(TOASTER_receive(&msg, &packet, 400000000) && msg.sid == SID_TOASTER_PACKET)
 80009d0:	4a27      	ldr	r2, [pc, #156]	; (8000a70 <bootloader+0x270>)
 80009d2:	a901      	add	r1, sp, #4
 80009d4:	f50d 4080 	add.w	r0, sp, #16384	; 0x4000
 80009d8:	3014      	adds	r0, #20
 80009da:	f000 f949 	bl	8000c70 <TOASTER_receive>
 80009de:	2800      	cmp	r0, #0
 80009e0:	d0f1      	beq.n	80009c6 <bootloader+0x1c6>
 80009e2:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 80009e6:	3314      	adds	r3, #20
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b74      	cmp	r3, #116	; 0x74
 80009ec:	d1eb      	bne.n	80009c6 <bootloader+0x1c6>
			address = (uint32_t *)(0x08000000 + p * PACKET_DATA_SIZE);
 80009ee:	f506 5000 	add.w	r0, r6, #8192	; 0x2000
			status = FLASH_write_packet(address, &packet);
 80009f2:	a901      	add	r1, sp, #4
 80009f4:	0380      	lsls	r0, r0, #14
 80009f6:	f000 f8a9 	bl	8000b4c <FLASH_write_packet>
			if (status == BL_FLASH_COMPLETE)
 80009fa:	2809      	cmp	r0, #9
 80009fc:	d1e3      	bne.n	80009c6 <bootloader+0x1c6>
				p--;
 80009fe:	3e01      	subs	r6, #1
 8000a00:	e7e1      	b.n	80009c6 <bootloader+0x1c6>
	Lock();
 8000a02:	f000 f84b 	bl	8000a9c <Lock>
	while((USART1->ISR & USART_ISR_TC) == 0);	//attendre que la transmission soit terminï¿½e !
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <bootloader+0x268>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8000a0e:	d0fa      	beq.n	8000a06 <bootloader+0x206>
	RCC->APB2ENR = 0;
 8000a10:	4b0d      	ldr	r3, [pc, #52]	; (8000a48 <bootloader+0x248>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	661a      	str	r2, [r3, #96]	; 0x60
	RCC->APB1ENR1 &= ~(1<<28);
 8000a16:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a18:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8000a1c:	659a      	str	r2, [r3, #88]	; 0x58
	CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000a1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a20:	f022 0201 	bic.w	r2, r2, #1
 8000a24:	64da      	str	r2, [r3, #76]	; 0x4c
	CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 8000a26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000a2c:	661a      	str	r2, [r3, #96]	; 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
 8000a2e:	f3bf 8f4f 	dsb	sy
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
 8000a32:	4910      	ldr	r1, [pc, #64]	; (8000a74 <bootloader+0x274>)
 8000a34:	68ca      	ldr	r2, [r1, #12]
 8000a36:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <bootloader+0x278>)
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	60cb      	str	r3, [r1, #12]
	__asm volatile ("dsb");
 8000a40:	f3bf 8f4f 	dsb	sy
	return;
 8000a44:	e76f      	b.n	8000926 <bootloader+0x126>
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40950000 	.word	0x40950000
 8000a50:	10005532 	.word	0x10005532
 8000a54:	03000500 	.word	0x03000500
 8000a58:	11005532 	.word	0x11005532
 8000a5c:	40022000 	.word	0x40022000
 8000a60:	abebffff 	.word	0xabebffff
 8000a64:	00061a80 	.word	0x00061a80
 8000a68:	40013800 	.word	0x40013800
 8000a6c:	02625a00 	.word	0x02625a00
 8000a70:	17d78400 	.word	0x17d78400
 8000a74:	e000ed00 	.word	0xe000ed00
 8000a78:	05fa0004 	.word	0x05fa0004

08000a7c <Unlock>:
	return status;
}

static void Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != 0)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <Unlock+0x18>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	db00      	blt.n	8000a86 <Unlock+0xa>
  {
    FLASH->KEYR = FLASH_KEY1;
    FLASH->KEYR = FLASH_KEY2;
  }
}
 8000a84:	4770      	bx	lr
    FLASH->KEYR = FLASH_KEY1;
 8000a86:	4b03      	ldr	r3, [pc, #12]	; (8000a94 <Unlock+0x18>)
 8000a88:	4a03      	ldr	r2, [pc, #12]	; (8000a98 <Unlock+0x1c>)
 8000a8a:	609a      	str	r2, [r3, #8]
    FLASH->KEYR = FLASH_KEY2;
 8000a8c:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000a90:	609a      	str	r2, [r3, #8]
}
 8000a92:	e7f7      	b.n	8000a84 <Unlock+0x8>
 8000a94:	40022000 	.word	0x40022000
 8000a98:	45670123 	.word	0x45670123

08000a9c <Lock>:

static void Lock(void)
{
  FLASH->CR |= FLASH_CR_LOCK;
 8000a9c:	4a02      	ldr	r2, [pc, #8]	; (8000aa8 <Lock+0xc>)
 8000a9e:	6953      	ldr	r3, [r2, #20]
 8000aa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa4:	6153      	str	r3, [r2, #20]
}
 8000aa6:	4770      	bx	lr
 8000aa8:	40022000 	.word	0x40022000

08000aac <GetStatus>:


static FLASH_Status GetStatus(void)
{
	uint32_t sr;
	sr = FLASH->SR;
 8000aac:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <GetStatus+0x30>)
 8000aae:	691b      	ldr	r3, [r3, #16]
	if(sr & FLASH_FLAG_BSY)
 8000ab0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000ab4:	d10a      	bne.n	8000acc <GetStatus+0x20>
		return BL_FLASH_BUSY;
	if(sr & FLASH_FLAG_WRPERR)
 8000ab6:	f013 0f10 	tst.w	r3, #16
 8000aba:	d109      	bne.n	8000ad0 <GetStatus+0x24>
		return BL_FLASH_ERROR_WRP;
	if(sr & (uint32_t)0xEF)
 8000abc:	f013 0fef 	tst.w	r3, #239	; 0xef
 8000ac0:	d108      	bne.n	8000ad4 <GetStatus+0x28>
		return BL_FLASH_ERROR_PROGRAM;
	if(sr & FLASH_FLAG_OPERR)
 8000ac2:	f013 0f02 	tst.w	r3, #2
 8000ac6:	d107      	bne.n	8000ad8 <GetStatus+0x2c>
		return BL_FLASH_ERROR_OPERATION;
	return BL_FLASH_COMPLETE;
 8000ac8:	2009      	movs	r0, #9
 8000aca:	4770      	bx	lr
		return BL_FLASH_BUSY;
 8000acc:	2001      	movs	r0, #1
 8000ace:	4770      	bx	lr
		return BL_FLASH_ERROR_WRP;
 8000ad0:	2005      	movs	r0, #5
 8000ad2:	4770      	bx	lr
		return BL_FLASH_ERROR_PROGRAM;
 8000ad4:	2006      	movs	r0, #6
 8000ad6:	4770      	bx	lr
		return BL_FLASH_ERROR_OPERATION;
 8000ad8:	2007      	movs	r0, #7
}
 8000ada:	4770      	bx	lr
 8000adc:	40022000 	.word	0x40022000

08000ae0 <BL_FLASH_Erase>:
{
 8000ae0:	b538      	push	{r3, r4, r5, lr}
	last_used_sector = ((program_size/PACKET_DATA_SIZE+1)*PACKET_DATA_SIZE / 0x800) + 1;
 8000ae2:	0b85      	lsrs	r5, r0, #14
 8000ae4:	3501      	adds	r5, #1
 8000ae6:	03ad      	lsls	r5, r5, #14
 8000ae8:	0aed      	lsrs	r5, r5, #11
 8000aea:	3501      	adds	r5, #1
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000aec:	2402      	movs	r4, #2
 8000aee:	e018      	b.n	8000b22 <BL_FLASH_Erase+0x42>
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (s << FLASH_CR_PNB_Pos));
 8000af0:	4b0d      	ldr	r3, [pc, #52]	; (8000b28 <BL_FLASH_Erase+0x48>)
 8000af2:	695a      	ldr	r2, [r3, #20]
 8000af4:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8000af8:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
 8000afc:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000afe:	695a      	ldr	r2, [r3, #20]
 8000b00:	f042 0202 	orr.w	r2, r2, #2
 8000b04:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;
 8000b06:	695a      	ldr	r2, [r3, #20]
 8000b08:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b0c:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b0e:	f7ff ffcd 	bl	8000aac <GetStatus>
 8000b12:	2801      	cmp	r0, #1
 8000b14:	d0fb      	beq.n	8000b0e <BL_FLASH_Erase+0x2e>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b16:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <BL_FLASH_Erase+0x48>)
 8000b18:	6953      	ldr	r3, [r2, #20]
 8000b1a:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8000b1e:	6153      	str	r3, [r2, #20]
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000b20:	3401      	adds	r4, #1
 8000b22:	42ac      	cmp	r4, r5
 8000b24:	d9e4      	bls.n	8000af0 <BL_FLASH_Erase+0x10>
}
 8000b26:	bd38      	pop	{r3, r4, r5, pc}
 8000b28:	40022000 	.word	0x40022000

08000b2c <WaitForLastOperation>:
{
 8000b2c:	b500      	push	{lr}
 8000b2e:	b083      	sub	sp, #12
	  status = GetStatus();
 8000b30:	f7ff ffbc 	bl	8000aac <GetStatus>
 8000b34:	f88d 0007 	strb.w	r0, [sp, #7]
  }while(status == BL_FLASH_BUSY);
 8000b38:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d0f6      	beq.n	8000b30 <WaitForLastOperation+0x4>
  return status;
 8000b42:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000b46:	b003      	add	sp, #12
 8000b48:	f85d fb04 	ldr.w	pc, [sp], #4

08000b4c <FLASH_write_packet>:
{
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	4607      	mov	r7, r0
 8000b52:	4688      	mov	r8, r1
	status = WaitForLastOperation();
 8000b54:	f7ff ffea 	bl	8000b2c <WaitForLastOperation>
 8000b58:	4605      	mov	r5, r0
	if(address == (uint32_t *)(0x08000000))
 8000b5a:	f1b7 6f00 	cmp.w	r7, #134217728	; 0x8000000
 8000b5e:	d004      	beq.n	8000b6a <FLASH_write_packet+0x1e>
	if(status == BL_FLASH_COMPLETE)
 8000b60:	2d09      	cmp	r5, #9
 8000b62:	d019      	beq.n	8000b98 <FLASH_write_packet+0x4c>
}
 8000b64:	4628      	mov	r0, r5
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (0 << FLASH_CR_PNB_Pos));
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000b6c:	695a      	ldr	r2, [r3, #20]
 8000b6e:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8000b72:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	f042 0202 	orr.w	r2, r2, #2
 8000b7a:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;		//on efface le secteur 0
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b82:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b84:	f7ff ff92 	bl	8000aac <GetStatus>
 8000b88:	2801      	cmp	r0, #1
 8000b8a:	d0fb      	beq.n	8000b84 <FLASH_write_packet+0x38>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b8c:	4a25      	ldr	r2, [pc, #148]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000b8e:	6953      	ldr	r3, [r2, #20]
 8000b90:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8000b94:	6153      	str	r3, [r2, #20]
 8000b96:	e7e3      	b.n	8000b60 <FLASH_write_packet+0x14>
		    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8000b98:	4b22      	ldr	r3, [pc, #136]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000ba0:	d004      	beq.n	8000bac <FLASH_write_packet+0x60>
		      __HAL_FLASH_DATA_CACHE_DISABLE();
 8000ba2:	4a20      	ldr	r2, [pc, #128]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000ba4:	6813      	ldr	r3, [r2, #0]
 8000ba6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000baa:	6013      	str	r3, [r2, #0]
		FLASH->CR |= FLASH_CR_PG;
 8000bac:	4a1d      	ldr	r2, [pc, #116]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000bae:	6953      	ldr	r3, [r2, #20]
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6153      	str	r3, [r2, #20]
		data = (uint32_t *)packet->data;
 8000bb6:	f108 090d 	add.w	r9, r8, #13
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bba:	2400      	movs	r4, #0
 8000bbc:	e002      	b.n	8000bc4 <FLASH_write_packet+0x78>
			if (status != BL_FLASH_COMPLETE)
 8000bbe:	2d09      	cmp	r5, #9
 8000bc0:	d129      	bne.n	8000c16 <FLASH_write_packet+0xca>
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bc2:	3401      	adds	r4, #1
 8000bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8000bc8:	ebb4 0fd3 	cmp.w	r4, r3, lsr #3
 8000bcc:	d223      	bcs.n	8000c16 <FLASH_write_packet+0xca>
			a = (uint32_t*)(address+2*i);
 8000bce:	00e2      	lsls	r2, r4, #3
 8000bd0:	eb07 06c4 	add.w	r6, r7, r4, lsl #3
			if (a < (uint32_t *)0x08000800 || a >= (uint32_t *)0x08001000)	//on ï¿½crase pas le secteur 1 (bootloader)!
 8000bd4:	f1a6 2308 	sub.w	r3, r6, #134219776	; 0x8000800
 8000bd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000bdc:	d3ef      	bcc.n	8000bbe <FLASH_write_packet+0x72>
				*a = data[2*i];
 8000bde:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000be2:	f847 3034 	str.w	r3, [r7, r4, lsl #3]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000be6:	f3bf 8f6f 	isb	sy
				*(a+1) = data[2*i+1];
 8000bea:	f102 0a04 	add.w	sl, r2, #4
 8000bee:	f859 300a 	ldr.w	r3, [r9, sl]
 8000bf2:	6073      	str	r3, [r6, #4]
				status = WaitForLastOperation();
 8000bf4:	f7ff ff9a 	bl	8000b2c <WaitForLastOperation>
 8000bf8:	4605      	mov	r5, r0
				if(*a != data[2*i] || *(a+1) != data[2*i+1])
 8000bfa:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
 8000bfe:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d106      	bne.n	8000c14 <FLASH_write_packet+0xc8>
 8000c06:	6872      	ldr	r2, [r6, #4]
 8000c08:	f859 300a 	ldr.w	r3, [r9, sl]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d0d6      	beq.n	8000bbe <FLASH_write_packet+0x72>
					status = BL_FLASH_ERROR_PROGRAM;
 8000c10:	2506      	movs	r5, #6
 8000c12:	e000      	b.n	8000c16 <FLASH_write_packet+0xca>
 8000c14:	2506      	movs	r5, #6
		FLASH->CR &= (~FLASH_CR_PG);
 8000c16:	4a03      	ldr	r2, [pc, #12]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000c18:	6953      	ldr	r3, [r2, #20]
 8000c1a:	f023 0301 	bic.w	r3, r3, #1
 8000c1e:	6153      	str	r3, [r2, #20]
 8000c20:	e7a0      	b.n	8000b64 <FLASH_write_packet+0x18>
 8000c22:	bf00      	nop
 8000c24:	40022000 	.word	0x40022000

08000c28 <UART_write>:
	while((USART1->ISR & USART_ISR_TXE) == 0);
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <UART_write+0x10>)
 8000c2a:	69db      	ldr	r3, [r3, #28]
 8000c2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000c30:	d0fa      	beq.n	8000c28 <UART_write>
	USART1->TDR = (uint16_t)(c);
 8000c32:	4b01      	ldr	r3, [pc, #4]	; (8000c38 <UART_write+0x10>)
 8000c34:	6298      	str	r0, [r3, #40]	; 0x28
}
 8000c36:	4770      	bx	lr
 8000c38:	40013800 	.word	0x40013800

08000c3c <UART_read>:
{
 8000c3c:	b410      	push	{r4}
 8000c3e:	4604      	mov	r4, r0
	uint8_t ret = 0;
 8000c40:	2000      	movs	r0, #0
 8000c42:	e003      	b.n	8000c4c <UART_read+0x10>
			USART1->ICR = USART_FLAG_ERRORS;
 8000c44:	4a09      	ldr	r2, [pc, #36]	; (8000c6c <UART_read+0x30>)
 8000c46:	210f      	movs	r1, #15
 8000c48:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8000c4a:	b163      	cbz	r3, 8000c66 <UART_read+0x2a>
		status = USART1->ISR;
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <UART_read+0x30>)
 8000c4e:	69db      	ldr	r3, [r3, #28]
		if (status & USART_ISR_RXNE)
 8000c50:	f013 0f20 	tst.w	r3, #32
 8000c54:	d003      	beq.n	8000c5e <UART_read+0x22>
			*c = (uint8_t) (USART1->RDR);
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <UART_read+0x30>)
 8000c58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c5a:	7022      	strb	r2, [r4, #0]
			ret = 1;
 8000c5c:	2001      	movs	r0, #1
		if (status & USART_FLAG_ERRORS)
 8000c5e:	f013 030f 	ands.w	r3, r3, #15
 8000c62:	d0f2      	beq.n	8000c4a <UART_read+0xe>
 8000c64:	e7ee      	b.n	8000c44 <UART_read+0x8>
}
 8000c66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	40013800 	.word	0x40013800

08000c70 <TOASTER_receive>:
{
 8000c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c74:	b083      	sub	sp, #12
 8000c76:	4680      	mov	r8, r0
 8000c78:	460f      	mov	r7, r1
 8000c7a:	4614      	mov	r4, r2
 8000c7c:	2600      	movs	r6, #0
	state = WAIT_SOH;
 8000c7e:	4635      	mov	r5, r6
 8000c80:	e00f      	b.n	8000ca2 <TOASTER_receive+0x32>
					if(c == SOH)
 8000c82:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d106      	bne.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_SID;
 8000c8a:	461d      	mov	r5, r3
 8000c8c:	e004      	b.n	8000c98 <TOASTER_receive+0x28>
					msg->sid = c;
 8000c8e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c92:	f888 3000 	strb.w	r3, [r8]
					state = WAIT_SIZE;
 8000c96:	2502      	movs	r5, #2
	}while(timeout_nb_loops--);
 8000c98:	1e63      	subs	r3, r4, #1
 8000c9a:	2c00      	cmp	r4, #0
 8000c9c:	f000 809d 	beq.w	8000dda <TOASTER_receive+0x16a>
 8000ca0:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000ca2:	f10d 0007 	add.w	r0, sp, #7
 8000ca6:	f7ff ffc9 	bl	8000c3c <UART_read>
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d0f4      	beq.n	8000c98 <TOASTER_receive+0x28>
			switch(state)
 8000cae:	2d05      	cmp	r5, #5
 8000cb0:	f200 808b 	bhi.w	8000dca <TOASTER_receive+0x15a>
 8000cb4:	a301      	add	r3, pc, #4	; (adr r3, 8000cbc <TOASTER_receive+0x4c>)
 8000cb6:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
 8000cba:	bf00      	nop
 8000cbc:	08000c83 	.word	0x08000c83
 8000cc0:	08000c8f 	.word	0x08000c8f
 8000cc4:	08000cd5 	.word	0x08000cd5
 8000cc8:	08000ce9 	.word	0x08000ce9
 8000ccc:	08000d5b 	.word	0x08000d5b
 8000cd0:	08000db9 	.word	0x08000db9
					msg->size = c;
 8000cd4:	f89d 6007 	ldrb.w	r6, [sp, #7]
 8000cd8:	f888 6001 	strb.w	r6, [r8, #1]
					if(msg->size == 0)
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d076      	beq.n	8000dce <TOASTER_receive+0x15e>
					else if(msg->size <= 8)
 8000ce0:	2e08      	cmp	r6, #8
 8000ce2:	d876      	bhi.n	8000dd2 <TOASTER_receive+0x162>
						state = RECEIVE_DATA;
 8000ce4:	2503      	movs	r5, #3
 8000ce6:	e7d7      	b.n	8000c98 <TOASTER_receive+0x28>
					msg->data[msg->size - remaining_data] = c;
 8000ce8:	f898 2001 	ldrb.w	r2, [r8, #1]
 8000cec:	1b93      	subs	r3, r2, r6
 8000cee:	4443      	add	r3, r8
 8000cf0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000cf4:	7099      	strb	r1, [r3, #2]
					remaining_data--;
 8000cf6:	3e01      	subs	r6, #1
					if(remaining_data == 0)
 8000cf8:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
 8000cfc:	d1cc      	bne.n	8000c98 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000cfe:	f898 3000 	ldrb.w	r3, [r8]
 8000d02:	2b74      	cmp	r3, #116	; 0x74
 8000d04:	d001      	beq.n	8000d0a <TOASTER_receive+0x9a>
						state = WAIT_EOT;
 8000d06:	2505      	movs	r5, #5
 8000d08:	e7c6      	b.n	8000c98 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000d0a:	2a08      	cmp	r2, #8
 8000d0c:	d001      	beq.n	8000d12 <TOASTER_receive+0xa2>
						state = WAIT_EOT;
 8000d0e:	2505      	movs	r5, #5
 8000d10:	e7c2      	b.n	8000c98 <TOASTER_receive+0x28>
							if(packet != NULL)
 8000d12:	2f00      	cmp	r7, #0
 8000d14:	d05f      	beq.n	8000dd6 <TOASTER_receive+0x166>
								packet->packet_nb = msg->data[0];
 8000d16:	f898 3002 	ldrb.w	r3, [r8, #2]
 8000d1a:	733b      	strb	r3, [r7, #12]
								packet->size = U32FROMU8(0x00, msg->data[1], msg->data[2], msg->data[3]);
 8000d1c:	f898 2003 	ldrb.w	r2, [r8, #3]
 8000d20:	f898 3004 	ldrb.w	r3, [r8, #4]
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	f898 2005 	ldrb.w	r2, [r8, #5]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	603b      	str	r3, [r7, #0]
								packet->crc = U32FROMU8(msg->data[4], msg->data[5], msg->data[6], msg->data[7]);
 8000d32:	f898 2006 	ldrb.w	r2, [r8, #6]
 8000d36:	f898 3007 	ldrb.w	r3, [r8, #7]
 8000d3a:	041b      	lsls	r3, r3, #16
 8000d3c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d40:	f898 2008 	ldrb.w	r2, [r8, #8]
 8000d44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d48:	f898 2009 	ldrb.w	r2, [r8, #9]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	607b      	str	r3, [r7, #4]
								packet->crc_calculated = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60bb      	str	r3, [r7, #8]
								packet_index = 0;
 8000d54:	4699      	mov	r9, r3
								state = RECEIVE_PACKET;
 8000d56:	2504      	movs	r5, #4
 8000d58:	e79e      	b.n	8000c98 <TOASTER_receive+0x28>
					packet->data[packet_index] = c;
 8000d5a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000d5e:	eb07 0309 	add.w	r3, r7, r9
 8000d62:	7359      	strb	r1, [r3, #13]
					packet_index++;
 8000d64:	f109 0201 	add.w	r2, r9, #1
					if(packet_index % 4 == 0)
 8000d68:	f012 0f03 	tst.w	r2, #3
 8000d6c:	d115      	bne.n	8000d9a <TOASTER_receive+0x12a>
						packet->crc_calculated ^= U32FROMU8(packet->data[packet_index-1], packet->data[packet_index-2], packet->data[packet_index-3], packet->data[packet_index-4]);
 8000d6e:	f109 33ff 	add.w	r3, r9, #4294967295
 8000d72:	443b      	add	r3, r7
 8000d74:	7b5b      	ldrb	r3, [r3, #13]
 8000d76:	041b      	lsls	r3, r3, #16
 8000d78:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000d7c:	f1a9 0102 	sub.w	r1, r9, #2
 8000d80:	4439      	add	r1, r7
 8000d82:	7b49      	ldrb	r1, [r1, #13]
 8000d84:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000d88:	f1a9 0903 	sub.w	r9, r9, #3
 8000d8c:	44b9      	add	r9, r7
 8000d8e:	f899 100d 	ldrb.w	r1, [r9, #13]
 8000d92:	430b      	orrs	r3, r1
 8000d94:	68b9      	ldr	r1, [r7, #8]
 8000d96:	404b      	eors	r3, r1
 8000d98:	60bb      	str	r3, [r7, #8]
					if (packet_index == packet->size)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d001      	beq.n	8000da4 <TOASTER_receive+0x134>
					packet_index++;
 8000da0:	4691      	mov	r9, r2
 8000da2:	e779      	b.n	8000c98 <TOASTER_receive+0x28>
						if(packet->crc == packet->crc_calculated)
 8000da4:	6879      	ldr	r1, [r7, #4]
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d002      	beq.n	8000db2 <TOASTER_receive+0x142>
					packet_index++;
 8000dac:	4691      	mov	r9, r2
							state = WAIT_SOH;
 8000dae:	2500      	movs	r5, #0
 8000db0:	e772      	b.n	8000c98 <TOASTER_receive+0x28>
					packet_index++;
 8000db2:	4691      	mov	r9, r2
							state = WAIT_EOT;
 8000db4:	2505      	movs	r5, #5
 8000db6:	e76f      	b.n	8000c98 <TOASTER_receive+0x28>
					if(c == EOT)
 8000db8:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8000dbc:	2d04      	cmp	r5, #4
 8000dbe:	d010      	beq.n	8000de2 <TOASTER_receive+0x172>
					else if(c == SOH)
 8000dc0:	2d01      	cmp	r5, #1
 8000dc2:	f43f af69 	beq.w	8000c98 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dc6:	2500      	movs	r5, #0
 8000dc8:	e766      	b.n	8000c98 <TOASTER_receive+0x28>
		if(UART_read(&c))
 8000dca:	2500      	movs	r5, #0
 8000dcc:	e764      	b.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dce:	2505      	movs	r5, #5
 8000dd0:	e762      	b.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dd2:	2500      	movs	r5, #0
 8000dd4:	e760      	b.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dd6:	2505      	movs	r5, #5
 8000dd8:	e75e      	b.n	8000c98 <TOASTER_receive+0x28>
	return 0;
 8000dda:	2000      	movs	r0, #0
}
 8000ddc:	b003      	add	sp, #12
 8000dde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						return 1;
 8000de2:	2001      	movs	r0, #1
 8000de4:	e7fa      	b.n	8000ddc <TOASTER_receive+0x16c>

08000de6 <TOASTER_receive_B0>:
{
 8000de6:	b510      	push	{r4, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	4604      	mov	r4, r0
 8000dec:	e002      	b.n	8000df4 <TOASTER_receive_B0+0xe>
	}while(timeout_nb_loops--);
 8000dee:	1e63      	subs	r3, r4, #1
 8000df0:	b164      	cbz	r4, 8000e0c <TOASTER_receive_B0+0x26>
 8000df2:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000df4:	f10d 0007 	add.w	r0, sp, #7
 8000df8:	f7ff ff20 	bl	8000c3c <UART_read>
 8000dfc:	2800      	cmp	r0, #0
 8000dfe:	d0f6      	beq.n	8000dee <TOASTER_receive_B0+0x8>
			if(c == 0xB0)
 8000e00:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000e04:	2bb0      	cmp	r3, #176	; 0xb0
 8000e06:	d1f2      	bne.n	8000dee <TOASTER_receive_B0+0x8>
				return 1;
 8000e08:	2001      	movs	r0, #1
 8000e0a:	e000      	b.n	8000e0e <TOASTER_receive_B0+0x28>
	return 0;
 8000e0c:	2000      	movs	r0, #0
}
 8000e0e:	b002      	add	sp, #8
 8000e10:	bd10      	pop	{r4, pc}

08000e12 <msgToUART>:
{
 8000e12:	b538      	push	{r3, r4, r5, lr}
 8000e14:	4605      	mov	r5, r0
	UART_write(SOH);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f7ff ff06 	bl	8000c28 <UART_write>
	UART_write(msg->sid);
 8000e1c:	7828      	ldrb	r0, [r5, #0]
 8000e1e:	f7ff ff03 	bl	8000c28 <UART_write>
	UART_write(msg->size);
 8000e22:	7868      	ldrb	r0, [r5, #1]
 8000e24:	f7ff ff00 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e28:	2400      	movs	r4, #0
 8000e2a:	e005      	b.n	8000e38 <msgToUART+0x26>
		UART_write(msg->data[j]);
 8000e2c:	192b      	adds	r3, r5, r4
 8000e2e:	7898      	ldrb	r0, [r3, #2]
 8000e30:	f7ff fefa 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e34:	3401      	adds	r4, #1
 8000e36:	b2e4      	uxtb	r4, r4
 8000e38:	786b      	ldrb	r3, [r5, #1]
 8000e3a:	42a3      	cmp	r3, r4
 8000e3c:	d901      	bls.n	8000e42 <msgToUART+0x30>
 8000e3e:	2c07      	cmp	r4, #7
 8000e40:	d9f4      	bls.n	8000e2c <msgToUART+0x1a>
	UART_write(EOT);
 8000e42:	2004      	movs	r0, #4
 8000e44:	f7ff fef0 	bl	8000c28 <UART_write>
}
 8000e48:	bd38      	pop	{r3, r4, r5, pc}

08000e4a <TOASTER_send_request_for_program>:
{
 8000e4a:	b500      	push	{lr}
 8000e4c:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_REQUEST_FOR_PROGRAM;
 8000e4e:	2370      	movs	r3, #112	; 0x70
 8000e50:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 4;
 8000e54:	2304      	movs	r3, #4
 8000e56:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = PACKET_DATA_SIZE>>24 & 0xFF;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f88d 3006 	strb.w	r3, [sp, #6]
	msg.data[1] = PACKET_DATA_SIZE>>16 & 0xFF;
 8000e60:	f88d 3007 	strb.w	r3, [sp, #7]
	msg.data[2] = PACKET_DATA_SIZE>>8 & 0xFF;
 8000e64:	2240      	movs	r2, #64	; 0x40
 8000e66:	f88d 2008 	strb.w	r2, [sp, #8]
	msg.data[3] = PACKET_DATA_SIZE & 0xFF;
 8000e6a:	f88d 3009 	strb.w	r3, [sp, #9]
	msgToUART(&msg);
 8000e6e:	a801      	add	r0, sp, #4
 8000e70:	f7ff ffcf 	bl	8000e12 <msgToUART>
}
 8000e74:	b005      	add	sp, #20
 8000e76:	f85d fb04 	ldr.w	pc, [sp], #4

08000e7a <TOASTER_ask_for_packet>:
{
 8000e7a:	b500      	push	{lr}
 8000e7c:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_ASK_FOR_PACKET;
 8000e7e:	2373      	movs	r3, #115	; 0x73
 8000e80:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 1;
 8000e84:	2301      	movs	r3, #1
 8000e86:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = packet_number;
 8000e8a:	f88d 0006 	strb.w	r0, [sp, #6]
	msgToUART(&msg);
 8000e8e:	a801      	add	r0, sp, #4
 8000e90:	f7ff ffbf 	bl	8000e12 <msgToUART>
}
 8000e94:	b005      	add	sp, #20
 8000e96:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e9a:	bf00      	nop

Disassembly of section .text:

08001000 <__do_global_dtors_aux>:
 8001000:	b510      	push	{r4, lr}
 8001002:	4c05      	ldr	r4, [pc, #20]	; (8001018 <__do_global_dtors_aux+0x18>)
 8001004:	7823      	ldrb	r3, [r4, #0]
 8001006:	b933      	cbnz	r3, 8001016 <__do_global_dtors_aux+0x16>
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <__do_global_dtors_aux+0x1c>)
 800100a:	b113      	cbz	r3, 8001012 <__do_global_dtors_aux+0x12>
 800100c:	4804      	ldr	r0, [pc, #16]	; (8001020 <__do_global_dtors_aux+0x20>)
 800100e:	f3af 8000 	nop.w
 8001012:	2301      	movs	r3, #1
 8001014:	7023      	strb	r3, [r4, #0]
 8001016:	bd10      	pop	{r4, pc}
 8001018:	200001e0 	.word	0x200001e0
 800101c:	00000000 	.word	0x00000000
 8001020:	08009e4c 	.word	0x08009e4c

08001024 <frame_dummy>:
 8001024:	b508      	push	{r3, lr}
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <frame_dummy+0x10>)
 8001028:	b11b      	cbz	r3, 8001032 <frame_dummy+0xe>
 800102a:	4903      	ldr	r1, [pc, #12]	; (8001038 <frame_dummy+0x14>)
 800102c:	4803      	ldr	r0, [pc, #12]	; (800103c <frame_dummy+0x18>)
 800102e:	f3af 8000 	nop.w
 8001032:	bd08      	pop	{r3, pc}
 8001034:	00000000 	.word	0x00000000
 8001038:	200001e4 	.word	0x200001e4
 800103c:	08009e4c 	.word	0x08009e4c

08001040 <strlen>:
 8001040:	4603      	mov	r3, r0
 8001042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001046:	2a00      	cmp	r2, #0
 8001048:	d1fb      	bne.n	8001042 <strlen+0x2>
 800104a:	1a18      	subs	r0, r3, r0
 800104c:	3801      	subs	r0, #1
 800104e:	4770      	bx	lr

08001050 <memchr>:
 8001050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001054:	2a10      	cmp	r2, #16
 8001056:	db2b      	blt.n	80010b0 <memchr+0x60>
 8001058:	f010 0f07 	tst.w	r0, #7
 800105c:	d008      	beq.n	8001070 <memchr+0x20>
 800105e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001062:	3a01      	subs	r2, #1
 8001064:	428b      	cmp	r3, r1
 8001066:	d02d      	beq.n	80010c4 <memchr+0x74>
 8001068:	f010 0f07 	tst.w	r0, #7
 800106c:	b342      	cbz	r2, 80010c0 <memchr+0x70>
 800106e:	d1f6      	bne.n	800105e <memchr+0xe>
 8001070:	b4f0      	push	{r4, r5, r6, r7}
 8001072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800107a:	f022 0407 	bic.w	r4, r2, #7
 800107e:	f07f 0700 	mvns.w	r7, #0
 8001082:	2300      	movs	r3, #0
 8001084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001088:	3c08      	subs	r4, #8
 800108a:	ea85 0501 	eor.w	r5, r5, r1
 800108e:	ea86 0601 	eor.w	r6, r6, r1
 8001092:	fa85 f547 	uadd8	r5, r5, r7
 8001096:	faa3 f587 	sel	r5, r3, r7
 800109a:	fa86 f647 	uadd8	r6, r6, r7
 800109e:	faa5 f687 	sel	r6, r5, r7
 80010a2:	b98e      	cbnz	r6, 80010c8 <memchr+0x78>
 80010a4:	d1ee      	bne.n	8001084 <memchr+0x34>
 80010a6:	bcf0      	pop	{r4, r5, r6, r7}
 80010a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80010ac:	f002 0207 	and.w	r2, r2, #7
 80010b0:	b132      	cbz	r2, 80010c0 <memchr+0x70>
 80010b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80010b6:	3a01      	subs	r2, #1
 80010b8:	ea83 0301 	eor.w	r3, r3, r1
 80010bc:	b113      	cbz	r3, 80010c4 <memchr+0x74>
 80010be:	d1f8      	bne.n	80010b2 <memchr+0x62>
 80010c0:	2000      	movs	r0, #0
 80010c2:	4770      	bx	lr
 80010c4:	3801      	subs	r0, #1
 80010c6:	4770      	bx	lr
 80010c8:	2d00      	cmp	r5, #0
 80010ca:	bf06      	itte	eq
 80010cc:	4635      	moveq	r5, r6
 80010ce:	3803      	subeq	r0, #3
 80010d0:	3807      	subne	r0, #7
 80010d2:	f015 0f01 	tst.w	r5, #1
 80010d6:	d107      	bne.n	80010e8 <memchr+0x98>
 80010d8:	3001      	adds	r0, #1
 80010da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80010de:	bf02      	ittt	eq
 80010e0:	3001      	addeq	r0, #1
 80010e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80010e6:	3001      	addeq	r0, #1
 80010e8:	bcf0      	pop	{r4, r5, r6, r7}
 80010ea:	3801      	subs	r0, #1
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <__aeabi_drsub>:
 80010f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80010f4:	e002      	b.n	80010fc <__adddf3>
 80010f6:	bf00      	nop

080010f8 <__aeabi_dsub>:
 80010f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080010fc <__adddf3>:
 80010fc:	b530      	push	{r4, r5, lr}
 80010fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8001106:	ea94 0f05 	teq	r4, r5
 800110a:	bf08      	it	eq
 800110c:	ea90 0f02 	teqeq	r0, r2
 8001110:	bf1f      	itttt	ne
 8001112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8001116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800111a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800111e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001122:	f000 80e2 	beq.w	80012ea <__adddf3+0x1ee>
 8001126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800112a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800112e:	bfb8      	it	lt
 8001130:	426d      	neglt	r5, r5
 8001132:	dd0c      	ble.n	800114e <__adddf3+0x52>
 8001134:	442c      	add	r4, r5
 8001136:	ea80 0202 	eor.w	r2, r0, r2
 800113a:	ea81 0303 	eor.w	r3, r1, r3
 800113e:	ea82 0000 	eor.w	r0, r2, r0
 8001142:	ea83 0101 	eor.w	r1, r3, r1
 8001146:	ea80 0202 	eor.w	r2, r0, r2
 800114a:	ea81 0303 	eor.w	r3, r1, r3
 800114e:	2d36      	cmp	r5, #54	; 0x36
 8001150:	bf88      	it	hi
 8001152:	bd30      	pophi	{r4, r5, pc}
 8001154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8001158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800115c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8001160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8001164:	d002      	beq.n	800116c <__adddf3+0x70>
 8001166:	4240      	negs	r0, r0
 8001168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800116c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8001170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8001178:	d002      	beq.n	8001180 <__adddf3+0x84>
 800117a:	4252      	negs	r2, r2
 800117c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001180:	ea94 0f05 	teq	r4, r5
 8001184:	f000 80a7 	beq.w	80012d6 <__adddf3+0x1da>
 8001188:	f1a4 0401 	sub.w	r4, r4, #1
 800118c:	f1d5 0e20 	rsbs	lr, r5, #32
 8001190:	db0d      	blt.n	80011ae <__adddf3+0xb2>
 8001192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8001196:	fa22 f205 	lsr.w	r2, r2, r5
 800119a:	1880      	adds	r0, r0, r2
 800119c:	f141 0100 	adc.w	r1, r1, #0
 80011a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80011a4:	1880      	adds	r0, r0, r2
 80011a6:	fa43 f305 	asr.w	r3, r3, r5
 80011aa:	4159      	adcs	r1, r3
 80011ac:	e00e      	b.n	80011cc <__adddf3+0xd0>
 80011ae:	f1a5 0520 	sub.w	r5, r5, #32
 80011b2:	f10e 0e20 	add.w	lr, lr, #32
 80011b6:	2a01      	cmp	r2, #1
 80011b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80011bc:	bf28      	it	cs
 80011be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80011c2:	fa43 f305 	asr.w	r3, r3, r5
 80011c6:	18c0      	adds	r0, r0, r3
 80011c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80011cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80011d0:	d507      	bpl.n	80011e2 <__adddf3+0xe6>
 80011d2:	f04f 0e00 	mov.w	lr, #0
 80011d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80011da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80011de:	eb6e 0101 	sbc.w	r1, lr, r1
 80011e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80011e6:	d31b      	bcc.n	8001220 <__adddf3+0x124>
 80011e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80011ec:	d30c      	bcc.n	8001208 <__adddf3+0x10c>
 80011ee:	0849      	lsrs	r1, r1, #1
 80011f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80011f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80011f8:	f104 0401 	add.w	r4, r4, #1
 80011fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8001204:	f080 809a 	bcs.w	800133c <__adddf3+0x240>
 8001208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800120c:	bf08      	it	eq
 800120e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001212:	f150 0000 	adcs.w	r0, r0, #0
 8001216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800121a:	ea41 0105 	orr.w	r1, r1, r5
 800121e:	bd30      	pop	{r4, r5, pc}
 8001220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001224:	4140      	adcs	r0, r0
 8001226:	eb41 0101 	adc.w	r1, r1, r1
 800122a:	3c01      	subs	r4, #1
 800122c:	bf28      	it	cs
 800122e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8001232:	d2e9      	bcs.n	8001208 <__adddf3+0x10c>
 8001234:	f091 0f00 	teq	r1, #0
 8001238:	bf04      	itt	eq
 800123a:	4601      	moveq	r1, r0
 800123c:	2000      	moveq	r0, #0
 800123e:	fab1 f381 	clz	r3, r1
 8001242:	bf08      	it	eq
 8001244:	3320      	addeq	r3, #32
 8001246:	f1a3 030b 	sub.w	r3, r3, #11
 800124a:	f1b3 0220 	subs.w	r2, r3, #32
 800124e:	da0c      	bge.n	800126a <__adddf3+0x16e>
 8001250:	320c      	adds	r2, #12
 8001252:	dd08      	ble.n	8001266 <__adddf3+0x16a>
 8001254:	f102 0c14 	add.w	ip, r2, #20
 8001258:	f1c2 020c 	rsb	r2, r2, #12
 800125c:	fa01 f00c 	lsl.w	r0, r1, ip
 8001260:	fa21 f102 	lsr.w	r1, r1, r2
 8001264:	e00c      	b.n	8001280 <__adddf3+0x184>
 8001266:	f102 0214 	add.w	r2, r2, #20
 800126a:	bfd8      	it	le
 800126c:	f1c2 0c20 	rsble	ip, r2, #32
 8001270:	fa01 f102 	lsl.w	r1, r1, r2
 8001274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001278:	bfdc      	itt	le
 800127a:	ea41 010c 	orrle.w	r1, r1, ip
 800127e:	4090      	lslle	r0, r2
 8001280:	1ae4      	subs	r4, r4, r3
 8001282:	bfa2      	ittt	ge
 8001284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001288:	4329      	orrge	r1, r5
 800128a:	bd30      	popge	{r4, r5, pc}
 800128c:	ea6f 0404 	mvn.w	r4, r4
 8001290:	3c1f      	subs	r4, #31
 8001292:	da1c      	bge.n	80012ce <__adddf3+0x1d2>
 8001294:	340c      	adds	r4, #12
 8001296:	dc0e      	bgt.n	80012b6 <__adddf3+0x1ba>
 8001298:	f104 0414 	add.w	r4, r4, #20
 800129c:	f1c4 0220 	rsb	r2, r4, #32
 80012a0:	fa20 f004 	lsr.w	r0, r0, r4
 80012a4:	fa01 f302 	lsl.w	r3, r1, r2
 80012a8:	ea40 0003 	orr.w	r0, r0, r3
 80012ac:	fa21 f304 	lsr.w	r3, r1, r4
 80012b0:	ea45 0103 	orr.w	r1, r5, r3
 80012b4:	bd30      	pop	{r4, r5, pc}
 80012b6:	f1c4 040c 	rsb	r4, r4, #12
 80012ba:	f1c4 0220 	rsb	r2, r4, #32
 80012be:	fa20 f002 	lsr.w	r0, r0, r2
 80012c2:	fa01 f304 	lsl.w	r3, r1, r4
 80012c6:	ea40 0003 	orr.w	r0, r0, r3
 80012ca:	4629      	mov	r1, r5
 80012cc:	bd30      	pop	{r4, r5, pc}
 80012ce:	fa21 f004 	lsr.w	r0, r1, r4
 80012d2:	4629      	mov	r1, r5
 80012d4:	bd30      	pop	{r4, r5, pc}
 80012d6:	f094 0f00 	teq	r4, #0
 80012da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80012de:	bf06      	itte	eq
 80012e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80012e4:	3401      	addeq	r4, #1
 80012e6:	3d01      	subne	r5, #1
 80012e8:	e74e      	b.n	8001188 <__adddf3+0x8c>
 80012ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80012ee:	bf18      	it	ne
 80012f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80012f4:	d029      	beq.n	800134a <__adddf3+0x24e>
 80012f6:	ea94 0f05 	teq	r4, r5
 80012fa:	bf08      	it	eq
 80012fc:	ea90 0f02 	teqeq	r0, r2
 8001300:	d005      	beq.n	800130e <__adddf3+0x212>
 8001302:	ea54 0c00 	orrs.w	ip, r4, r0
 8001306:	bf04      	itt	eq
 8001308:	4619      	moveq	r1, r3
 800130a:	4610      	moveq	r0, r2
 800130c:	bd30      	pop	{r4, r5, pc}
 800130e:	ea91 0f03 	teq	r1, r3
 8001312:	bf1e      	ittt	ne
 8001314:	2100      	movne	r1, #0
 8001316:	2000      	movne	r0, #0
 8001318:	bd30      	popne	{r4, r5, pc}
 800131a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800131e:	d105      	bne.n	800132c <__adddf3+0x230>
 8001320:	0040      	lsls	r0, r0, #1
 8001322:	4149      	adcs	r1, r1
 8001324:	bf28      	it	cs
 8001326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800132a:	bd30      	pop	{r4, r5, pc}
 800132c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8001330:	bf3c      	itt	cc
 8001332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8001336:	bd30      	popcc	{r4, r5, pc}
 8001338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800133c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8001340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001344:	f04f 0000 	mov.w	r0, #0
 8001348:	bd30      	pop	{r4, r5, pc}
 800134a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800134e:	bf1a      	itte	ne
 8001350:	4619      	movne	r1, r3
 8001352:	4610      	movne	r0, r2
 8001354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8001358:	bf1c      	itt	ne
 800135a:	460b      	movne	r3, r1
 800135c:	4602      	movne	r2, r0
 800135e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001362:	bf06      	itte	eq
 8001364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8001368:	ea91 0f03 	teqeq	r1, r3
 800136c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8001370:	bd30      	pop	{r4, r5, pc}
 8001372:	bf00      	nop

08001374 <__aeabi_ui2d>:
 8001374:	f090 0f00 	teq	r0, #0
 8001378:	bf04      	itt	eq
 800137a:	2100      	moveq	r1, #0
 800137c:	4770      	bxeq	lr
 800137e:	b530      	push	{r4, r5, lr}
 8001380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8001388:	f04f 0500 	mov.w	r5, #0
 800138c:	f04f 0100 	mov.w	r1, #0
 8001390:	e750      	b.n	8001234 <__adddf3+0x138>
 8001392:	bf00      	nop

08001394 <__aeabi_i2d>:
 8001394:	f090 0f00 	teq	r0, #0
 8001398:	bf04      	itt	eq
 800139a:	2100      	moveq	r1, #0
 800139c:	4770      	bxeq	lr
 800139e:	b530      	push	{r4, r5, lr}
 80013a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80013a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80013a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80013ac:	bf48      	it	mi
 80013ae:	4240      	negmi	r0, r0
 80013b0:	f04f 0100 	mov.w	r1, #0
 80013b4:	e73e      	b.n	8001234 <__adddf3+0x138>
 80013b6:	bf00      	nop

080013b8 <__aeabi_f2d>:
 80013b8:	0042      	lsls	r2, r0, #1
 80013ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80013be:	ea4f 0131 	mov.w	r1, r1, rrx
 80013c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80013c6:	bf1f      	itttt	ne
 80013c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80013cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80013d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80013d4:	4770      	bxne	lr
 80013d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80013da:	bf08      	it	eq
 80013dc:	4770      	bxeq	lr
 80013de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80013e2:	bf04      	itt	eq
 80013e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80013e8:	4770      	bxeq	lr
 80013ea:	b530      	push	{r4, r5, lr}
 80013ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80013f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80013f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80013f8:	e71c      	b.n	8001234 <__adddf3+0x138>
 80013fa:	bf00      	nop

080013fc <__aeabi_ul2d>:
 80013fc:	ea50 0201 	orrs.w	r2, r0, r1
 8001400:	bf08      	it	eq
 8001402:	4770      	bxeq	lr
 8001404:	b530      	push	{r4, r5, lr}
 8001406:	f04f 0500 	mov.w	r5, #0
 800140a:	e00a      	b.n	8001422 <__aeabi_l2d+0x16>

0800140c <__aeabi_l2d>:
 800140c:	ea50 0201 	orrs.w	r2, r0, r1
 8001410:	bf08      	it	eq
 8001412:	4770      	bxeq	lr
 8001414:	b530      	push	{r4, r5, lr}
 8001416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800141a:	d502      	bpl.n	8001422 <__aeabi_l2d+0x16>
 800141c:	4240      	negs	r0, r0
 800141e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800142a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800142e:	f43f aed8 	beq.w	80011e2 <__adddf3+0xe6>
 8001432:	f04f 0203 	mov.w	r2, #3
 8001436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800143a:	bf18      	it	ne
 800143c:	3203      	addne	r2, #3
 800143e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001442:	bf18      	it	ne
 8001444:	3203      	addne	r2, #3
 8001446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800144a:	f1c2 0320 	rsb	r3, r2, #32
 800144e:	fa00 fc03 	lsl.w	ip, r0, r3
 8001452:	fa20 f002 	lsr.w	r0, r0, r2
 8001456:	fa01 fe03 	lsl.w	lr, r1, r3
 800145a:	ea40 000e 	orr.w	r0, r0, lr
 800145e:	fa21 f102 	lsr.w	r1, r1, r2
 8001462:	4414      	add	r4, r2
 8001464:	e6bd      	b.n	80011e2 <__adddf3+0xe6>
 8001466:	bf00      	nop

08001468 <__aeabi_dmul>:
 8001468:	b570      	push	{r4, r5, r6, lr}
 800146a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800146e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8001472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001476:	bf1d      	ittte	ne
 8001478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800147c:	ea94 0f0c 	teqne	r4, ip
 8001480:	ea95 0f0c 	teqne	r5, ip
 8001484:	f000 f8de 	bleq	8001644 <__aeabi_dmul+0x1dc>
 8001488:	442c      	add	r4, r5
 800148a:	ea81 0603 	eor.w	r6, r1, r3
 800148e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800149a:	bf18      	it	ne
 800149c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80014a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80014a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014a8:	d038      	beq.n	800151c <__aeabi_dmul+0xb4>
 80014aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80014ae:	f04f 0500 	mov.w	r5, #0
 80014b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80014b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80014ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80014be:	f04f 0600 	mov.w	r6, #0
 80014c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80014c6:	f09c 0f00 	teq	ip, #0
 80014ca:	bf18      	it	ne
 80014cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80014d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80014d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80014d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80014dc:	d204      	bcs.n	80014e8 <__aeabi_dmul+0x80>
 80014de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80014e2:	416d      	adcs	r5, r5
 80014e4:	eb46 0606 	adc.w	r6, r6, r6
 80014e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80014ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80014f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80014f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80014f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80014fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8001500:	bf88      	it	hi
 8001502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8001506:	d81e      	bhi.n	8001546 <__aeabi_dmul+0xde>
 8001508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800150c:	bf08      	it	eq
 800150e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001512:	f150 0000 	adcs.w	r0, r0, #0
 8001516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8001520:	ea46 0101 	orr.w	r1, r6, r1
 8001524:	ea40 0002 	orr.w	r0, r0, r2
 8001528:	ea81 0103 	eor.w	r1, r1, r3
 800152c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001530:	bfc2      	ittt	gt
 8001532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800153a:	bd70      	popgt	{r4, r5, r6, pc}
 800153c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001540:	f04f 0e00 	mov.w	lr, #0
 8001544:	3c01      	subs	r4, #1
 8001546:	f300 80ab 	bgt.w	80016a0 <__aeabi_dmul+0x238>
 800154a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800154e:	bfde      	ittt	le
 8001550:	2000      	movle	r0, #0
 8001552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8001556:	bd70      	pople	{r4, r5, r6, pc}
 8001558:	f1c4 0400 	rsb	r4, r4, #0
 800155c:	3c20      	subs	r4, #32
 800155e:	da35      	bge.n	80015cc <__aeabi_dmul+0x164>
 8001560:	340c      	adds	r4, #12
 8001562:	dc1b      	bgt.n	800159c <__aeabi_dmul+0x134>
 8001564:	f104 0414 	add.w	r4, r4, #20
 8001568:	f1c4 0520 	rsb	r5, r4, #32
 800156c:	fa00 f305 	lsl.w	r3, r0, r5
 8001570:	fa20 f004 	lsr.w	r0, r0, r4
 8001574:	fa01 f205 	lsl.w	r2, r1, r5
 8001578:	ea40 0002 	orr.w	r0, r0, r2
 800157c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8001580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8001584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001588:	fa21 f604 	lsr.w	r6, r1, r4
 800158c:	eb42 0106 	adc.w	r1, r2, r6
 8001590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001594:	bf08      	it	eq
 8001596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800159a:	bd70      	pop	{r4, r5, r6, pc}
 800159c:	f1c4 040c 	rsb	r4, r4, #12
 80015a0:	f1c4 0520 	rsb	r5, r4, #32
 80015a4:	fa00 f304 	lsl.w	r3, r0, r4
 80015a8:	fa20 f005 	lsr.w	r0, r0, r5
 80015ac:	fa01 f204 	lsl.w	r2, r1, r4
 80015b0:	ea40 0002 	orr.w	r0, r0, r2
 80015b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80015bc:	f141 0100 	adc.w	r1, r1, #0
 80015c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015c4:	bf08      	it	eq
 80015c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80015ca:	bd70      	pop	{r4, r5, r6, pc}
 80015cc:	f1c4 0520 	rsb	r5, r4, #32
 80015d0:	fa00 f205 	lsl.w	r2, r0, r5
 80015d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80015d8:	fa20 f304 	lsr.w	r3, r0, r4
 80015dc:	fa01 f205 	lsl.w	r2, r1, r5
 80015e0:	ea43 0302 	orr.w	r3, r3, r2
 80015e4:	fa21 f004 	lsr.w	r0, r1, r4
 80015e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015ec:	fa21 f204 	lsr.w	r2, r1, r4
 80015f0:	ea20 0002 	bic.w	r0, r0, r2
 80015f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80015f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015fc:	bf08      	it	eq
 80015fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001602:	bd70      	pop	{r4, r5, r6, pc}
 8001604:	f094 0f00 	teq	r4, #0
 8001608:	d10f      	bne.n	800162a <__aeabi_dmul+0x1c2>
 800160a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800160e:	0040      	lsls	r0, r0, #1
 8001610:	eb41 0101 	adc.w	r1, r1, r1
 8001614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001618:	bf08      	it	eq
 800161a:	3c01      	subeq	r4, #1
 800161c:	d0f7      	beq.n	800160e <__aeabi_dmul+0x1a6>
 800161e:	ea41 0106 	orr.w	r1, r1, r6
 8001622:	f095 0f00 	teq	r5, #0
 8001626:	bf18      	it	ne
 8001628:	4770      	bxne	lr
 800162a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800162e:	0052      	lsls	r2, r2, #1
 8001630:	eb43 0303 	adc.w	r3, r3, r3
 8001634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001638:	bf08      	it	eq
 800163a:	3d01      	subeq	r5, #1
 800163c:	d0f7      	beq.n	800162e <__aeabi_dmul+0x1c6>
 800163e:	ea43 0306 	orr.w	r3, r3, r6
 8001642:	4770      	bx	lr
 8001644:	ea94 0f0c 	teq	r4, ip
 8001648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800164c:	bf18      	it	ne
 800164e:	ea95 0f0c 	teqne	r5, ip
 8001652:	d00c      	beq.n	800166e <__aeabi_dmul+0x206>
 8001654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001658:	bf18      	it	ne
 800165a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800165e:	d1d1      	bne.n	8001604 <__aeabi_dmul+0x19c>
 8001660:	ea81 0103 	eor.w	r1, r1, r3
 8001664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	bd70      	pop	{r4, r5, r6, pc}
 800166e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001672:	bf06      	itte	eq
 8001674:	4610      	moveq	r0, r2
 8001676:	4619      	moveq	r1, r3
 8001678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800167c:	d019      	beq.n	80016b2 <__aeabi_dmul+0x24a>
 800167e:	ea94 0f0c 	teq	r4, ip
 8001682:	d102      	bne.n	800168a <__aeabi_dmul+0x222>
 8001684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001688:	d113      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800168a:	ea95 0f0c 	teq	r5, ip
 800168e:	d105      	bne.n	800169c <__aeabi_dmul+0x234>
 8001690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001694:	bf1c      	itt	ne
 8001696:	4610      	movne	r0, r2
 8001698:	4619      	movne	r1, r3
 800169a:	d10a      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800169c:	ea81 0103 	eor.w	r1, r1, r3
 80016a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80016a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80016a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80016ac:	f04f 0000 	mov.w	r0, #0
 80016b0:	bd70      	pop	{r4, r5, r6, pc}
 80016b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80016b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80016ba:	bd70      	pop	{r4, r5, r6, pc}

080016bc <__aeabi_ddiv>:
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80016c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80016c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80016ca:	bf1d      	ittte	ne
 80016cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80016d0:	ea94 0f0c 	teqne	r4, ip
 80016d4:	ea95 0f0c 	teqne	r5, ip
 80016d8:	f000 f8a7 	bleq	800182a <__aeabi_ddiv+0x16e>
 80016dc:	eba4 0405 	sub.w	r4, r4, r5
 80016e0:	ea81 0e03 	eor.w	lr, r1, r3
 80016e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80016e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80016ec:	f000 8088 	beq.w	8001800 <__aeabi_ddiv+0x144>
 80016f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80016f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80016f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80016fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800170c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8001714:	429d      	cmp	r5, r3
 8001716:	bf08      	it	eq
 8001718:	4296      	cmpeq	r6, r2
 800171a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800171e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8001722:	d202      	bcs.n	800172a <__aeabi_ddiv+0x6e>
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	ea4f 0232 	mov.w	r2, r2, rrx
 800172a:	1ab6      	subs	r6, r6, r2
 800172c:	eb65 0503 	sbc.w	r5, r5, r3
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	ea4f 0232 	mov.w	r2, r2, rrx
 8001736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800173a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800173e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001746:	bf22      	ittt	cs
 8001748:	1ab6      	subcs	r6, r6, r2
 800174a:	4675      	movcs	r5, lr
 800174c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	ea4f 0232 	mov.w	r2, r2, rrx
 8001756:	ebb6 0e02 	subs.w	lr, r6, r2
 800175a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800175e:	bf22      	ittt	cs
 8001760:	1ab6      	subcs	r6, r6, r2
 8001762:	4675      	movcs	r5, lr
 8001764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	ea4f 0232 	mov.w	r2, r2, rrx
 800176e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001776:	bf22      	ittt	cs
 8001778:	1ab6      	subcs	r6, r6, r2
 800177a:	4675      	movcs	r5, lr
 800177c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001780:	085b      	lsrs	r3, r3, #1
 8001782:	ea4f 0232 	mov.w	r2, r2, rrx
 8001786:	ebb6 0e02 	subs.w	lr, r6, r2
 800178a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800178e:	bf22      	ittt	cs
 8001790:	1ab6      	subcs	r6, r6, r2
 8001792:	4675      	movcs	r5, lr
 8001794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001798:	ea55 0e06 	orrs.w	lr, r5, r6
 800179c:	d018      	beq.n	80017d0 <__aeabi_ddiv+0x114>
 800179e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80017a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80017a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80017aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80017ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80017b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80017b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80017ba:	d1c0      	bne.n	800173e <__aeabi_ddiv+0x82>
 80017bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80017c0:	d10b      	bne.n	80017da <__aeabi_ddiv+0x11e>
 80017c2:	ea41 0100 	orr.w	r1, r1, r0
 80017c6:	f04f 0000 	mov.w	r0, #0
 80017ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80017ce:	e7b6      	b.n	800173e <__aeabi_ddiv+0x82>
 80017d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80017d4:	bf04      	itt	eq
 80017d6:	4301      	orreq	r1, r0
 80017d8:	2000      	moveq	r0, #0
 80017da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80017de:	bf88      	it	hi
 80017e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80017e4:	f63f aeaf 	bhi.w	8001546 <__aeabi_dmul+0xde>
 80017e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80017ec:	bf04      	itt	eq
 80017ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80017f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80017f6:	f150 0000 	adcs.w	r0, r0, #0
 80017fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
 8001800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8001804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800180c:	bfc2      	ittt	gt
 800180e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001816:	bd70      	popgt	{r4, r5, r6, pc}
 8001818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800181c:	f04f 0e00 	mov.w	lr, #0
 8001820:	3c01      	subs	r4, #1
 8001822:	e690      	b.n	8001546 <__aeabi_dmul+0xde>
 8001824:	ea45 0e06 	orr.w	lr, r5, r6
 8001828:	e68d      	b.n	8001546 <__aeabi_dmul+0xde>
 800182a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800182e:	ea94 0f0c 	teq	r4, ip
 8001832:	bf08      	it	eq
 8001834:	ea95 0f0c 	teqeq	r5, ip
 8001838:	f43f af3b 	beq.w	80016b2 <__aeabi_dmul+0x24a>
 800183c:	ea94 0f0c 	teq	r4, ip
 8001840:	d10a      	bne.n	8001858 <__aeabi_ddiv+0x19c>
 8001842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001846:	f47f af34 	bne.w	80016b2 <__aeabi_dmul+0x24a>
 800184a:	ea95 0f0c 	teq	r5, ip
 800184e:	f47f af25 	bne.w	800169c <__aeabi_dmul+0x234>
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	e72c      	b.n	80016b2 <__aeabi_dmul+0x24a>
 8001858:	ea95 0f0c 	teq	r5, ip
 800185c:	d106      	bne.n	800186c <__aeabi_ddiv+0x1b0>
 800185e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001862:	f43f aefd 	beq.w	8001660 <__aeabi_dmul+0x1f8>
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	e722      	b.n	80016b2 <__aeabi_dmul+0x24a>
 800186c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001870:	bf18      	it	ne
 8001872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001876:	f47f aec5 	bne.w	8001604 <__aeabi_dmul+0x19c>
 800187a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800187e:	f47f af0d 	bne.w	800169c <__aeabi_dmul+0x234>
 8001882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8001886:	f47f aeeb 	bne.w	8001660 <__aeabi_dmul+0x1f8>
 800188a:	e712      	b.n	80016b2 <__aeabi_dmul+0x24a>

0800188c <__gedf2>:
 800188c:	f04f 3cff 	mov.w	ip, #4294967295
 8001890:	e006      	b.n	80018a0 <__cmpdf2+0x4>
 8001892:	bf00      	nop

08001894 <__ledf2>:
 8001894:	f04f 0c01 	mov.w	ip, #1
 8001898:	e002      	b.n	80018a0 <__cmpdf2+0x4>
 800189a:	bf00      	nop

0800189c <__cmpdf2>:
 800189c:	f04f 0c01 	mov.w	ip, #1
 80018a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80018a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80018b0:	bf18      	it	ne
 80018b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80018b6:	d01b      	beq.n	80018f0 <__cmpdf2+0x54>
 80018b8:	b001      	add	sp, #4
 80018ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80018be:	bf0c      	ite	eq
 80018c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80018c4:	ea91 0f03 	teqne	r1, r3
 80018c8:	bf02      	ittt	eq
 80018ca:	ea90 0f02 	teqeq	r0, r2
 80018ce:	2000      	moveq	r0, #0
 80018d0:	4770      	bxeq	lr
 80018d2:	f110 0f00 	cmn.w	r0, #0
 80018d6:	ea91 0f03 	teq	r1, r3
 80018da:	bf58      	it	pl
 80018dc:	4299      	cmppl	r1, r3
 80018de:	bf08      	it	eq
 80018e0:	4290      	cmpeq	r0, r2
 80018e2:	bf2c      	ite	cs
 80018e4:	17d8      	asrcs	r0, r3, #31
 80018e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80018ea:	f040 0001 	orr.w	r0, r0, #1
 80018ee:	4770      	bx	lr
 80018f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018f8:	d102      	bne.n	8001900 <__cmpdf2+0x64>
 80018fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80018fe:	d107      	bne.n	8001910 <__cmpdf2+0x74>
 8001900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001908:	d1d6      	bne.n	80018b8 <__cmpdf2+0x1c>
 800190a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800190e:	d0d3      	beq.n	80018b8 <__cmpdf2+0x1c>
 8001910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <__aeabi_cdrcmple>:
 8001918:	4684      	mov	ip, r0
 800191a:	4610      	mov	r0, r2
 800191c:	4662      	mov	r2, ip
 800191e:	468c      	mov	ip, r1
 8001920:	4619      	mov	r1, r3
 8001922:	4663      	mov	r3, ip
 8001924:	e000      	b.n	8001928 <__aeabi_cdcmpeq>
 8001926:	bf00      	nop

08001928 <__aeabi_cdcmpeq>:
 8001928:	b501      	push	{r0, lr}
 800192a:	f7ff ffb7 	bl	800189c <__cmpdf2>
 800192e:	2800      	cmp	r0, #0
 8001930:	bf48      	it	mi
 8001932:	f110 0f00 	cmnmi.w	r0, #0
 8001936:	bd01      	pop	{r0, pc}

08001938 <__aeabi_dcmpeq>:
 8001938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800193c:	f7ff fff4 	bl	8001928 <__aeabi_cdcmpeq>
 8001940:	bf0c      	ite	eq
 8001942:	2001      	moveq	r0, #1
 8001944:	2000      	movne	r0, #0
 8001946:	f85d fb08 	ldr.w	pc, [sp], #8
 800194a:	bf00      	nop

0800194c <__aeabi_dcmplt>:
 800194c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001950:	f7ff ffea 	bl	8001928 <__aeabi_cdcmpeq>
 8001954:	bf34      	ite	cc
 8001956:	2001      	movcc	r0, #1
 8001958:	2000      	movcs	r0, #0
 800195a:	f85d fb08 	ldr.w	pc, [sp], #8
 800195e:	bf00      	nop

08001960 <__aeabi_dcmple>:
 8001960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001964:	f7ff ffe0 	bl	8001928 <__aeabi_cdcmpeq>
 8001968:	bf94      	ite	ls
 800196a:	2001      	movls	r0, #1
 800196c:	2000      	movhi	r0, #0
 800196e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001972:	bf00      	nop

08001974 <__aeabi_dcmpge>:
 8001974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001978:	f7ff ffce 	bl	8001918 <__aeabi_cdrcmple>
 800197c:	bf94      	ite	ls
 800197e:	2001      	movls	r0, #1
 8001980:	2000      	movhi	r0, #0
 8001982:	f85d fb08 	ldr.w	pc, [sp], #8
 8001986:	bf00      	nop

08001988 <__aeabi_dcmpgt>:
 8001988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800198c:	f7ff ffc4 	bl	8001918 <__aeabi_cdrcmple>
 8001990:	bf34      	ite	cc
 8001992:	2001      	movcc	r0, #1
 8001994:	2000      	movcs	r0, #0
 8001996:	f85d fb08 	ldr.w	pc, [sp], #8
 800199a:	bf00      	nop

0800199c <__aeabi_dcmpun>:
 800199c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80019a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019a4:	d102      	bne.n	80019ac <__aeabi_dcmpun+0x10>
 80019a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80019aa:	d10a      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80019b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019b4:	d102      	bne.n	80019bc <__aeabi_dcmpun+0x20>
 80019b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80019ba:	d102      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	4770      	bx	lr
 80019c2:	f04f 0001 	mov.w	r0, #1
 80019c6:	4770      	bx	lr

080019c8 <__aeabi_d2iz>:
 80019c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80019cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80019d0:	d215      	bcs.n	80019fe <__aeabi_d2iz+0x36>
 80019d2:	d511      	bpl.n	80019f8 <__aeabi_d2iz+0x30>
 80019d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80019d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80019dc:	d912      	bls.n	8001a04 <__aeabi_d2iz+0x3c>
 80019de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80019e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80019e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80019ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80019ee:	fa23 f002 	lsr.w	r0, r3, r2
 80019f2:	bf18      	it	ne
 80019f4:	4240      	negne	r0, r0
 80019f6:	4770      	bx	lr
 80019f8:	f04f 0000 	mov.w	r0, #0
 80019fc:	4770      	bx	lr
 80019fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001a02:	d105      	bne.n	8001a10 <__aeabi_d2iz+0x48>
 8001a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8001a08:	bf08      	it	eq
 8001a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001a0e:	4770      	bx	lr
 8001a10:	f04f 0000 	mov.w	r0, #0
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop

08001a18 <__aeabi_d2f>:
 8001a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8001a20:	bf24      	itt	cs
 8001a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8001a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8001a2a:	d90d      	bls.n	8001a48 <__aeabi_d2f+0x30>
 8001a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8001a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8001a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001a40:	bf08      	it	eq
 8001a42:	f020 0001 	biceq.w	r0, r0, #1
 8001a46:	4770      	bx	lr
 8001a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8001a4c:	d121      	bne.n	8001a92 <__aeabi_d2f+0x7a>
 8001a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8001a52:	bfbc      	itt	lt
 8001a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8001a58:	4770      	bxlt	lr
 8001a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8001a62:	f1c2 0218 	rsb	r2, r2, #24
 8001a66:	f1c2 0c20 	rsb	ip, r2, #32
 8001a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8001a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8001a72:	bf18      	it	ne
 8001a74:	f040 0001 	orrne.w	r0, r0, #1
 8001a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8001a84:	ea40 000c 	orr.w	r0, r0, ip
 8001a88:	fa23 f302 	lsr.w	r3, r3, r2
 8001a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a90:	e7cc      	b.n	8001a2c <__aeabi_d2f+0x14>
 8001a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8001a96:	d107      	bne.n	8001aa8 <__aeabi_d2f+0x90>
 8001a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001a9c:	bf1e      	ittt	ne
 8001a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8001aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8001aa6:	4770      	bxne	lr
 8001aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8001aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop

08001ab8 <__aeabi_ldivmod>:
 8001ab8:	b97b      	cbnz	r3, 8001ada <__aeabi_ldivmod+0x22>
 8001aba:	b972      	cbnz	r2, 8001ada <__aeabi_ldivmod+0x22>
 8001abc:	2900      	cmp	r1, #0
 8001abe:	bfbe      	ittt	lt
 8001ac0:	2000      	movlt	r0, #0
 8001ac2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8001ac6:	e006      	blt.n	8001ad6 <__aeabi_ldivmod+0x1e>
 8001ac8:	bf08      	it	eq
 8001aca:	2800      	cmpeq	r0, #0
 8001acc:	bf1c      	itt	ne
 8001ace:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8001ad2:	f04f 30ff 	movne.w	r0, #4294967295
 8001ad6:	f000 b9b9 	b.w	8001e4c <__aeabi_idiv0>
 8001ada:	f1ad 0c08 	sub.w	ip, sp, #8
 8001ade:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001ae2:	2900      	cmp	r1, #0
 8001ae4:	db09      	blt.n	8001afa <__aeabi_ldivmod+0x42>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db1a      	blt.n	8001b20 <__aeabi_ldivmod+0x68>
 8001aea:	f000 f84d 	bl	8001b88 <__udivmoddi4>
 8001aee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001af2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001af6:	b004      	add	sp, #16
 8001af8:	4770      	bx	lr
 8001afa:	4240      	negs	r0, r0
 8001afc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db1b      	blt.n	8001b3c <__aeabi_ldivmod+0x84>
 8001b04:	f000 f840 	bl	8001b88 <__udivmoddi4>
 8001b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b10:	b004      	add	sp, #16
 8001b12:	4240      	negs	r0, r0
 8001b14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b18:	4252      	negs	r2, r2
 8001b1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b1e:	4770      	bx	lr
 8001b20:	4252      	negs	r2, r2
 8001b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b26:	f000 f82f 	bl	8001b88 <__udivmoddi4>
 8001b2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b32:	b004      	add	sp, #16
 8001b34:	4240      	negs	r0, r0
 8001b36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b3a:	4770      	bx	lr
 8001b3c:	4252      	negs	r2, r2
 8001b3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b42:	f000 f821 	bl	8001b88 <__udivmoddi4>
 8001b46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b4e:	b004      	add	sp, #16
 8001b50:	4252      	negs	r2, r2
 8001b52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b56:	4770      	bx	lr

08001b58 <__aeabi_uldivmod>:
 8001b58:	b953      	cbnz	r3, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5a:	b94a      	cbnz	r2, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5c:	2900      	cmp	r1, #0
 8001b5e:	bf08      	it	eq
 8001b60:	2800      	cmpeq	r0, #0
 8001b62:	bf1c      	itt	ne
 8001b64:	f04f 31ff 	movne.w	r1, #4294967295
 8001b68:	f04f 30ff 	movne.w	r0, #4294967295
 8001b6c:	f000 b96e 	b.w	8001e4c <__aeabi_idiv0>
 8001b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8001b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001b78:	f000 f806 	bl	8001b88 <__udivmoddi4>
 8001b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b84:	b004      	add	sp, #16
 8001b86:	4770      	bx	lr

08001b88 <__udivmoddi4>:
 8001b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b8c:	9d08      	ldr	r5, [sp, #32]
 8001b8e:	4604      	mov	r4, r0
 8001b90:	468c      	mov	ip, r1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f040 8083 	bne.w	8001c9e <__udivmoddi4+0x116>
 8001b98:	428a      	cmp	r2, r1
 8001b9a:	4617      	mov	r7, r2
 8001b9c:	d947      	bls.n	8001c2e <__udivmoddi4+0xa6>
 8001b9e:	fab2 f282 	clz	r2, r2
 8001ba2:	b142      	cbz	r2, 8001bb6 <__udivmoddi4+0x2e>
 8001ba4:	f1c2 0020 	rsb	r0, r2, #32
 8001ba8:	fa24 f000 	lsr.w	r0, r4, r0
 8001bac:	4091      	lsls	r1, r2
 8001bae:	4097      	lsls	r7, r2
 8001bb0:	ea40 0c01 	orr.w	ip, r0, r1
 8001bb4:	4094      	lsls	r4, r2
 8001bb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001bba:	0c23      	lsrs	r3, r4, #16
 8001bbc:	fbbc f6f8 	udiv	r6, ip, r8
 8001bc0:	fa1f fe87 	uxth.w	lr, r7
 8001bc4:	fb08 c116 	mls	r1, r8, r6, ip
 8001bc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001bcc:	fb06 f10e 	mul.w	r1, r6, lr
 8001bd0:	4299      	cmp	r1, r3
 8001bd2:	d909      	bls.n	8001be8 <__udivmoddi4+0x60>
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8001bda:	f080 8119 	bcs.w	8001e10 <__udivmoddi4+0x288>
 8001bde:	4299      	cmp	r1, r3
 8001be0:	f240 8116 	bls.w	8001e10 <__udivmoddi4+0x288>
 8001be4:	3e02      	subs	r6, #2
 8001be6:	443b      	add	r3, r7
 8001be8:	1a5b      	subs	r3, r3, r1
 8001bea:	b2a4      	uxth	r4, r4
 8001bec:	fbb3 f0f8 	udiv	r0, r3, r8
 8001bf0:	fb08 3310 	mls	r3, r8, r0, r3
 8001bf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001bf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8001bfc:	45a6      	cmp	lr, r4
 8001bfe:	d909      	bls.n	8001c14 <__udivmoddi4+0x8c>
 8001c00:	193c      	adds	r4, r7, r4
 8001c02:	f100 33ff 	add.w	r3, r0, #4294967295
 8001c06:	f080 8105 	bcs.w	8001e14 <__udivmoddi4+0x28c>
 8001c0a:	45a6      	cmp	lr, r4
 8001c0c:	f240 8102 	bls.w	8001e14 <__udivmoddi4+0x28c>
 8001c10:	3802      	subs	r0, #2
 8001c12:	443c      	add	r4, r7
 8001c14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001c18:	eba4 040e 	sub.w	r4, r4, lr
 8001c1c:	2600      	movs	r6, #0
 8001c1e:	b11d      	cbz	r5, 8001c28 <__udivmoddi4+0xa0>
 8001c20:	40d4      	lsrs	r4, r2
 8001c22:	2300      	movs	r3, #0
 8001c24:	e9c5 4300 	strd	r4, r3, [r5]
 8001c28:	4631      	mov	r1, r6
 8001c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c2e:	b902      	cbnz	r2, 8001c32 <__udivmoddi4+0xaa>
 8001c30:	deff      	udf	#255	; 0xff
 8001c32:	fab2 f282 	clz	r2, r2
 8001c36:	2a00      	cmp	r2, #0
 8001c38:	d150      	bne.n	8001cdc <__udivmoddi4+0x154>
 8001c3a:	1bcb      	subs	r3, r1, r7
 8001c3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001c40:	fa1f f887 	uxth.w	r8, r7
 8001c44:	2601      	movs	r6, #1
 8001c46:	fbb3 fcfe 	udiv	ip, r3, lr
 8001c4a:	0c21      	lsrs	r1, r4, #16
 8001c4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8001c50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001c54:	fb08 f30c 	mul.w	r3, r8, ip
 8001c58:	428b      	cmp	r3, r1
 8001c5a:	d907      	bls.n	8001c6c <__udivmoddi4+0xe4>
 8001c5c:	1879      	adds	r1, r7, r1
 8001c5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8001c62:	d202      	bcs.n	8001c6a <__udivmoddi4+0xe2>
 8001c64:	428b      	cmp	r3, r1
 8001c66:	f200 80e9 	bhi.w	8001e3c <__udivmoddi4+0x2b4>
 8001c6a:	4684      	mov	ip, r0
 8001c6c:	1ac9      	subs	r1, r1, r3
 8001c6e:	b2a3      	uxth	r3, r4
 8001c70:	fbb1 f0fe 	udiv	r0, r1, lr
 8001c74:	fb0e 1110 	mls	r1, lr, r0, r1
 8001c78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8001c7c:	fb08 f800 	mul.w	r8, r8, r0
 8001c80:	45a0      	cmp	r8, r4
 8001c82:	d907      	bls.n	8001c94 <__udivmoddi4+0x10c>
 8001c84:	193c      	adds	r4, r7, r4
 8001c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8001c8a:	d202      	bcs.n	8001c92 <__udivmoddi4+0x10a>
 8001c8c:	45a0      	cmp	r8, r4
 8001c8e:	f200 80d9 	bhi.w	8001e44 <__udivmoddi4+0x2bc>
 8001c92:	4618      	mov	r0, r3
 8001c94:	eba4 0408 	sub.w	r4, r4, r8
 8001c98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001c9c:	e7bf      	b.n	8001c1e <__udivmoddi4+0x96>
 8001c9e:	428b      	cmp	r3, r1
 8001ca0:	d909      	bls.n	8001cb6 <__udivmoddi4+0x12e>
 8001ca2:	2d00      	cmp	r5, #0
 8001ca4:	f000 80b1 	beq.w	8001e0a <__udivmoddi4+0x282>
 8001ca8:	2600      	movs	r6, #0
 8001caa:	e9c5 0100 	strd	r0, r1, [r5]
 8001cae:	4630      	mov	r0, r6
 8001cb0:	4631      	mov	r1, r6
 8001cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cb6:	fab3 f683 	clz	r6, r3
 8001cba:	2e00      	cmp	r6, #0
 8001cbc:	d14a      	bne.n	8001d54 <__udivmoddi4+0x1cc>
 8001cbe:	428b      	cmp	r3, r1
 8001cc0:	d302      	bcc.n	8001cc8 <__udivmoddi4+0x140>
 8001cc2:	4282      	cmp	r2, r0
 8001cc4:	f200 80b8 	bhi.w	8001e38 <__udivmoddi4+0x2b0>
 8001cc8:	1a84      	subs	r4, r0, r2
 8001cca:	eb61 0103 	sbc.w	r1, r1, r3
 8001cce:	2001      	movs	r0, #1
 8001cd0:	468c      	mov	ip, r1
 8001cd2:	2d00      	cmp	r5, #0
 8001cd4:	d0a8      	beq.n	8001c28 <__udivmoddi4+0xa0>
 8001cd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8001cda:	e7a5      	b.n	8001c28 <__udivmoddi4+0xa0>
 8001cdc:	f1c2 0320 	rsb	r3, r2, #32
 8001ce0:	fa20 f603 	lsr.w	r6, r0, r3
 8001ce4:	4097      	lsls	r7, r2
 8001ce6:	fa01 f002 	lsl.w	r0, r1, r2
 8001cea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001cee:	40d9      	lsrs	r1, r3
 8001cf0:	4330      	orrs	r0, r6
 8001cf2:	0c03      	lsrs	r3, r0, #16
 8001cf4:	fbb1 f6fe 	udiv	r6, r1, lr
 8001cf8:	fa1f f887 	uxth.w	r8, r7
 8001cfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8001d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001d04:	fb06 f108 	mul.w	r1, r6, r8
 8001d08:	4299      	cmp	r1, r3
 8001d0a:	fa04 f402 	lsl.w	r4, r4, r2
 8001d0e:	d909      	bls.n	8001d24 <__udivmoddi4+0x19c>
 8001d10:	18fb      	adds	r3, r7, r3
 8001d12:	f106 3cff 	add.w	ip, r6, #4294967295
 8001d16:	f080 808d 	bcs.w	8001e34 <__udivmoddi4+0x2ac>
 8001d1a:	4299      	cmp	r1, r3
 8001d1c:	f240 808a 	bls.w	8001e34 <__udivmoddi4+0x2ac>
 8001d20:	3e02      	subs	r6, #2
 8001d22:	443b      	add	r3, r7
 8001d24:	1a5b      	subs	r3, r3, r1
 8001d26:	b281      	uxth	r1, r0
 8001d28:	fbb3 f0fe 	udiv	r0, r3, lr
 8001d2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001d34:	fb00 f308 	mul.w	r3, r0, r8
 8001d38:	428b      	cmp	r3, r1
 8001d3a:	d907      	bls.n	8001d4c <__udivmoddi4+0x1c4>
 8001d3c:	1879      	adds	r1, r7, r1
 8001d3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001d42:	d273      	bcs.n	8001e2c <__udivmoddi4+0x2a4>
 8001d44:	428b      	cmp	r3, r1
 8001d46:	d971      	bls.n	8001e2c <__udivmoddi4+0x2a4>
 8001d48:	3802      	subs	r0, #2
 8001d4a:	4439      	add	r1, r7
 8001d4c:	1acb      	subs	r3, r1, r3
 8001d4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001d52:	e778      	b.n	8001c46 <__udivmoddi4+0xbe>
 8001d54:	f1c6 0c20 	rsb	ip, r6, #32
 8001d58:	fa03 f406 	lsl.w	r4, r3, r6
 8001d5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8001d60:	431c      	orrs	r4, r3
 8001d62:	fa20 f70c 	lsr.w	r7, r0, ip
 8001d66:	fa01 f306 	lsl.w	r3, r1, r6
 8001d6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8001d6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8001d72:	431f      	orrs	r7, r3
 8001d74:	0c3b      	lsrs	r3, r7, #16
 8001d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8001d7a:	fa1f f884 	uxth.w	r8, r4
 8001d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001d82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001d86:	fb09 fa08 	mul.w	sl, r9, r8
 8001d8a:	458a      	cmp	sl, r1
 8001d8c:	fa02 f206 	lsl.w	r2, r2, r6
 8001d90:	fa00 f306 	lsl.w	r3, r0, r6
 8001d94:	d908      	bls.n	8001da8 <__udivmoddi4+0x220>
 8001d96:	1861      	adds	r1, r4, r1
 8001d98:	f109 30ff 	add.w	r0, r9, #4294967295
 8001d9c:	d248      	bcs.n	8001e30 <__udivmoddi4+0x2a8>
 8001d9e:	458a      	cmp	sl, r1
 8001da0:	d946      	bls.n	8001e30 <__udivmoddi4+0x2a8>
 8001da2:	f1a9 0902 	sub.w	r9, r9, #2
 8001da6:	4421      	add	r1, r4
 8001da8:	eba1 010a 	sub.w	r1, r1, sl
 8001dac:	b2bf      	uxth	r7, r7
 8001dae:	fbb1 f0fe 	udiv	r0, r1, lr
 8001db2:	fb0e 1110 	mls	r1, lr, r0, r1
 8001db6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001dba:	fb00 f808 	mul.w	r8, r0, r8
 8001dbe:	45b8      	cmp	r8, r7
 8001dc0:	d907      	bls.n	8001dd2 <__udivmoddi4+0x24a>
 8001dc2:	19e7      	adds	r7, r4, r7
 8001dc4:	f100 31ff 	add.w	r1, r0, #4294967295
 8001dc8:	d22e      	bcs.n	8001e28 <__udivmoddi4+0x2a0>
 8001dca:	45b8      	cmp	r8, r7
 8001dcc:	d92c      	bls.n	8001e28 <__udivmoddi4+0x2a0>
 8001dce:	3802      	subs	r0, #2
 8001dd0:	4427      	add	r7, r4
 8001dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001dd6:	eba7 0708 	sub.w	r7, r7, r8
 8001dda:	fba0 8902 	umull	r8, r9, r0, r2
 8001dde:	454f      	cmp	r7, r9
 8001de0:	46c6      	mov	lr, r8
 8001de2:	4649      	mov	r1, r9
 8001de4:	d31a      	bcc.n	8001e1c <__udivmoddi4+0x294>
 8001de6:	d017      	beq.n	8001e18 <__udivmoddi4+0x290>
 8001de8:	b15d      	cbz	r5, 8001e02 <__udivmoddi4+0x27a>
 8001dea:	ebb3 020e 	subs.w	r2, r3, lr
 8001dee:	eb67 0701 	sbc.w	r7, r7, r1
 8001df2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001df6:	40f2      	lsrs	r2, r6
 8001df8:	ea4c 0202 	orr.w	r2, ip, r2
 8001dfc:	40f7      	lsrs	r7, r6
 8001dfe:	e9c5 2700 	strd	r2, r7, [r5]
 8001e02:	2600      	movs	r6, #0
 8001e04:	4631      	mov	r1, r6
 8001e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e0a:	462e      	mov	r6, r5
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	e70b      	b.n	8001c28 <__udivmoddi4+0xa0>
 8001e10:	4606      	mov	r6, r0
 8001e12:	e6e9      	b.n	8001be8 <__udivmoddi4+0x60>
 8001e14:	4618      	mov	r0, r3
 8001e16:	e6fd      	b.n	8001c14 <__udivmoddi4+0x8c>
 8001e18:	4543      	cmp	r3, r8
 8001e1a:	d2e5      	bcs.n	8001de8 <__udivmoddi4+0x260>
 8001e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8001e20:	eb69 0104 	sbc.w	r1, r9, r4
 8001e24:	3801      	subs	r0, #1
 8001e26:	e7df      	b.n	8001de8 <__udivmoddi4+0x260>
 8001e28:	4608      	mov	r0, r1
 8001e2a:	e7d2      	b.n	8001dd2 <__udivmoddi4+0x24a>
 8001e2c:	4660      	mov	r0, ip
 8001e2e:	e78d      	b.n	8001d4c <__udivmoddi4+0x1c4>
 8001e30:	4681      	mov	r9, r0
 8001e32:	e7b9      	b.n	8001da8 <__udivmoddi4+0x220>
 8001e34:	4666      	mov	r6, ip
 8001e36:	e775      	b.n	8001d24 <__udivmoddi4+0x19c>
 8001e38:	4630      	mov	r0, r6
 8001e3a:	e74a      	b.n	8001cd2 <__udivmoddi4+0x14a>
 8001e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001e40:	4439      	add	r1, r7
 8001e42:	e713      	b.n	8001c6c <__udivmoddi4+0xe4>
 8001e44:	3802      	subs	r0, #2
 8001e46:	443c      	add	r4, r7
 8001e48:	e724      	b.n	8001c94 <__udivmoddi4+0x10c>
 8001e4a:	bf00      	nop

08001e4c <__aeabi_idiv0>:
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop

08001e50 <MakeMove>:

float dx;
float dy;
//float angle;  // en degrés

void MakeMove() {
 8001e50:	b508      	push	{r3, lr}
    joystick_allow_move = false;
 8001e52:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <MakeMove+0x14>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
    MovePixel();
 8001e58:	f000 fa2e 	bl	80022b8 <MovePixel>
	HAL_Delay(50); // anti rebond peut concluant
 8001e5c:	2032      	movs	r0, #50	; 0x32
 8001e5e:	f001 fcd3 	bl	8003808 <HAL_Delay>
}
 8001e62:	bd08      	pop	{r3, pc}
 8001e64:	200001fc 	.word	0x200001fc

08001e68 <InitGame>:

int InitGame (){
 8001e68:	b508      	push	{r3, lr}
	int error = 0;
	CalculateAngle();
 8001e6a:	f000 f8e9 	bl	8002040 <CalculateAngle>
    MovePixel();
 8001e6e:	f000 fa23 	bl	80022b8 <MovePixel>
	return error;
}
 8001e72:	2000      	movs	r0, #0
 8001e74:	bd08      	pop	{r3, pc}
	...

08001e78 <MainGame>:




void MainGame() {
 8001e78:	b510      	push	{r4, lr}

	UpdateJoystickButton();
 8001e7a:	f000 f9c3 	bl	8002204 <UpdateJoystickButton>

	if (joystick_button == GPIO_PIN_RESET) {
 8001e7e:	4b51      	ldr	r3, [pc, #324]	; (8001fc4 <MainGame+0x14c>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	b313      	cbz	r3, 8001eca <MainGame+0x52>
		TogglePixel(GetPixelX(), GetPixelY());
		while (HAL_GPIO_ReadPin(JOYSTICK_KEY_PORT, JOYSTICK_KEY_PIN) == GPIO_PIN_RESET) {}
	}


    UpdateJoystickX();
 8001e84:	f000 f92a 	bl	80020dc <UpdateJoystickX>
    UpdateJoystickY();
 8001e88:	f000 f932 	bl	80020f0 <UpdateJoystickY>


    if (joystick_allow_move == true) {
 8001e8c:	4b4e      	ldr	r3, [pc, #312]	; (8001fc8 <MainGame+0x150>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	bb5b      	cbnz	r3, 8001eea <MainGame+0x72>
    	CalculateAngle();
    }


    // Vérification si on est dans la zone centrale
    if ((joystick_x >= (joystick_x_calib - JOYSTICK_TOLERANCE)) && (joystick_x <= (joystick_x_calib + JOYSTICK_TOLERANCE)) &&
 8001e92:	4b4e      	ldr	r3, [pc, #312]	; (8001fcc <MainGame+0x154>)
 8001e94:	881a      	ldrh	r2, [r3, #0]
 8001e96:	4b4e      	ldr	r3, [pc, #312]	; (8001fd0 <MainGame+0x158>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	f5a3 7116 	sub.w	r1, r3, #600	; 0x258
 8001e9e:	428a      	cmp	r2, r1
 8001ea0:	db26      	blt.n	8001ef0 <MainGame+0x78>
 8001ea2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	dc22      	bgt.n	8001ef0 <MainGame+0x78>
        (joystick_y >= (joystick_y_calib - JOYSTICK_TOLERANCE)) && (joystick_y <= (joystick_y_calib + JOYSTICK_TOLERANCE))) {
 8001eaa:	4b4a      	ldr	r3, [pc, #296]	; (8001fd4 <MainGame+0x15c>)
 8001eac:	881a      	ldrh	r2, [r3, #0]
 8001eae:	4b4a      	ldr	r3, [pc, #296]	; (8001fd8 <MainGame+0x160>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	f5a3 7116 	sub.w	r1, r3, #600	; 0x258
    if ((joystick_x >= (joystick_x_calib - JOYSTICK_TOLERANCE)) && (joystick_x <= (joystick_x_calib + JOYSTICK_TOLERANCE)) &&
 8001eb6:	428a      	cmp	r2, r1
 8001eb8:	db1a      	blt.n	8001ef0 <MainGame+0x78>
        (joystick_y >= (joystick_y_calib - JOYSTICK_TOLERANCE)) && (joystick_y <= (joystick_y_calib + JOYSTICK_TOLERANCE))) {
 8001eba:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	dc16      	bgt.n	8001ef0 <MainGame+0x78>
    	joystick_allow_move = true;
 8001ec2:	4b41      	ldr	r3, [pc, #260]	; (8001fc8 <MainGame+0x150>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	701a      	strb	r2, [r3, #0]
 8001ec8:	e046      	b.n	8001f58 <MainGame+0xe0>
		TogglePixel(GetPixelX(), GetPixelY());
 8001eca:	f000 f9e9 	bl	80022a0 <GetPixelX>
 8001ece:	4604      	mov	r4, r0
 8001ed0:	f000 f9ec 	bl	80022ac <GetPixelY>
 8001ed4:	4601      	mov	r1, r0
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	f000 fc50 	bl	800277c <TogglePixel>
		while (HAL_GPIO_ReadPin(JOYSTICK_KEY_PORT, JOYSTICK_KEY_PIN) == GPIO_PIN_RESET) {}
 8001edc:	2108      	movs	r1, #8
 8001ede:	483f      	ldr	r0, [pc, #252]	; (8001fdc <MainGame+0x164>)
 8001ee0:	f002 fdea 	bl	8004ab8 <HAL_GPIO_ReadPin>
 8001ee4:	2800      	cmp	r0, #0
 8001ee6:	d0f9      	beq.n	8001edc <MainGame+0x64>
 8001ee8:	e7cc      	b.n	8001e84 <MainGame+0xc>
    	CalculateAngle();
 8001eea:	f000 f8a9 	bl	8002040 <CalculateAngle>
 8001eee:	e7d0      	b.n	8001e92 <MainGame+0x1a>
    } else if (joystick_allow_move) {
 8001ef0:	4b35      	ldr	r3, [pc, #212]	; (8001fc8 <MainGame+0x150>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	b383      	cbz	r3, 8001f58 <MainGame+0xe0>

    	if (angle >= -45 && angle <= 45) {
 8001ef6:	4b3a      	ldr	r3, [pc, #232]	; (8001fe0 <MainGame+0x168>)
 8001ef8:	edd3 7a00 	vldr	s15, [r3]
 8001efc:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001fe4 <MainGame+0x16c>
 8001f00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f08:	db06      	blt.n	8001f18 <MainGame+0xa0>
 8001f0a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001fe8 <MainGame+0x170>
 8001f0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f16:	d920      	bls.n	8001f5a <MainGame+0xe2>
    		if (GetPixelX() > 0) {
    			SetPixelX(GetPixelX()-1);
    			MakeMove();
    		}
		} else if (angle > 45 && angle <= 135) {
 8001f18:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001fe8 <MainGame+0x170>
 8001f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f24:	dd06      	ble.n	8001f34 <MainGame+0xbc>
 8001f26:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001fec <MainGame+0x174>
 8001f2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f32:	d920      	bls.n	8001f76 <MainGame+0xfe>
			if (GetPixelY() < 7) {
				SetPixelY(GetPixelY()+1);
				MakeMove();
			}
		} else if (angle < -45 && angle >= -135) {
 8001f34:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001fe4 <MainGame+0x16c>
 8001f38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f40:	d506      	bpl.n	8001f50 <MainGame+0xd8>
 8001f42:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001ff0 <MainGame+0x178>
 8001f46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f4e:	da20      	bge.n	8001f92 <MainGame+0x11a>
			if (GetPixelY() > 0) {
				SetPixelY(GetPixelY()-1);
				MakeMove();
			}
		} else {
			if (GetPixelX() < 7) {
 8001f50:	f000 f9a6 	bl	80022a0 <GetPixelX>
 8001f54:	2806      	cmp	r0, #6
 8001f56:	dd2a      	ble.n	8001fae <MainGame+0x136>
				SetPixelX(GetPixelX()+1);
				MakeMove();
			}
		}
    }
}
 8001f58:	bd10      	pop	{r4, pc}
    		if (GetPixelX() > 0) {
 8001f5a:	f000 f9a1 	bl	80022a0 <GetPixelX>
 8001f5e:	2800      	cmp	r0, #0
 8001f60:	ddfa      	ble.n	8001f58 <MainGame+0xe0>
    			SetPixelX(GetPixelX()-1);
 8001f62:	f000 f99d 	bl	80022a0 <GetPixelX>
 8001f66:	b2c0      	uxtb	r0, r0
 8001f68:	3801      	subs	r0, #1
 8001f6a:	b240      	sxtb	r0, r0
 8001f6c:	f000 f9d6 	bl	800231c <SetPixelX>
    			MakeMove();
 8001f70:	f7ff ff6e 	bl	8001e50 <MakeMove>
 8001f74:	e7f0      	b.n	8001f58 <MainGame+0xe0>
			if (GetPixelY() < 7) {
 8001f76:	f000 f999 	bl	80022ac <GetPixelY>
 8001f7a:	2806      	cmp	r0, #6
 8001f7c:	dcec      	bgt.n	8001f58 <MainGame+0xe0>
				SetPixelY(GetPixelY()+1);
 8001f7e:	f000 f995 	bl	80022ac <GetPixelY>
 8001f82:	b2c0      	uxtb	r0, r0
 8001f84:	3001      	adds	r0, #1
 8001f86:	b240      	sxtb	r0, r0
 8001f88:	f000 f9dc 	bl	8002344 <SetPixelY>
				MakeMove();
 8001f8c:	f7ff ff60 	bl	8001e50 <MakeMove>
 8001f90:	e7e2      	b.n	8001f58 <MainGame+0xe0>
			if (GetPixelY() > 0) {
 8001f92:	f000 f98b 	bl	80022ac <GetPixelY>
 8001f96:	2800      	cmp	r0, #0
 8001f98:	ddde      	ble.n	8001f58 <MainGame+0xe0>
				SetPixelY(GetPixelY()-1);
 8001f9a:	f000 f987 	bl	80022ac <GetPixelY>
 8001f9e:	b2c0      	uxtb	r0, r0
 8001fa0:	3801      	subs	r0, #1
 8001fa2:	b240      	sxtb	r0, r0
 8001fa4:	f000 f9ce 	bl	8002344 <SetPixelY>
				MakeMove();
 8001fa8:	f7ff ff52 	bl	8001e50 <MakeMove>
 8001fac:	e7d4      	b.n	8001f58 <MainGame+0xe0>
				SetPixelX(GetPixelX()+1);
 8001fae:	f000 f977 	bl	80022a0 <GetPixelX>
 8001fb2:	b2c0      	uxtb	r0, r0
 8001fb4:	3001      	adds	r0, #1
 8001fb6:	b240      	sxtb	r0, r0
 8001fb8:	f000 f9b0 	bl	800231c <SetPixelX>
				MakeMove();
 8001fbc:	f7ff ff48 	bl	8001e50 <MakeMove>
}
 8001fc0:	e7ca      	b.n	8001f58 <MainGame+0xe0>
 8001fc2:	bf00      	nop
 8001fc4:	2000073c 	.word	0x2000073c
 8001fc8:	200001fc 	.word	0x200001fc
 8001fcc:	20000a48 	.word	0x20000a48
 8001fd0:	20000a46 	.word	0x20000a46
 8001fd4:	20000840 	.word	0x20000840
 8001fd8:	20000a44 	.word	0x20000a44
 8001fdc:	48000400 	.word	0x48000400
 8001fe0:	20000a50 	.word	0x20000a50
 8001fe4:	c2340000 	.word	0xc2340000
 8001fe8:	42340000 	.word	0x42340000
 8001fec:	43070000 	.word	0x43070000
 8001ff0:	c3070000 	.word	0xc3070000

08001ff4 <StartGame>:

int StartGame() {
 8001ff4:	b510      	push	{r4, lr}
	int error = InitGame();
 8001ff6:	f7ff ff37 	bl	8001e68 <InitGame>
	if (error != 0) {
 8001ffa:	b918      	cbnz	r0, 8002004 <StartGame+0x10>
 8001ffc:	4604      	mov	r4, r0
		printf("[GAME][StartGame][error] Failed to initialize the game.\r\n");
		return -1;
	}
	mainTakuzu();
 8001ffe:	f000 fc23 	bl	8002848 <mainTakuzu>
	while(!CompareGrids(takuzuGenerated, takuzuToPlay)) {
 8002002:	e007      	b.n	8002014 <StartGame+0x20>
		printf("[GAME][StartGame][error] Failed to initialize the game.\r\n");
 8002004:	4809      	ldr	r0, [pc, #36]	; (800202c <StartGame+0x38>)
 8002006:	f005 fd43 	bl	8007a90 <puts>
		return -1;
 800200a:	f04f 34ff 	mov.w	r4, #4294967295
 800200e:	e00a      	b.n	8002026 <StartGame+0x32>
		MainGame();
 8002010:	f7ff ff32 	bl	8001e78 <MainGame>
	while(!CompareGrids(takuzuGenerated, takuzuToPlay)) {
 8002014:	4906      	ldr	r1, [pc, #24]	; (8002030 <StartGame+0x3c>)
 8002016:	4807      	ldr	r0, [pc, #28]	; (8002034 <StartGame+0x40>)
 8002018:	f000 fbf4 	bl	8002804 <CompareGrids>
 800201c:	2800      	cmp	r0, #0
 800201e:	d0f7      	beq.n	8002010 <StartGame+0x1c>
	}
	printf("[GAME][StartGame][info] Win !\n\r");
 8002020:	4805      	ldr	r0, [pc, #20]	; (8002038 <StartGame+0x44>)
 8002022:	f005 fcaf 	bl	8007984 <iprintf>
	return error;
}
 8002026:	4620      	mov	r0, r4
 8002028:	bd10      	pop	{r4, pc}
 800202a:	bf00      	nop
 800202c:	08009e94 	.word	0x08009e94
 8002030:	20000a58 	.word	0x20000a58
 8002034:	20000844 	.word	0x20000844
 8002038:	08009ed0 	.word	0x08009ed0
 800203c:	00000000 	.word	0x00000000

08002040 <CalculateAngle>:
 * and their respective calibration values.
 *
 * @note The angle is calculated using the formula:
 *       angle = atan2(dy, dx) * (180.0 / M_PI)
 */
void CalculateAngle() {
 8002040:	b508      	push	{r3, lr}
 8002042:	ed2d 8b04 	vpush	{d8-d9}
    dx = joystick_x - joystick_x_calib;
 8002046:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <CalculateAngle+0x80>)
 8002048:	881b      	ldrh	r3, [r3, #0]
 800204a:	4a1e      	ldr	r2, [pc, #120]	; (80020c4 <CalculateAngle+0x84>)
 800204c:	8812      	ldrh	r2, [r2, #0]
 800204e:	1a9b      	subs	r3, r3, r2
 8002050:	ee07 3a90 	vmov	s15, r3
 8002054:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002058:	4b1b      	ldr	r3, [pc, #108]	; (80020c8 <CalculateAngle+0x88>)
 800205a:	edc3 7a00 	vstr	s15, [r3]
    dy = joystick_y - joystick_y_calib;
 800205e:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <CalculateAngle+0x8c>)
 8002060:	881b      	ldrh	r3, [r3, #0]
 8002062:	4a1b      	ldr	r2, [pc, #108]	; (80020d0 <CalculateAngle+0x90>)
 8002064:	8812      	ldrh	r2, [r2, #0]
 8002066:	1a9b      	subs	r3, r3, r2
 8002068:	ee07 3a10 	vmov	s14, r3
 800206c:	eeb8 8ac7 	vcvt.f32.s32	s16, s14
 8002070:	4b18      	ldr	r3, [pc, #96]	; (80020d4 <CalculateAngle+0x94>)
 8002072:	ed83 8a00 	vstr	s16, [r3]
    angle = atan2(dy, dx) * (180.0 / M_PI);
 8002076:	ee17 0a90 	vmov	r0, s15
 800207a:	f7ff f99d 	bl	80013b8 <__aeabi_f2d>
 800207e:	ec41 0b19 	vmov	d9, r0, r1
 8002082:	ee18 0a10 	vmov	r0, s16
 8002086:	f7ff f997 	bl	80013b8 <__aeabi_f2d>
 800208a:	eeb0 1a49 	vmov.f32	s2, s18
 800208e:	eef0 1a69 	vmov.f32	s3, s19
 8002092:	ec41 0b10 	vmov	d0, r0, r1
 8002096:	f007 fe0c 	bl	8009cb2 <atan2>
 800209a:	ec51 0b10 	vmov	r0, r1, d0
 800209e:	a306      	add	r3, pc, #24	; (adr r3, 80020b8 <CalculateAngle+0x78>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7ff f9e0 	bl	8001468 <__aeabi_dmul>
 80020a8:	f7ff fcb6 	bl	8001a18 <__aeabi_d2f>
 80020ac:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <CalculateAngle+0x98>)
 80020ae:	6018      	str	r0, [r3, #0]
}
 80020b0:	ecbd 8b04 	vpop	{d8-d9}
 80020b4:	bd08      	pop	{r3, pc}
 80020b6:	bf00      	nop
 80020b8:	1a63c1f8 	.word	0x1a63c1f8
 80020bc:	404ca5dc 	.word	0x404ca5dc
 80020c0:	20000a48 	.word	0x20000a48
 80020c4:	20000a46 	.word	0x20000a46
 80020c8:	20000a4c 	.word	0x20000a4c
 80020cc:	20000840 	.word	0x20000840
 80020d0:	20000a44 	.word	0x20000a44
 80020d4:	20000a54 	.word	0x20000a54
 80020d8:	20000a50 	.word	0x20000a50

080020dc <UpdateJoystickX>:
 * @brief Updates the X axis value of the joystick.
 *
 * This function retrieves the current ADC value for the joystick's X axis using `BSP_ADC_getValue()`
 * and updates the `joystick_x` variable.
 */
void UpdateJoystickX() {
 80020dc:	b508      	push	{r3, lr}
    joystick_x = BSP_ADC_getValue(ADC_1);
 80020de:	2000      	movs	r0, #0
 80020e0:	f000 fdb6 	bl	8002c50 <BSP_ADC_getValue>
 80020e4:	4b01      	ldr	r3, [pc, #4]	; (80020ec <UpdateJoystickX+0x10>)
 80020e6:	8018      	strh	r0, [r3, #0]
}
 80020e8:	bd08      	pop	{r3, pc}
 80020ea:	bf00      	nop
 80020ec:	20000a48 	.word	0x20000a48

080020f0 <UpdateJoystickY>:
 * @brief Updates the Y axis value of the joystick.
 *
 * This function retrieves the current ADC value for the joystick's Y axis using `BSP_ADC_getValue()`
 * and updates the `joystick_y` variable.
 */
void UpdateJoystickY() {
 80020f0:	b508      	push	{r3, lr}
    joystick_y = BSP_ADC_getValue(ADC_2);
 80020f2:	2001      	movs	r0, #1
 80020f4:	f000 fdac 	bl	8002c50 <BSP_ADC_getValue>
 80020f8:	4b01      	ldr	r3, [pc, #4]	; (8002100 <UpdateJoystickY+0x10>)
 80020fa:	8018      	strh	r0, [r3, #0]
}
 80020fc:	bd08      	pop	{r3, pc}
 80020fe:	bf00      	nop
 8002100:	20000840 	.word	0x20000840

08002104 <Calibrate>:
int Calibrate() {
 8002104:	b570      	push	{r4, r5, r6, lr}
    printf("[JOYSTICK][Calibrate][info][init] Joystick calibration.\n\r");
 8002106:	481d      	ldr	r0, [pc, #116]	; (800217c <Calibrate+0x78>)
 8002108:	f005 fc3c 	bl	8007984 <iprintf>
    BSP_WS2812_display_full(WS2812_COLOR_LIGHT_RED, 64);
 800210c:	2140      	movs	r1, #64	; 0x40
 800210e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002112:	f000 fc7b 	bl	8002a0c <BSP_WS2812_display_full>
    printf("[JOYSTICK][Calibrate][info][processing] Processing joystick calibration.\n\r");
 8002116:	481a      	ldr	r0, [pc, #104]	; (8002180 <Calibrate+0x7c>)
 8002118:	f005 fc34 	bl	8007984 <iprintf>
    for (int i = 0; i < JOYSTICK_CALIBRATION; i++) {
 800211c:	2400      	movs	r4, #0
    uint32_t sum_x = 0, sum_y = 0;
 800211e:	4625      	mov	r5, r4
 8002120:	4626      	mov	r6, r4
    for (int i = 0; i < JOYSTICK_CALIBRATION; i++) {
 8002122:	2c63      	cmp	r4, #99	; 0x63
 8002124:	dc0e      	bgt.n	8002144 <Calibrate+0x40>
        HAL_Delay(10);  // Petite pause entre les lectures
 8002126:	200a      	movs	r0, #10
 8002128:	f001 fb6e 	bl	8003808 <HAL_Delay>
        UpdateJoystickX();
 800212c:	f7ff ffd6 	bl	80020dc <UpdateJoystickX>
        UpdateJoystickY();
 8002130:	f7ff ffde 	bl	80020f0 <UpdateJoystickY>
        sum_x += joystick_x;  // Read ADC value for X
 8002134:	4b13      	ldr	r3, [pc, #76]	; (8002184 <Calibrate+0x80>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	441e      	add	r6, r3
        sum_y += joystick_y;  // Read ADC value for Y
 800213a:	4b13      	ldr	r3, [pc, #76]	; (8002188 <Calibrate+0x84>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	441d      	add	r5, r3
    for (int i = 0; i < JOYSTICK_CALIBRATION; i++) {
 8002140:	3401      	adds	r4, #1
 8002142:	e7ee      	b.n	8002122 <Calibrate+0x1e>
    joystick_x_calib = sum_x / JOYSTICK_CALIBRATION;
 8002144:	4a11      	ldr	r2, [pc, #68]	; (800218c <Calibrate+0x88>)
 8002146:	fba2 1306 	umull	r1, r3, r2, r6
 800214a:	095b      	lsrs	r3, r3, #5
 800214c:	4e10      	ldr	r6, [pc, #64]	; (8002190 <Calibrate+0x8c>)
 800214e:	8033      	strh	r3, [r6, #0]
    joystick_y_calib = sum_y / JOYSTICK_CALIBRATION;
 8002150:	fba2 2305 	umull	r2, r3, r2, r5
 8002154:	095b      	lsrs	r3, r3, #5
 8002156:	4c0f      	ldr	r4, [pc, #60]	; (8002194 <Calibrate+0x90>)
 8002158:	8023      	strh	r3, [r4, #0]
    printf("[JOYSTICK][Calibrate][info][complete] Joyctick calibration completed.\n\r");
 800215a:	480f      	ldr	r0, [pc, #60]	; (8002198 <Calibrate+0x94>)
 800215c:	f005 fc12 	bl	8007984 <iprintf>
    printf("X calibre: %d\n\r", joystick_x_calib);
 8002160:	8831      	ldrh	r1, [r6, #0]
 8002162:	480e      	ldr	r0, [pc, #56]	; (800219c <Calibrate+0x98>)
 8002164:	f005 fc0e 	bl	8007984 <iprintf>
    printf("Y calibre: %d\n\r", joystick_y_calib);
 8002168:	8821      	ldrh	r1, [r4, #0]
 800216a:	480d      	ldr	r0, [pc, #52]	; (80021a0 <Calibrate+0x9c>)
 800216c:	f005 fc0a 	bl	8007984 <iprintf>
    BSP_WS2812_display_full(WS2812_COLOR_BLACK, 64);
 8002170:	2140      	movs	r1, #64	; 0x40
 8002172:	2000      	movs	r0, #0
 8002174:	f000 fc4a 	bl	8002a0c <BSP_WS2812_display_full>
}
 8002178:	2000      	movs	r0, #0
 800217a:	bd70      	pop	{r4, r5, r6, pc}
 800217c:	08009ef0 	.word	0x08009ef0
 8002180:	08009f2c 	.word	0x08009f2c
 8002184:	20000a48 	.word	0x20000a48
 8002188:	20000840 	.word	0x20000840
 800218c:	51eb851f 	.word	0x51eb851f
 8002190:	20000a46 	.word	0x20000a46
 8002194:	20000a44 	.word	0x20000a44
 8002198:	08009f78 	.word	0x08009f78
 800219c:	08009fc0 	.word	0x08009fc0
 80021a0:	08009fd0 	.word	0x08009fd0

080021a4 <InitJoystick>:
int InitJoystick (){
 80021a4:	b510      	push	{r4, lr}
 80021a6:	b082      	sub	sp, #8
	BSP_GPIO_pin_config(JOYSTICK_KEY_PORT, JOYSTICK_KEY_PIN, GPIO_MODE_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 80021a8:	2400      	movs	r4, #0
 80021aa:	9401      	str	r4, [sp, #4]
 80021ac:	9400      	str	r4, [sp, #0]
 80021ae:	2301      	movs	r3, #1
 80021b0:	4622      	mov	r2, r4
 80021b2:	2108      	movs	r1, #8
 80021b4:	4811      	ldr	r0, [pc, #68]	; (80021fc <InitJoystick+0x58>)
 80021b6:	f000 fe11 	bl	8002ddc <BSP_GPIO_pin_config>
	BSP_ADC_init();
 80021ba:	f000 fc8b 	bl	8002ad4 <BSP_ADC_init>
	BSP_GPIO_pin_config(JOYSTICK_X_Y_PORT, JOYSTICK_X_PIN, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 80021be:	9401      	str	r4, [sp, #4]
 80021c0:	9400      	str	r4, [sp, #0]
 80021c2:	4623      	mov	r3, r4
 80021c4:	2203      	movs	r2, #3
 80021c6:	2101      	movs	r1, #1
 80021c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021cc:	f000 fe06 	bl	8002ddc <BSP_GPIO_pin_config>
	BSP_GPIO_pin_config(JOYSTICK_X_Y_PORT, JOYSTICK_Y_PIN, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 80021d0:	9401      	str	r4, [sp, #4]
 80021d2:	9400      	str	r4, [sp, #0]
 80021d4:	4623      	mov	r3, r4
 80021d6:	2203      	movs	r2, #3
 80021d8:	2102      	movs	r1, #2
 80021da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021de:	f000 fdfd 	bl	8002ddc <BSP_GPIO_pin_config>
	error += Calibrate();
 80021e2:	f7ff ff8f 	bl	8002104 <Calibrate>
	if (error == 0) {
 80021e6:	b908      	cbnz	r0, 80021ec <InitJoystick+0x48>
}
 80021e8:	b002      	add	sp, #8
 80021ea:	bd10      	pop	{r4, pc}
    printf("[JOYSTICK][InitJoystick][error] %d errors occured during InitJoystick.\n\r", error);
 80021ec:	4601      	mov	r1, r0
 80021ee:	4804      	ldr	r0, [pc, #16]	; (8002200 <InitJoystick+0x5c>)
 80021f0:	f005 fbc8 	bl	8007984 <iprintf>
	return JOYSTICK_FAILURE;
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295
 80021f8:	e7f6      	b.n	80021e8 <InitJoystick+0x44>
 80021fa:	bf00      	nop
 80021fc:	48000400 	.word	0x48000400
 8002200:	08009fe0 	.word	0x08009fe0

08002204 <UpdateJoystickButton>:
 * This function reads the current state of the joystick button (pressed or not) using `HAL_GPIO_ReadPin()`
 * and updates the `joystick_button` variable.
 *
 * @note `GPIO_PIN_RESET` (LOW), `GPIO_PIN_SET` (HIGH).
 */
void UpdateJoystickButton() {
 8002204:	b508      	push	{r3, lr}
	joystick_button = HAL_GPIO_ReadPin(JOYSTICK_KEY_PORT, JOYSTICK_KEY_PIN);
 8002206:	2108      	movs	r1, #8
 8002208:	4802      	ldr	r0, [pc, #8]	; (8002214 <UpdateJoystickButton+0x10>)
 800220a:	f002 fc55 	bl	8004ab8 <HAL_GPIO_ReadPin>
 800220e:	4b02      	ldr	r3, [pc, #8]	; (8002218 <UpdateJoystickButton+0x14>)
 8002210:	7018      	strb	r0, [r3, #0]
}
 8002212:	bd08      	pop	{r3, pc}
 8002214:	48000400 	.word	0x48000400
 8002218:	2000073c 	.word	0x2000073c

0800221c <main>:

/**
  * @brief  Point d'entrÃ©e de votre application
  */
int main(void)
{
 800221c:	b510      	push	{r4, lr}
	/* This line must remain the first in your main!
	 * It initializes all the low-level layers of the drivers (Hardware Abstraction Layer),
	 * which is a necessary prerequisite for the execution of the following lines.
	 */
	HAL_Init();
 800221e:	f001 fad1 	bl	80037c4 <HAL_Init>

	/* Initialization of the peripherals used in your program */
	BSP_GPIO_enable();
 8002222:	f000 fda7 	bl	8002d74 <BSP_GPIO_enable>
	BSP_UART_init(UART2_ID,115200);
 8002226:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800222a:	2001      	movs	r0, #1
 800222c:	f001 f93c 	bl	80034a8 <BSP_UART_init>

	/* Indicates that printf outputs are redirected to UART2 */
	BSP_SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8002230:	2201      	movs	r2, #1
 8002232:	4611      	mov	r1, r2
 8002234:	4610      	mov	r0, r2
 8002236:	f000 fdf5 	bl	8002e24 <BSP_SYS_set_std_usart>
	printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\r"
 800223a:	480f      	ldr	r0, [pc, #60]	; (8002278 <main+0x5c>)
 800223c:	f005 fba2 	bl	8007984 <iprintf>





	int errorMatrice = InitMatrix();
 8002240:	f000 f824 	bl	800228c <InitMatrix>
 8002244:	4604      	mov	r4, r0
	int errorJoystick = InitJoystick();
 8002246:	f7ff ffad 	bl	80021a4 <InitJoystick>

    if (errorMatrice != MATRIX_SUCCESS) {
 800224a:	b924      	cbnz	r4, 8002256 <main+0x3a>
        printf("[MAIN][main][error] Failed to initialize the matrix.\n\r");
        return MAIN_FAILURE;
    }

    if (errorJoystick != JOYSTICK_SUCCESS) {
 800224c:	b138      	cbz	r0, 800225e <main+0x42>
        printf("[MAIN][main][error] Failed to initialize the joystick.\n\r");
 800224e:	480b      	ldr	r0, [pc, #44]	; (800227c <main+0x60>)
 8002250:	f005 fb98 	bl	8007984 <iprintf>
        return MAIN_FAILURE;
 8002254:	e00d      	b.n	8002272 <main+0x56>
        printf("[MAIN][main][error] Failed to initialize the matrix.\n\r");
 8002256:	480a      	ldr	r0, [pc, #40]	; (8002280 <main+0x64>)
 8002258:	f005 fb94 	bl	8007984 <iprintf>
        return MAIN_FAILURE;
 800225c:	e009      	b.n	8002272 <main+0x56>
    }

    printf("[MAIN][main][info] Successful initialization of components!\r\n\r\n");
 800225e:	4809      	ldr	r0, [pc, #36]	; (8002284 <main+0x68>)
 8002260:	f005 fc16 	bl	8007a90 <puts>


    /* Background task, infinite loop... whatever you call it, you're never getting out of it */
	while (1)
	{
		int errorStartGame = StartGame();
 8002264:	f7ff fec6 	bl	8001ff4 <StartGame>
		if (errorStartGame != 0) {
 8002268:	2800      	cmp	r0, #0
 800226a:	d0fb      	beq.n	8002264 <main+0x48>
			printf("[MAIN][main][error] Failed to start the game.\r\n");
 800226c:	4806      	ldr	r0, [pc, #24]	; (8002288 <main+0x6c>)
 800226e:	f005 fc0f 	bl	8007a90 <puts>
			return -1;
		}
	}
}
 8002272:	f04f 30ff 	mov.w	r0, #4294967295
 8002276:	bd10      	pop	{r4, pc}
 8002278:	0800a02c 	.word	0x0800a02c
 800227c:	0800aa84 	.word	0x0800aa84
 8002280:	0800aa4c 	.word	0x0800aa4c
 8002284:	0800aac0 	.word	0x0800aac0
 8002288:	0800ab00 	.word	0x0800ab00

0800228c <InitMatrix>:
 * with a full matrix set to light red. It can be used to verify that the matrix
 * hardware is properly connected and functional.
 *
 * @return int MATRIX_SUCCESS or MATRIX_FAILURE.
 */
int InitMatrix (){
 800228c:	b508      	push	{r3, lr}
	BSP_WS2812_init();
 800228e:	f000 fb8b 	bl	80029a8 <BSP_WS2812_init>
	BSP_WS2812_display_full(WS2812_COLOR_LIGHT_RED, 64);
 8002292:	2140      	movs	r1, #64	; 0x40
 8002294:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002298:	f000 fbb8 	bl	8002a0c <BSP_WS2812_display_full>
	return MATRIX_SUCCESS;
}
 800229c:	2000      	movs	r0, #0
 800229e:	bd08      	pop	{r3, pc}

080022a0 <GetPixelX>:
 *
 * @return int8_t Current X position.
 */
int8_t GetPixelX(){
	return matrix_pixel_x;
}
 80022a0:	4b01      	ldr	r3, [pc, #4]	; (80022a8 <GetPixelX+0x8>)
 80022a2:	f993 0000 	ldrsb.w	r0, [r3]
 80022a6:	4770      	bx	lr
 80022a8:	20000000 	.word	0x20000000

080022ac <GetPixelY>:
 *
 * @return int8_t Current Y position.
 */
int8_t GetPixelY(){
	return matrix_pixel_y;
}
 80022ac:	4b01      	ldr	r3, [pc, #4]	; (80022b4 <GetPixelY+0x8>)
 80022ae:	f993 0000 	ldrsb.w	r0, [r3]
 80022b2:	4770      	bx	lr
 80022b4:	20000001 	.word	0x20000001

080022b8 <MovePixel>:
int MovePixel() {
 80022b8:	b538      	push	{r3, r4, r5, lr}
	if (GetPixelX() < 0 || GetPixelX() > 7 || GetPixelY() < 0 || GetPixelY() > 7) {
 80022ba:	f7ff fff1 	bl	80022a0 <GetPixelX>
 80022be:	1e04      	subs	r4, r0, #0
 80022c0:	db1c      	blt.n	80022fc <MovePixel+0x44>
 80022c2:	2c07      	cmp	r4, #7
 80022c4:	dc1a      	bgt.n	80022fc <MovePixel+0x44>
 80022c6:	f7ff fff1 	bl	80022ac <GetPixelY>
 80022ca:	2800      	cmp	r0, #0
 80022cc:	db16      	blt.n	80022fc <MovePixel+0x44>
 80022ce:	2807      	cmp	r0, #7
 80022d0:	dc14      	bgt.n	80022fc <MovePixel+0x44>
	TakuzuToMatrix(pixels, takuzuToPlay);
 80022d2:	4d0f      	ldr	r5, [pc, #60]	; (8002310 <MovePixel+0x58>)
 80022d4:	490f      	ldr	r1, [pc, #60]	; (8002314 <MovePixel+0x5c>)
 80022d6:	4628      	mov	r0, r5
 80022d8:	f000 fa2c 	bl	8002734 <TakuzuToMatrix>
	pixels[8*GetPixelY() + GetPixelX()] = CURSOR_COLOR;
 80022dc:	f7ff ffe6 	bl	80022ac <GetPixelY>
 80022e0:	00c4      	lsls	r4, r0, #3
 80022e2:	f7ff ffdd 	bl	80022a0 <GetPixelX>
 80022e6:	4404      	add	r4, r0
 80022e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ec:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
    BSP_WS2812_display(pixels, MATRIX_SIZE);
 80022f0:	2140      	movs	r1, #64	; 0x40
 80022f2:	4628      	mov	r0, r5
 80022f4:	f000 fb74 	bl	80029e0 <BSP_WS2812_display>
	return MATRIX_SUCCESS;
 80022f8:	2000      	movs	r0, #0
}
 80022fa:	bd38      	pop	{r3, r4, r5, pc}
		printf("[MATRIX][MovePixel][warning] Could not move to (%d, %d).\n\r", GetPixelX(), GetPixelY());
 80022fc:	f7ff ffd6 	bl	80022ac <GetPixelY>
 8002300:	4602      	mov	r2, r0
 8002302:	4621      	mov	r1, r4
 8002304:	4804      	ldr	r0, [pc, #16]	; (8002318 <MovePixel+0x60>)
 8002306:	f005 fb3d 	bl	8007984 <iprintf>
		return MATRIX_FAILURE;
 800230a:	f04f 30ff 	mov.w	r0, #4294967295
 800230e:	e7f4      	b.n	80022fa <MovePixel+0x42>
 8002310:	20000740 	.word	0x20000740
 8002314:	20000a58 	.word	0x20000a58
 8002318:	0800ab30 	.word	0x0800ab30

0800231c <SetPixelX>:
 * ensuring it stays within the valid range (0 to 7).
 *
 * @param x New X coordinate.
 * @return int MATRIX_SUCCESS or MATRIX_FAILURE.
 */
int SetPixelX(int8_t x){
 800231c:	b508      	push	{r3, lr}
	int error = 0;
	if (x < 0 || x > 7) {
 800231e:	b2c3      	uxtb	r3, r0
 8002320:	2b07      	cmp	r3, #7
 8002322:	d803      	bhi.n	800232c <SetPixelX+0x10>
	}
	if (error != 0) {
		printf("[MATRIX][SetPixelX][error] Could not set X to (%d).\n\r", x);
		return MATRIX_FAILURE;
	}
	matrix_pixel_x = x;
 8002324:	4b05      	ldr	r3, [pc, #20]	; (800233c <SetPixelX+0x20>)
 8002326:	7018      	strb	r0, [r3, #0]
	return MATRIX_SUCCESS;
 8002328:	2000      	movs	r0, #0
}
 800232a:	bd08      	pop	{r3, pc}
		printf("[MATRIX][SetPixelX][error] Could not set X to (%d).\n\r", x);
 800232c:	4601      	mov	r1, r0
 800232e:	4804      	ldr	r0, [pc, #16]	; (8002340 <SetPixelX+0x24>)
 8002330:	f005 fb28 	bl	8007984 <iprintf>
		return MATRIX_FAILURE;
 8002334:	f04f 30ff 	mov.w	r0, #4294967295
 8002338:	e7f7      	b.n	800232a <SetPixelX+0xe>
 800233a:	bf00      	nop
 800233c:	20000000 	.word	0x20000000
 8002340:	0800ab6c 	.word	0x0800ab6c

08002344 <SetPixelY>:
 * ensuring it stays within the valid range (0 to 7).
 *
 * @param y New Y coordinate.
 * @return int MATRIX_SUCCESS or MATRIX_FAILURE.
 */
int SetPixelY(int8_t y){
 8002344:	b508      	push	{r3, lr}
	int error = 0;
	if (y < 0 || y > 7) {
 8002346:	b2c3      	uxtb	r3, r0
 8002348:	2b07      	cmp	r3, #7
 800234a:	d803      	bhi.n	8002354 <SetPixelY+0x10>
	}
	if (error != 0) {
		printf("[MATRIX][SetPixelY][error] Could not set Y to (%d).\n\r", y);
		return MATRIX_FAILURE;
	}
	matrix_pixel_y = y;
 800234c:	4b05      	ldr	r3, [pc, #20]	; (8002364 <SetPixelY+0x20>)
 800234e:	7018      	strb	r0, [r3, #0]
	return MATRIX_SUCCESS;
 8002350:	2000      	movs	r0, #0
}
 8002352:	bd08      	pop	{r3, pc}
		printf("[MATRIX][SetPixelY][error] Could not set Y to (%d).\n\r", y);
 8002354:	4601      	mov	r1, r0
 8002356:	4804      	ldr	r0, [pc, #16]	; (8002368 <SetPixelY+0x24>)
 8002358:	f005 fb14 	bl	8007984 <iprintf>
		return MATRIX_FAILURE;
 800235c:	f04f 30ff 	mov.w	r0, #4294967295
 8002360:	e7f7      	b.n	8002352 <SetPixelY+0xe>
 8002362:	bf00      	nop
 8002364:	20000001 	.word	0x20000001
 8002368:	0800aba4 	.word	0x0800aba4

0800236c <resetSeed>:
 * @brief Resets the random seed for generating Takuzu puzzles.
 *
 * This function sets the random seed to the current system tick using `HAL_GetTick()`,
 * ensuring randomness for Takuzu puzzle generation.
 */
void resetSeed() {
 800236c:	b510      	push	{r4, lr}
	startDate = HAL_GetTick();
 800236e:	f001 fa45 	bl	80037fc <HAL_GetTick>
 8002372:	4c04      	ldr	r4, [pc, #16]	; (8002384 <resetSeed+0x18>)
 8002374:	6020      	str	r0, [r4, #0]
    srand(startDate);  // set the random seed to the current 'HAL_GetTick()'
 8002376:	f005 fb93 	bl	8007aa0 <srand>
    printf("[TAKUZU][resetSeed][info] New random seed : %lu\n\r", (unsigned long)startDate);
 800237a:	6821      	ldr	r1, [r4, #0]
 800237c:	4802      	ldr	r0, [pc, #8]	; (8002388 <resetSeed+0x1c>)
 800237e:	f005 fb01 	bl	8007984 <iprintf>
}
 8002382:	bd10      	pop	{r4, pc}
 8002384:	20000b58 	.word	0x20000b58
 8002388:	0800abdc 	.word	0x0800abdc

0800238c <isTimeExceeded>:
/**
 * @brief Checks if the allowed time for Takuzu generation has been exceeded.
 *
 * @return true if 200ms has passed since the seed was reset, otherwise false.
 */
bool isTimeExceeded() {
 800238c:	b508      	push	{r3, lr}
    uint32_t currentTime = HAL_GetTick();
 800238e:	f001 fa35 	bl	80037fc <HAL_GetTick>
    return (currentTime - startDate) >= 200;
 8002392:	4b04      	ldr	r3, [pc, #16]	; (80023a4 <isTimeExceeded+0x18>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	1ac0      	subs	r0, r0, r3
}
 8002398:	28c7      	cmp	r0, #199	; 0xc7
 800239a:	bf94      	ite	ls
 800239c:	2000      	movls	r0, #0
 800239e:	2001      	movhi	r0, #1
 80023a0:	bd08      	pop	{r3, pc}
 80023a2:	bf00      	nop
 80023a4:	20000b58 	.word	0x20000b58

080023a8 <max2OnColJusquaLigne>:
 * @param ligneMax The row index up to which the check is performed.
 *
 * @return true if no repeated sequences exist, false otherwise.
 */
bool max2OnColJusquaLigne(int col, int ligneMax) {
    for (int i = 0; i < ligneMax - 1; i++) {
 80023a8:	2300      	movs	r3, #0
 80023aa:	1e4a      	subs	r2, r1, #1
 80023ac:	429a      	cmp	r2, r3
 80023ae:	dd20      	ble.n	80023f2 <max2OnColJusquaLigne+0x4a>
bool max2OnColJusquaLigne(int col, int ligneMax) {
 80023b0:	b430      	push	{r4, r5}
 80023b2:	e003      	b.n	80023bc <max2OnColJusquaLigne+0x14>
    for (int i = 0; i < ligneMax - 1; i++) {
 80023b4:	3301      	adds	r3, #1
 80023b6:	1e4a      	subs	r2, r1, #1
 80023b8:	429a      	cmp	r2, r3
 80023ba:	dd17      	ble.n	80023ec <max2OnColJusquaLigne+0x44>
        if (takuzuGenerated[i][col] != EMPTY &&
 80023bc:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 80023c0:	4c0d      	ldr	r4, [pc, #52]	; (80023f8 <max2OnColJusquaLigne+0x50>)
 80023c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80023c6:	2a02      	cmp	r2, #2
 80023c8:	d0f4      	beq.n	80023b4 <max2OnColJusquaLigne+0xc>
            takuzuGenerated[i][col] == takuzuGenerated[i+1][col] &&
 80023ca:	1c5c      	adds	r4, r3, #1
 80023cc:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 80023d0:	4d09      	ldr	r5, [pc, #36]	; (80023f8 <max2OnColJusquaLigne+0x50>)
 80023d2:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
        if (takuzuGenerated[i][col] != EMPTY &&
 80023d6:	42a2      	cmp	r2, r4
 80023d8:	d1ec      	bne.n	80023b4 <max2OnColJusquaLigne+0xc>
            takuzuGenerated[i+1][col] == takuzuGenerated[i+2][col]) {
 80023da:	1c9a      	adds	r2, r3, #2
 80023dc:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80023e0:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
            takuzuGenerated[i][col] == takuzuGenerated[i+1][col] &&
 80023e4:	4294      	cmp	r4, r2
 80023e6:	d1e5      	bne.n	80023b4 <max2OnColJusquaLigne+0xc>
            return false;
 80023e8:	2000      	movs	r0, #0
 80023ea:	e000      	b.n	80023ee <max2OnColJusquaLigne+0x46>
        }
    }
    return true;
 80023ec:	2001      	movs	r0, #1
}
 80023ee:	bc30      	pop	{r4, r5}
 80023f0:	4770      	bx	lr
    return true;
 80023f2:	2001      	movs	r0, #1
}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	20000844 	.word	0x20000844

080023fc <compteEtVerifieColJusquaLigne>:
 * @param col The column index.
 * @param ligneMax The row index up to which the check is performed.
 *
 * @return true if the count of 0's and 1's is valid, false otherwise.
 */
bool compteEtVerifieColJusquaLigne(int col, int ligneMax) {
 80023fc:	b470      	push	{r4, r5, r6}
    int count0 = 0, count1 = 0;
    for (int i = 0; i <= ligneMax; i++) {
 80023fe:	2300      	movs	r3, #0
    int count0 = 0, count1 = 0;
 8002400:	461e      	mov	r6, r3
 8002402:	461d      	mov	r5, r3
    for (int i = 0; i <= ligneMax; i++) {
 8002404:	e002      	b.n	800240c <compteEtVerifieColJusquaLigne+0x10>
        if (takuzuGenerated[i][col] == 0) count0++;
        else if (takuzuGenerated[i][col] == 1) count1++;
 8002406:	2a01      	cmp	r2, #1
 8002408:	d00b      	beq.n	8002422 <compteEtVerifieColJusquaLigne+0x26>
    for (int i = 0; i <= ligneMax; i++) {
 800240a:	3301      	adds	r3, #1
 800240c:	428b      	cmp	r3, r1
 800240e:	dc0a      	bgt.n	8002426 <compteEtVerifieColJusquaLigne+0x2a>
        if (takuzuGenerated[i][col] == 0) count0++;
 8002410:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8002414:	4c09      	ldr	r4, [pc, #36]	; (800243c <compteEtVerifieColJusquaLigne+0x40>)
 8002416:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800241a:	2a00      	cmp	r2, #0
 800241c:	d1f3      	bne.n	8002406 <compteEtVerifieColJusquaLigne+0xa>
 800241e:	3501      	adds	r5, #1
 8002420:	e7f3      	b.n	800240a <compteEtVerifieColJusquaLigne+0xe>
        else if (takuzuGenerated[i][col] == 1) count1++;
 8002422:	3601      	adds	r6, #1
 8002424:	e7f1      	b.n	800240a <compteEtVerifieColJusquaLigne+0xe>
    }
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 8002426:	2d04      	cmp	r5, #4
 8002428:	dc03      	bgt.n	8002432 <compteEtVerifieColJusquaLigne+0x36>
 800242a:	2e04      	cmp	r6, #4
 800242c:	dd04      	ble.n	8002438 <compteEtVerifieColJusquaLigne+0x3c>
 800242e:	2000      	movs	r0, #0
 8002430:	e000      	b.n	8002434 <compteEtVerifieColJusquaLigne+0x38>
 8002432:	2000      	movs	r0, #0
}
 8002434:	bc70      	pop	{r4, r5, r6}
 8002436:	4770      	bx	lr
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 8002438:	2001      	movs	r0, #1
 800243a:	e7fb      	b.n	8002434 <compteEtVerifieColJusquaLigne+0x38>
 800243c:	20000844 	.word	0x20000844

08002440 <max2OnLine>:
 * @param ligne The row to check.
 *
 * @return true if no repeated sequences exist, false otherwise.
 */
bool max2OnLine(int ligne[SIZE]) {
    for (int i = 0; i < SIZE - 2; i++) {
 8002440:	2300      	movs	r3, #0
 8002442:	e00b      	b.n	800245c <max2OnLine+0x1c>
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 8002444:	3102      	adds	r1, #2
 8002446:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 800244a:	4294      	cmp	r4, r2
 800244c:	d113      	bne.n	8002476 <max2OnLine+0x36>
            return false;
 800244e:	2000      	movs	r0, #0
 8002450:	e000      	b.n	8002454 <max2OnLine+0x14>
        }
    }
    return true;
 8002452:	2001      	movs	r0, #1
}
 8002454:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002458:	4770      	bx	lr
    for (int i = 0; i < SIZE - 2; i++) {
 800245a:	3301      	adds	r3, #1
 800245c:	2b05      	cmp	r3, #5
 800245e:	dc13      	bgt.n	8002488 <max2OnLine+0x48>
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 8002460:	4619      	mov	r1, r3
 8002462:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8002466:	2a02      	cmp	r2, #2
 8002468:	d0f7      	beq.n	800245a <max2OnLine+0x1a>
bool max2OnLine(int ligne[SIZE]) {
 800246a:	b410      	push	{r4}
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 800246c:	1c5c      	adds	r4, r3, #1
 800246e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8002472:	42a2      	cmp	r2, r4
 8002474:	d0e6      	beq.n	8002444 <max2OnLine+0x4>
    for (int i = 0; i < SIZE - 2; i++) {
 8002476:	3301      	adds	r3, #1
 8002478:	2b05      	cmp	r3, #5
 800247a:	dcea      	bgt.n	8002452 <max2OnLine+0x12>
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 800247c:	4619      	mov	r1, r3
 800247e:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8002482:	2a02      	cmp	r2, #2
 8002484:	d1f2      	bne.n	800246c <max2OnLine+0x2c>
 8002486:	e7f6      	b.n	8002476 <max2OnLine+0x36>
    return true;
 8002488:	2001      	movs	r0, #1
}
 800248a:	4770      	bx	lr

0800248c <compteEtVerifie>:
 *
 * @param ligne The row to check.
 *
 * @return true if the count of 0's and 1's is valid, false otherwise.
 */
bool compteEtVerifie(int ligne[SIZE]) {
 800248c:	b410      	push	{r4}
    int count0 = 0, count1 = 0;
    for (int i = 0; i < SIZE; i++) {
 800248e:	2300      	movs	r3, #0
    int count0 = 0, count1 = 0;
 8002490:	461c      	mov	r4, r3
 8002492:	4619      	mov	r1, r3
    for (int i = 0; i < SIZE; i++) {
 8002494:	e002      	b.n	800249c <compteEtVerifie+0x10>
        if (ligne[i] == 0) count0++;
        else if (ligne[i] == 1) count1++;
 8002496:	2a01      	cmp	r2, #1
 8002498:	d008      	beq.n	80024ac <compteEtVerifie+0x20>
    for (int i = 0; i < SIZE; i++) {
 800249a:	3301      	adds	r3, #1
 800249c:	2b07      	cmp	r3, #7
 800249e:	dc07      	bgt.n	80024b0 <compteEtVerifie+0x24>
        if (ligne[i] == 0) count0++;
 80024a0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80024a4:	2a00      	cmp	r2, #0
 80024a6:	d1f6      	bne.n	8002496 <compteEtVerifie+0xa>
 80024a8:	3101      	adds	r1, #1
 80024aa:	e7f6      	b.n	800249a <compteEtVerifie+0xe>
        else if (ligne[i] == 1) count1++;
 80024ac:	3401      	adds	r4, #1
 80024ae:	e7f4      	b.n	800249a <compteEtVerifie+0xe>
    }
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 80024b0:	2904      	cmp	r1, #4
 80024b2:	dc03      	bgt.n	80024bc <compteEtVerifie+0x30>
 80024b4:	2c04      	cmp	r4, #4
 80024b6:	dd05      	ble.n	80024c4 <compteEtVerifie+0x38>
 80024b8:	2000      	movs	r0, #0
 80024ba:	e000      	b.n	80024be <compteEtVerifie+0x32>
 80024bc:	2000      	movs	r0, #0
}
 80024be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80024c2:	4770      	bx	lr
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 80024c4:	2001      	movs	r0, #1
 80024c6:	e7fa      	b.n	80024be <compteEtVerifie+0x32>

080024c8 <generateLine>:
 * @param row The row index to fill.
 * @param col The column index to start the filling.
 *
 * @return true if a valid row is generated, false otherwise.
 */
bool generateLine(int row, int col) {
 80024c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ca:	b083      	sub	sp, #12
 80024cc:	4606      	mov	r6, r0

    if (col == SIZE) {
 80024ce:	2908      	cmp	r1, #8
 80024d0:	d10b      	bne.n	80024ea <generateLine+0x22>
        if (!max2OnLine(takuzuGenerated[row]) || !compteEtVerifie(takuzuGenerated[row]))
 80024d2:	4b28      	ldr	r3, [pc, #160]	; (8002574 <generateLine+0xac>)
 80024d4:	eb03 1640 	add.w	r6, r3, r0, lsl #5
 80024d8:	4630      	mov	r0, r6
 80024da:	f7ff ffb1 	bl	8002440 <max2OnLine>
 80024de:	2800      	cmp	r0, #0
 80024e0:	d046      	beq.n	8002570 <generateLine+0xa8>
 80024e2:	4630      	mov	r0, r6
 80024e4:	f7ff ffd2 	bl	800248c <compteEtVerifie>
 80024e8:	e042      	b.n	8002570 <generateLine+0xa8>
 80024ea:	460c      	mov	r4, r1
            return false;
        return true;
    }

    int valeurs[2] = {0, 1};
 80024ec:	2300      	movs	r3, #0
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	2301      	movs	r3, #1
 80024f2:	9301      	str	r3, [sp, #4]
    if (rand() % 2 == 0) {
 80024f4:	f005 fb02 	bl	8007afc <rand>
 80024f8:	f010 0f01 	tst.w	r0, #1
 80024fc:	d103      	bne.n	8002506 <generateLine+0x3e>
        int tmp = valeurs[0];
        valeurs[0] = valeurs[1];
 80024fe:	2301      	movs	r3, #1
 8002500:	9300      	str	r3, [sp, #0]
        valeurs[1] = tmp;
 8002502:	2300      	movs	r3, #0
 8002504:	9301      	str	r3, [sp, #4]
bool generateLine(int row, int col) {
 8002506:	2700      	movs	r7, #0
 8002508:	e000      	b.n	800250c <generateLine+0x44>
    }

    for (int i = 0; i < 2; i++) {
 800250a:	3701      	adds	r7, #1
 800250c:	2f01      	cmp	r7, #1
 800250e:	dc28      	bgt.n	8002562 <generateLine+0x9a>
        int value = valeurs[i];
 8002510:	ab02      	add	r3, sp, #8
 8002512:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8002516:	f853 1c08 	ldr.w	r1, [r3, #-8]
        takuzuGenerated[row][col] = value;
 800251a:	4d16      	ldr	r5, [pc, #88]	; (8002574 <generateLine+0xac>)
 800251c:	eb04 02c6 	add.w	r2, r4, r6, lsl #3
 8002520:	f845 1022 	str.w	r1, [r5, r2, lsl #2]

        if (
            max2OnLine(takuzuGenerated[row]) &&
 8002524:	eb05 1546 	add.w	r5, r5, r6, lsl #5
 8002528:	4628      	mov	r0, r5
 800252a:	f7ff ff89 	bl	8002440 <max2OnLine>
        if (
 800252e:	2800      	cmp	r0, #0
 8002530:	d0eb      	beq.n	800250a <generateLine+0x42>
            compteEtVerifie(takuzuGenerated[row]) &&
 8002532:	4628      	mov	r0, r5
 8002534:	f7ff ffaa 	bl	800248c <compteEtVerifie>
            max2OnLine(takuzuGenerated[row]) &&
 8002538:	2800      	cmp	r0, #0
 800253a:	d0e6      	beq.n	800250a <generateLine+0x42>
            max2OnColJusquaLigne(col, row) &&
 800253c:	4631      	mov	r1, r6
 800253e:	4620      	mov	r0, r4
 8002540:	f7ff ff32 	bl	80023a8 <max2OnColJusquaLigne>
            compteEtVerifie(takuzuGenerated[row]) &&
 8002544:	2800      	cmp	r0, #0
 8002546:	d0e0      	beq.n	800250a <generateLine+0x42>
            compteEtVerifieColJusquaLigne(col, row)
 8002548:	4631      	mov	r1, r6
 800254a:	4620      	mov	r0, r4
 800254c:	f7ff ff56 	bl	80023fc <compteEtVerifieColJusquaLigne>
            max2OnColJusquaLigne(col, row) &&
 8002550:	2800      	cmp	r0, #0
 8002552:	d0da      	beq.n	800250a <generateLine+0x42>
        ) {
            if (generateLine(row, col + 1)) return true;
 8002554:	1c61      	adds	r1, r4, #1
 8002556:	4630      	mov	r0, r6
 8002558:	f7ff ffb6 	bl	80024c8 <generateLine>
 800255c:	2800      	cmp	r0, #0
 800255e:	d0d4      	beq.n	800250a <generateLine+0x42>
 8002560:	e006      	b.n	8002570 <generateLine+0xa8>
        }

    }

    takuzuGenerated[row][col] = EMPTY; // Backtrack if no valid solution
 8002562:	eb04 00c6 	add.w	r0, r4, r6, lsl #3
 8002566:	4b03      	ldr	r3, [pc, #12]	; (8002574 <generateLine+0xac>)
 8002568:	2202      	movs	r2, #2
 800256a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    return false;
 800256e:	2000      	movs	r0, #0
}
 8002570:	b003      	add	sp, #12
 8002572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002574:	20000844 	.word	0x20000844

08002578 <Generate>:
 * @brief Generates the Takuzu puzzle.
 *
 * This function initializes the generation of a valid Takuzu puzzle by repeatedly calling
 * the recursive `generateLine` function and backtracking when necessary.
 */
void Generate() {
 8002578:	b510      	push	{r4, lr}
    printf("[TAKUZU][generate][info][init] Takuzu generation.\n\r");
 800257a:	4818      	ldr	r0, [pc, #96]	; (80025dc <Generate+0x64>)
 800257c:	f005 fa02 	bl	8007984 <iprintf>
	resetSeed();
 8002580:	f7ff fef4 	bl	800236c <resetSeed>

    printf("[TAKUZU][generate][info][processing] Processing Takuzu generation.\n\r");
 8002584:	4816      	ldr	r0, [pc, #88]	; (80025e0 <Generate+0x68>)
 8002586:	f005 f9fd 	bl	8007984 <iprintf>
    for (int i = 0; i < SIZE; i++) {
 800258a:	2400      	movs	r4, #0
 800258c:	e015      	b.n	80025ba <Generate+0x42>
        for (int j = 0; j < SIZE; j++) {
            takuzuGenerated[i][j] = EMPTY;
 800258e:	eb03 01c4 	add.w	r1, r3, r4, lsl #3
 8002592:	4a14      	ldr	r2, [pc, #80]	; (80025e4 <Generate+0x6c>)
 8002594:	2002      	movs	r0, #2
 8002596:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        for (int j = 0; j < SIZE; j++) {
 800259a:	3301      	adds	r3, #1
 800259c:	2b07      	cmp	r3, #7
 800259e:	ddf6      	ble.n	800258e <Generate+0x16>
        }

        bool success = generateLine(i, 0);
 80025a0:	2100      	movs	r1, #0
 80025a2:	4620      	mov	r0, r4
 80025a4:	f7ff ff90 	bl	80024c8 <generateLine>
        if (!success) {
 80025a8:	b930      	cbnz	r0, 80025b8 <Generate+0x40>
            i -= 2; // backtrack to previous line
 80025aa:	3c02      	subs	r4, #2
            if (i < -1) i = -1; // avoid infinit loop
 80025ac:	f1b4 3fff 	cmp.w	r4, #4294967295
 80025b0:	db07      	blt.n	80025c2 <Generate+0x4a>

            if (isTimeExceeded()) {
 80025b2:	f7ff feeb 	bl	800238c <isTimeExceeded>
 80025b6:	b938      	cbnz	r0, 80025c8 <Generate+0x50>
    for (int i = 0; i < SIZE; i++) {
 80025b8:	3401      	adds	r4, #1
 80025ba:	2c07      	cmp	r4, #7
 80025bc:	dc09      	bgt.n	80025d2 <Generate+0x5a>
        for (int j = 0; j < SIZE; j++) {
 80025be:	2300      	movs	r3, #0
 80025c0:	e7ec      	b.n	800259c <Generate+0x24>
            if (i < -1) i = -1; // avoid infinit loop
 80025c2:	f04f 34ff 	mov.w	r4, #4294967295
 80025c6:	e7f4      	b.n	80025b2 <Generate+0x3a>
				resetSeed();
 80025c8:	f7ff fed0 	bl	800236c <resetSeed>
				return Generate();
 80025cc:	f7ff ffd4 	bl	8002578 <Generate>
 80025d0:	e002      	b.n	80025d8 <Generate+0x60>
			}
        }
    }

    printf("[TAKUZU][generate][info][complete] Takuzu generation completed.\n\r");
 80025d2:	4805      	ldr	r0, [pc, #20]	; (80025e8 <Generate+0x70>)
 80025d4:	f005 f9d6 	bl	8007984 <iprintf>
}
 80025d8:	bd10      	pop	{r4, pc}
 80025da:	bf00      	nop
 80025dc:	0800ac10 	.word	0x0800ac10
 80025e0:	0800ac44 	.word	0x0800ac44
 80025e4:	20000844 	.word	0x20000844
 80025e8:	0800ac8c 	.word	0x0800ac8c

080025ec <showTakuzu>:
 *
 * This function prints the Takuzu grid to the console.
 *
 * @param takuzu The Takuzu grid to display.
 */
void showTakuzu(int takuzu[SIZE][SIZE]) {
 80025ec:	b570      	push	{r4, r5, r6, lr}
 80025ee:	4606      	mov	r6, r0
    printf("[TAKUZU][showTakuzu][info][init] Show takuzu.\n");
 80025f0:	4811      	ldr	r0, [pc, #68]	; (8002638 <showTakuzu+0x4c>)
 80025f2:	f005 fa4d 	bl	8007a90 <puts>
    printf("[TAKUZU][showTakuzu][info][processing] Processing show takuzu.\n\r");
 80025f6:	4811      	ldr	r0, [pc, #68]	; (800263c <showTakuzu+0x50>)
 80025f8:	f005 f9c4 	bl	8007984 <iprintf>

    for (int j = 0; j < SIZE; j++) {
 80025fc:	2500      	movs	r5, #0
 80025fe:	e013      	b.n	8002628 <showTakuzu+0x3c>
        for (int i = 0; i < SIZE; i++) {
            if (takuzu[i][j] == EMPTY)
                printf("- ");  // Affiche "-" pour les cases vides '2'
            else
                printf("%d ", takuzu[i][j]);  // Affiche 0 ou 1
 8002600:	480f      	ldr	r0, [pc, #60]	; (8002640 <showTakuzu+0x54>)
 8002602:	f005 f9bf 	bl	8007984 <iprintf>
        for (int i = 0; i < SIZE; i++) {
 8002606:	3401      	adds	r4, #1
 8002608:	2c07      	cmp	r4, #7
 800260a:	dc09      	bgt.n	8002620 <showTakuzu+0x34>
            if (takuzu[i][j] == EMPTY)
 800260c:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8002610:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 8002614:	2902      	cmp	r1, #2
 8002616:	d1f3      	bne.n	8002600 <showTakuzu+0x14>
                printf("- ");  // Affiche "-" pour les cases vides '2'
 8002618:	480a      	ldr	r0, [pc, #40]	; (8002644 <showTakuzu+0x58>)
 800261a:	f005 f9b3 	bl	8007984 <iprintf>
 800261e:	e7f2      	b.n	8002606 <showTakuzu+0x1a>
        }
        printf("\n\r");
 8002620:	4809      	ldr	r0, [pc, #36]	; (8002648 <showTakuzu+0x5c>)
 8002622:	f005 f9af 	bl	8007984 <iprintf>
    for (int j = 0; j < SIZE; j++) {
 8002626:	3501      	adds	r5, #1
 8002628:	2d07      	cmp	r5, #7
 800262a:	dc01      	bgt.n	8002630 <showTakuzu+0x44>
        for (int i = 0; i < SIZE; i++) {
 800262c:	2400      	movs	r4, #0
 800262e:	e7eb      	b.n	8002608 <showTakuzu+0x1c>
    }
    printf("[TAKUZU][showTakuzu][info][complete] Show takuzu completed.\n\r");
 8002630:	4806      	ldr	r0, [pc, #24]	; (800264c <showTakuzu+0x60>)
 8002632:	f005 f9a7 	bl	8007984 <iprintf>
}
 8002636:	bd70      	pop	{r4, r5, r6, pc}
 8002638:	0800acd0 	.word	0x0800acd0
 800263c:	0800ad00 	.word	0x0800ad00
 8002640:	0800ad48 	.word	0x0800ad48
 8002644:	0800ad44 	.word	0x0800ad44
 8002648:	0800aa48 	.word	0x0800aa48
 800264c:	0800ad4c 	.word	0x0800ad4c

08002650 <DetectLignePattern>:
 * @param i The row index.
 * @param ligne The line to check for patterns.
 * @param motif The pattern to detect.
 * @param motif_size The size of the pattern.
 */
void DetectLignePattern(int i, int ligne[], int motif[], int motif_size) {
 8002650:	b470      	push	{r4, r5, r6}
    for (int j = 0; j <= SIZE - motif_size; j++) {
 8002652:	2600      	movs	r6, #0
 8002654:	e002      	b.n	800265c <DetectLignePattern+0xc>
        int match = 1;
 8002656:	2001      	movs	r0, #1
                match = 0;
                break;
            }
        }

        if (match) {
 8002658:	bb50      	cbnz	r0, 80026b0 <DetectLignePattern+0x60>
    for (int j = 0; j <= SIZE - motif_size; j++) {
 800265a:	3601      	adds	r6, #1
 800265c:	f1c3 0008 	rsb	r0, r3, #8
 8002660:	42b0      	cmp	r0, r6
 8002662:	db27      	blt.n	80026b4 <DetectLignePattern+0x64>
        for (int k = 0; k < motif_size; k++) {
 8002664:	2000      	movs	r0, #0
 8002666:	4298      	cmp	r0, r3
 8002668:	daf5      	bge.n	8002656 <DetectLignePattern+0x6>
            if (ligne[j + k] != motif[k]) {
 800266a:	1834      	adds	r4, r6, r0
 800266c:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 8002670:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
 8002674:	42a5      	cmp	r5, r4
 8002676:	d101      	bne.n	800267c <DetectLignePattern+0x2c>
        for (int k = 0; k < motif_size; k++) {
 8002678:	3001      	adds	r0, #1
 800267a:	e7f4      	b.n	8002666 <DetectLignePattern+0x16>
                match = 0;
 800267c:	2000      	movs	r0, #0
 800267e:	e7eb      	b.n	8002658 <DetectLignePattern+0x8>
            for (int k = 0; k < motif_size; k++) {
            	if (motif[0] == 1){ // on retire les 1
            		if (ligne[j + k] == 1) { // motif[k] == 1 &&
 8002680:	1834      	adds	r4, r6, r0
 8002682:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 8002686:	2d01      	cmp	r5, #1
 8002688:	d00e      	beq.n	80026a8 <DetectLignePattern+0x58>
            for (int k = 0; k < motif_size; k++) {
 800268a:	3001      	adds	r0, #1
 800268c:	4298      	cmp	r0, r3
 800268e:	da11      	bge.n	80026b4 <DetectLignePattern+0x64>
            	if (motif[0] == 1){ // on retire les 1
 8002690:	6814      	ldr	r4, [r2, #0]
 8002692:	2c01      	cmp	r4, #1
 8002694:	d0f4      	beq.n	8002680 <DetectLignePattern+0x30>
						ligne[j + k] = EMPTY;
					}
            	} else { // on retire les 0
            		if (ligne[j + k] == 0) { // motif[k] == 1 &&
 8002696:	1834      	adds	r4, r6, r0
 8002698:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 800269c:	2d00      	cmp	r5, #0
 800269e:	d1f4      	bne.n	800268a <DetectLignePattern+0x3a>
						ligne[j + k] = EMPTY;
 80026a0:	2502      	movs	r5, #2
 80026a2:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
 80026a6:	e7f0      	b.n	800268a <DetectLignePattern+0x3a>
						ligne[j + k] = EMPTY;
 80026a8:	2502      	movs	r5, #2
 80026aa:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
 80026ae:	e7ec      	b.n	800268a <DetectLignePattern+0x3a>
            for (int k = 0; k < motif_size; k++) {
 80026b0:	2000      	movs	r0, #0
 80026b2:	e7eb      	b.n	800268c <DetectLignePattern+0x3c>

            }
            return;
        }
    }
}
 80026b4:	bc70      	pop	{r4, r5, r6}
 80026b6:	4770      	bx	lr

080026b8 <CellRemover>:
 *
 * This function checks for specific patterns (1001, 0110, 101, 010) in each row of the Takuzu grid
 * and removes them by setting the corresponding cells to EMPTY. The function iterates over all rows
 * and applies the `DetectLignePattern` function for each pattern.
 */
void CellRemover() {
 80026b8:	b530      	push	{r4, r5, lr}
 80026ba:	b08f      	sub	sp, #60	; 0x3c
    int pattern_1001[] = {1, 0, 0, 1};
 80026bc:	4c1b      	ldr	r4, [pc, #108]	; (800272c <CellRemover+0x74>)
 80026be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026c2:	ad0e      	add	r5, sp, #56	; 0x38
 80026c4:	e905 000f 	stmdb	r5, {r0, r1, r2, r3}
    int pattern_0110[] = {0, 1, 1, 0};
 80026c8:	ad06      	add	r5, sp, #24
 80026ca:	f104 0310 	add.w	r3, r4, #16
 80026ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026d0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    int pattern_101[]  = {1, 0, 1};
 80026d4:	ab03      	add	r3, sp, #12
 80026d6:	3420      	adds	r4, #32
 80026d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80026dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int pattern_010[]  = {0, 1, 0};
 80026e0:	2400      	movs	r4, #0
 80026e2:	9400      	str	r4, [sp, #0]
 80026e4:	2301      	movs	r3, #1
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	9402      	str	r4, [sp, #8]

    for (int i = 0; i < SIZE; i++) {
 80026ea:	e01b      	b.n	8002724 <CellRemover+0x6c>
        DetectLignePattern(i, takuzuToSolve[i], pattern_1001, 4);
 80026ec:	4d10      	ldr	r5, [pc, #64]	; (8002730 <CellRemover+0x78>)
 80026ee:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 80026f2:	2304      	movs	r3, #4
 80026f4:	aa0a      	add	r2, sp, #40	; 0x28
 80026f6:	4629      	mov	r1, r5
 80026f8:	4620      	mov	r0, r4
 80026fa:	f7ff ffa9 	bl	8002650 <DetectLignePattern>
        DetectLignePattern(i, takuzuToSolve[i], pattern_0110, 4);
 80026fe:	2304      	movs	r3, #4
 8002700:	aa06      	add	r2, sp, #24
 8002702:	4629      	mov	r1, r5
 8002704:	4620      	mov	r0, r4
 8002706:	f7ff ffa3 	bl	8002650 <DetectLignePattern>
        DetectLignePattern(i, takuzuToSolve[i], pattern_101, 3);
 800270a:	2303      	movs	r3, #3
 800270c:	aa03      	add	r2, sp, #12
 800270e:	4629      	mov	r1, r5
 8002710:	4620      	mov	r0, r4
 8002712:	f7ff ff9d 	bl	8002650 <DetectLignePattern>
        DetectLignePattern(i, takuzuToSolve[i], pattern_010, 3);
 8002716:	2303      	movs	r3, #3
 8002718:	466a      	mov	r2, sp
 800271a:	4629      	mov	r1, r5
 800271c:	4620      	mov	r0, r4
 800271e:	f7ff ff97 	bl	8002650 <DetectLignePattern>
    for (int i = 0; i < SIZE; i++) {
 8002722:	3401      	adds	r4, #1
 8002724:	2c07      	cmp	r4, #7
 8002726:	dde1      	ble.n	80026ec <CellRemover+0x34>
    }
}
 8002728:	b00f      	add	sp, #60	; 0x3c
 800272a:	bd30      	pop	{r4, r5, pc}
 800272c:	08009e68 	.word	0x08009e68
 8002730:	20000944 	.word	0x20000944

08002734 <TakuzuToMatrix>:
 * to a specific color (light blue for 0, light green for 1, and black for EMPTY).
 *
 * @param pixels A pointer to the pixel array to store the color values.
 * @param takuzu A 2D array representing the Takuzu grid to be converted.
 */
void TakuzuToMatrix(uint32_t* pixels, int takuzu[SIZE][SIZE]) {
 8002734:	b430      	push	{r4, r5}
    for (int i = 0; i < SIZE; i++) {
 8002736:	2400      	movs	r4, #0
 8002738:	e019      	b.n	800276e <TakuzuToMatrix+0x3a>
            //int index = i * SIZE + j;
        	int index = j * SIZE + i;

            switch (takuzu[i][j]) {
                case 0:
                    pixels[index] = WS2812_COLOR_LIGHT_BLUE;
 800273a:	2210      	movs	r2, #16
 800273c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
        for (int j = 0; j < SIZE; j++) {
 8002740:	3301      	adds	r3, #1
 8002742:	2b07      	cmp	r3, #7
 8002744:	dc12      	bgt.n	800276c <TakuzuToMatrix+0x38>
        	int index = j * SIZE + i;
 8002746:	eb04 05c3 	add.w	r5, r4, r3, lsl #3
            switch (takuzu[i][j]) {
 800274a:	eb01 1244 	add.w	r2, r1, r4, lsl #5
 800274e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002752:	2a00      	cmp	r2, #0
 8002754:	d0f1      	beq.n	800273a <TakuzuToMatrix+0x6>
 8002756:	2a01      	cmp	r2, #1
 8002758:	d003      	beq.n	8002762 <TakuzuToMatrix+0x2e>
                case 1:
                    pixels[index] = WS2812_COLOR_LIGHT_GREEN;
                    break;
                case EMPTY:
                default:
                    pixels[index] = WS2812_COLOR_BLACK;
 800275a:	2200      	movs	r2, #0
 800275c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
                    break;
 8002760:	e7ee      	b.n	8002740 <TakuzuToMatrix+0xc>
                    pixels[index] = WS2812_COLOR_LIGHT_GREEN;
 8002762:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002766:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
                    break;
 800276a:	e7e9      	b.n	8002740 <TakuzuToMatrix+0xc>
    for (int i = 0; i < SIZE; i++) {
 800276c:	3401      	adds	r4, #1
 800276e:	2c07      	cmp	r4, #7
 8002770:	dc01      	bgt.n	8002776 <TakuzuToMatrix+0x42>
        for (int j = 0; j < SIZE; j++) {
 8002772:	2300      	movs	r3, #0
 8002774:	e7e5      	b.n	8002742 <TakuzuToMatrix+0xe>
            }
        }
    }
}
 8002776:	bc30      	pop	{r4, r5}
 8002778:	4770      	bx	lr
	...

0800277c <TogglePixel>:
 * @param y The column index of the cell to toggle.
 *
 * @return TAKUZU_SUCCESS if the operation was successful, TAKUZU_FAILURE if there was an error (e.g.,
 *         attempting to modify a fixed cell).
 */
int TogglePixel(int x, int y) {
 800277c:	b510      	push	{r4, lr}
	int error = 0;

	if (takuzuToSolve[x][y] != EMPTY) {
 800277e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
 8002782:	4b1c      	ldr	r3, [pc, #112]	; (80027f4 <TogglePixel+0x78>)
 8002784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d117      	bne.n	80027bc <TogglePixel+0x40>
	    printf("[TAKUZU][TogglePixel][info][player] Impossible fo modify a fix cell(%d, %d).\n\r", x, y);
	    return TAKUZU_FAILURE;
	}

	if (takuzuToPlay[x][y] == 0) {
 800278c:	eb01 03c0 	add.w	r3, r1, r0, lsl #3
 8002790:	4a19      	ldr	r2, [pc, #100]	; (80027f8 <TogglePixel+0x7c>)
 8002792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002796:	b9cb      	cbnz	r3, 80027cc <TogglePixel+0x50>
		takuzuToPlay[x][y] = 1;
 8002798:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800279c:	4613      	mov	r3, r2
 800279e:	2201      	movs	r2, #1
 80027a0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	} else if(takuzuToPlay[x][y] == 1) {
		takuzuToPlay[x][y] = 2;
	} else {
		takuzuToPlay[x][y] = 0;
	}
	error += MovePixel();
 80027a4:	f7ff fd88 	bl	80022b8 <MovePixel>
 80027a8:	4604      	mov	r4, r0
	showTakuzu(takuzuGenerated);
 80027aa:	4814      	ldr	r0, [pc, #80]	; (80027fc <TogglePixel+0x80>)
 80027ac:	f7ff ff1e 	bl	80025ec <showTakuzu>
	showTakuzu(takuzuToPlay);
 80027b0:	4811      	ldr	r0, [pc, #68]	; (80027f8 <TogglePixel+0x7c>)
 80027b2:	f7ff ff1b 	bl	80025ec <showTakuzu>

	if (error == 0) {
 80027b6:	b9cc      	cbnz	r4, 80027ec <TogglePixel+0x70>
	    return TAKUZU_SUCCESS;
	}

	return TAKUZU_FAILURE;
}
 80027b8:	4620      	mov	r0, r4
 80027ba:	bd10      	pop	{r4, pc}
	    printf("[TAKUZU][TogglePixel][info][player] Impossible fo modify a fix cell(%d, %d).\n\r", x, y);
 80027bc:	460a      	mov	r2, r1
 80027be:	4601      	mov	r1, r0
 80027c0:	480f      	ldr	r0, [pc, #60]	; (8002800 <TogglePixel+0x84>)
 80027c2:	f005 f8df 	bl	8007984 <iprintf>
	    return TAKUZU_FAILURE;
 80027c6:	f04f 34ff 	mov.w	r4, #4294967295
 80027ca:	e7f5      	b.n	80027b8 <TogglePixel+0x3c>
	} else if(takuzuToPlay[x][y] == 1) {
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d006      	beq.n	80027de <TogglePixel+0x62>
		takuzuToPlay[x][y] = 0;
 80027d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <TogglePixel+0x7c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80027dc:	e7e2      	b.n	80027a4 <TogglePixel+0x28>
		takuzuToPlay[x][y] = 2;
 80027de:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80027e2:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <TogglePixel+0x7c>)
 80027e4:	2202      	movs	r2, #2
 80027e6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80027ea:	e7db      	b.n	80027a4 <TogglePixel+0x28>
	return TAKUZU_FAILURE;
 80027ec:	f04f 34ff 	mov.w	r4, #4294967295
 80027f0:	e7e2      	b.n	80027b8 <TogglePixel+0x3c>
 80027f2:	bf00      	nop
 80027f4:	20000944 	.word	0x20000944
 80027f8:	20000a58 	.word	0x20000a58
 80027fc:	20000844 	.word	0x20000844
 8002800:	0800ad8c 	.word	0x0800ad8c

08002804 <CompareGrids>:
 * @param grid2 The second grid to compare.
 *
 * @return true if the grids are identical, false otherwise.
 */
int CompareGrids(int grid1[SIZE][SIZE], int grid2[SIZE][SIZE]) {
    for (int i = 0; i < SIZE; i++) {
 8002804:	2200      	movs	r2, #0
 8002806:	2a07      	cmp	r2, #7
 8002808:	dc1c      	bgt.n	8002844 <CompareGrids+0x40>
        for (int j = 0; j < SIZE; j++) {
 800280a:	2300      	movs	r3, #0
 800280c:	2b07      	cmp	r3, #7
 800280e:	dc17      	bgt.n	8002840 <CompareGrids+0x3c>
int CompareGrids(int grid1[SIZE][SIZE], int grid2[SIZE][SIZE]) {
 8002810:	b430      	push	{r4, r5}
            if (grid1[i][j] != grid2[i][j]) {
 8002812:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 8002816:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800281a:	eb01 1442 	add.w	r4, r1, r2, lsl #5
 800281e:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8002822:	42a5      	cmp	r5, r4
 8002824:	d109      	bne.n	800283a <CompareGrids+0x36>
        for (int j = 0; j < SIZE; j++) {
 8002826:	3301      	adds	r3, #1
 8002828:	2b07      	cmp	r3, #7
 800282a:	ddf2      	ble.n	8002812 <CompareGrids+0xe>
    for (int i = 0; i < SIZE; i++) {
 800282c:	3201      	adds	r2, #1
 800282e:	2a07      	cmp	r2, #7
 8002830:	dc01      	bgt.n	8002836 <CompareGrids+0x32>
        for (int j = 0; j < SIZE; j++) {
 8002832:	2300      	movs	r3, #0
 8002834:	e7f8      	b.n	8002828 <CompareGrids+0x24>
                return 0; // found a difference
            }
        }
    }
    return 1; // grids are matching
 8002836:	2001      	movs	r0, #1
 8002838:	e000      	b.n	800283c <CompareGrids+0x38>
                return 0; // found a difference
 800283a:	2000      	movs	r0, #0
}
 800283c:	bc30      	pop	{r4, r5}
 800283e:	4770      	bx	lr
    for (int i = 0; i < SIZE; i++) {
 8002840:	3201      	adds	r2, #1
 8002842:	e7e0      	b.n	8002806 <CompareGrids+0x2>
    return 1; // grids are matching
 8002844:	2001      	movs	r0, #1
}
 8002846:	4770      	bx	lr

08002848 <mainTakuzu>:
 *
 * This function generates a Takuzu puzzle, displays it, removes specific patterns, and prepares
 * the puzzle for gameplay. It creates a copy of the generated Takuzu puzzle, removes patterns from
 * it, and sets up the initial grid for the player to modify.
 */
void mainTakuzu() {
 8002848:	b510      	push	{r4, lr}
	Generate();
 800284a:	f7ff fe95 	bl	8002578 <Generate>
	showTakuzu(takuzuGenerated);
 800284e:	4816      	ldr	r0, [pc, #88]	; (80028a8 <mainTakuzu+0x60>)
 8002850:	f7ff fecc 	bl	80025ec <showTakuzu>

	for (int i = 0; i < SIZE; i++) {
 8002854:	2400      	movs	r4, #0
 8002856:	e00b      	b.n	8002870 <mainTakuzu+0x28>
		for (int j = 0; j < SIZE; j++) {
			takuzuToSolve[i][j] = takuzuGenerated[i][j];
 8002858:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
 800285c:	4912      	ldr	r1, [pc, #72]	; (80028a8 <mainTakuzu+0x60>)
 800285e:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 8002862:	4912      	ldr	r1, [pc, #72]	; (80028ac <mainTakuzu+0x64>)
 8002864:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		for (int j = 0; j < SIZE; j++) {
 8002868:	3301      	adds	r3, #1
 800286a:	2b07      	cmp	r3, #7
 800286c:	ddf4      	ble.n	8002858 <mainTakuzu+0x10>
	for (int i = 0; i < SIZE; i++) {
 800286e:	3401      	adds	r4, #1
 8002870:	2c07      	cmp	r4, #7
 8002872:	dc01      	bgt.n	8002878 <mainTakuzu+0x30>
		for (int j = 0; j < SIZE; j++) {
 8002874:	2300      	movs	r3, #0
 8002876:	e7f8      	b.n	800286a <mainTakuzu+0x22>
		}
	}
	CellRemover();
 8002878:	f7ff ff1e 	bl	80026b8 <CellRemover>
	showTakuzu(takuzuToSolve);
 800287c:	480b      	ldr	r0, [pc, #44]	; (80028ac <mainTakuzu+0x64>)
 800287e:	f7ff feb5 	bl	80025ec <showTakuzu>
	for (int i = 0; i < SIZE; i++) {
 8002882:	2400      	movs	r4, #0
 8002884:	e00b      	b.n	800289e <mainTakuzu+0x56>
		for (int j = 0; j < SIZE; j++) {
			takuzuToPlay[i][j] = takuzuToSolve[i][j];
 8002886:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
 800288a:	4908      	ldr	r1, [pc, #32]	; (80028ac <mainTakuzu+0x64>)
 800288c:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 8002890:	4907      	ldr	r1, [pc, #28]	; (80028b0 <mainTakuzu+0x68>)
 8002892:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		for (int j = 0; j < SIZE; j++) {
 8002896:	3301      	adds	r3, #1
 8002898:	2b07      	cmp	r3, #7
 800289a:	ddf4      	ble.n	8002886 <mainTakuzu+0x3e>
	for (int i = 0; i < SIZE; i++) {
 800289c:	3401      	adds	r4, #1
 800289e:	2c07      	cmp	r4, #7
 80028a0:	dc01      	bgt.n	80028a6 <mainTakuzu+0x5e>
		for (int j = 0; j < SIZE; j++) {
 80028a2:	2300      	movs	r3, #0
 80028a4:	e7f8      	b.n	8002898 <mainTakuzu+0x50>
		}
	}
}
 80028a6:	bd10      	pop	{r4, pc}
 80028a8:	20000844 	.word	0x20000844
 80028ac:	20000944 	.word	0x20000944
 80028b0:	20000a58 	.word	0x20000a58

080028b4 <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{

  while (1)
 80028b4:	e7fe      	b.n	80028b4 <NMI_Handler>

080028b6 <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{

  while (1)
 80028b6:	e7fe      	b.n	80028b6 <HardFault_Handler>

080028b8 <MemManage_Handler>:
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{

  while (1)
 80028b8:	e7fe      	b.n	80028b8 <MemManage_Handler>

080028ba <BusFault_Handler>:
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{

  while (1)
 80028ba:	e7fe      	b.n	80028ba <BusFault_Handler>

080028bc <UsageFault_Handler>:
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{

  while (1)
 80028bc:	e7fe      	b.n	80028bc <UsageFault_Handler>

080028be <SVC_Handler>:
  */
void SVC_Handler(void)
{


}
 80028be:	4770      	bx	lr

080028c0 <DebugMon_Handler>:
  */
void DebugMon_Handler(void)
{


}
 80028c0:	4770      	bx	lr

080028c2 <PendSV_Handler>:
  */
void PendSV_Handler(void)
{


}
 80028c2:	4770      	bx	lr

080028c4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80028c4:	2001      	movs	r0, #1
 80028c6:	4770      	bx	lr

080028c8 <_kill>:

int _kill(int pid, int sig)
{
 80028c8:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028ca:	f004 f9a1 	bl	8006c10 <__errno>
 80028ce:	2316      	movs	r3, #22
 80028d0:	6003      	str	r3, [r0, #0]
  return -1;
}
 80028d2:	f04f 30ff 	mov.w	r0, #4294967295
 80028d6:	bd08      	pop	{r3, pc}

080028d8 <_exit>:

void _exit (int status)
{
 80028d8:	b508      	push	{r3, lr}
  _kill(status, -1);
 80028da:	f04f 31ff 	mov.w	r1, #4294967295
 80028de:	f7ff fff3 	bl	80028c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80028e2:	e7fe      	b.n	80028e2 <_exit+0xa>

080028e4 <_close>:

__attribute__((weak))  int _close(int file)
{
  (void)file;
  return -1;
}
 80028e4:	f04f 30ff 	mov.w	r0, #4294967295
 80028e8:	4770      	bx	lr

080028ea <_fstat>:


__attribute__((weak))  int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80028ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028ee:	604b      	str	r3, [r1, #4]
  return 0;
}
 80028f0:	2000      	movs	r0, #0
 80028f2:	4770      	bx	lr

080028f4 <_isatty>:

__attribute__((weak))  int _isatty(int file)
{
  (void)file;
  return 1;
}
 80028f4:	2001      	movs	r0, #1
 80028f6:	4770      	bx	lr

080028f8 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80028f8:	2000      	movs	r0, #0
 80028fa:	4770      	bx	lr

080028fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028fc:	b510      	push	{r4, lr}
 80028fe:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002900:	4a0c      	ldr	r2, [pc, #48]	; (8002934 <_sbrk+0x38>)
 8002902:	490d      	ldr	r1, [pc, #52]	; (8002938 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002904:	480d      	ldr	r0, [pc, #52]	; (800293c <_sbrk+0x40>)
 8002906:	6800      	ldr	r0, [r0, #0]
 8002908:	b140      	cbz	r0, 800291c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800290a:	480c      	ldr	r0, [pc, #48]	; (800293c <_sbrk+0x40>)
 800290c:	6800      	ldr	r0, [r0, #0]
 800290e:	4403      	add	r3, r0
 8002910:	1a52      	subs	r2, r2, r1
 8002912:	4293      	cmp	r3, r2
 8002914:	d806      	bhi.n	8002924 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002916:	4a09      	ldr	r2, [pc, #36]	; (800293c <_sbrk+0x40>)
 8002918:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800291a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800291c:	4807      	ldr	r0, [pc, #28]	; (800293c <_sbrk+0x40>)
 800291e:	4c08      	ldr	r4, [pc, #32]	; (8002940 <_sbrk+0x44>)
 8002920:	6004      	str	r4, [r0, #0]
 8002922:	e7f2      	b.n	800290a <_sbrk+0xe>
    errno = ENOMEM;
 8002924:	f004 f974 	bl	8006c10 <__errno>
 8002928:	230c      	movs	r3, #12
 800292a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800292c:	f04f 30ff 	mov.w	r0, #4294967295
 8002930:	e7f3      	b.n	800291a <_sbrk+0x1e>
 8002932:	bf00      	nop
 8002934:	20008000 	.word	0x20008000
 8002938:	00000400 	.word	0x00000400
 800293c:	20000200 	.word	0x20000200
 8002940:	20000b70 	.word	0x20000b70

08002944 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002944:	4a03      	ldr	r2, [pc, #12]	; (8002954 <SystemInit+0x10>)
 8002946:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800294a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800294e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <WS2812_send_pixel_asm>:
  .section  .text.User_section

  .global WS2812_send_pixel_asm
  WS2812_send_pixel_asm:
  //R0 : pixel
  	STMDB SP! ,{R4-R7}
 8002958:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
  //R1 : GPIO_PIN_X	: c'est la valeur à inscrire dans le registre BSRR pour mettre à 1 le port demandé
  //R2 : Adresse du registre BSRR du GPIO concerné

	LSL R5, R1, #16	//R5 est la valeur à inscrire dans le registre BSRR pour mettre à 0 le port demandé
 800295c:	ea4f 4501 	mov.w	r5, r1, lsl #16
	MOV R3, #23
 8002960:	f04f 0317 	mov.w	r3, #23

08002964 <loop>:
	loop:

		LSR R4, R0, R3
 8002964:	fa20 f403 	lsr.w	r4, r0, r3
		ANDS R4, R4, #1
 8002968:	f014 0401 	ands.w	r4, r4, #1
		BEQ write0
 800296c:	d00a      	beq.n	8002984 <write0>

0800296e <write1>:
		write1:
			STR R1, [R2]
 800296e:	6011      	str	r1, [r2, #0]
			MOV R7, #T1H
 8002970:	f04f 0728 	mov.w	r7, #40	; 0x28

08002974 <loop1h>:
			loop1h:
				SUBS R7, #1
 8002974:	3f01      	subs	r7, #1
				BNE loop1h
 8002976:	d1fd      	bne.n	8002974 <loop1h>
			STR R5, [R2]
 8002978:	6015      	str	r5, [r2, #0]
			MOV R7, #T1L
 800297a:	f04f 071e 	mov.w	r7, #30

0800297e <loop1l>:
			loop1l:
				SUBS R7, #1
 800297e:	3f01      	subs	r7, #1
				BNE loop1l
 8002980:	d1fd      	bne.n	800297e <loop1l>
			B end_loop
 8002982:	e00a      	b.n	800299a <end_loop>

08002984 <write0>:
		write0:
			STR R1, [R2]
 8002984:	6011      	str	r1, [r2, #0]
			MOV R7, #T0H
 8002986:	f04f 0712 	mov.w	r7, #18

0800298a <loop0h>:
			loop0h:
				SUBS R7, #1
 800298a:	3f01      	subs	r7, #1
				BNE loop0h
 800298c:	d1fd      	bne.n	800298a <loop0h>
			STR R5, [R2]
 800298e:	6015      	str	r5, [r2, #0]
			MOV R7, #T0L
 8002990:	f04f 0728 	mov.w	r7, #40	; 0x28

08002994 <loop0l>:
			loop0l:
				SUBS R7, #1
 8002994:	3f01      	subs	r7, #1
				BNE loop0l
 8002996:	d1fd      	bne.n	8002994 <loop0l>
			B end_loop
 8002998:	e7ff      	b.n	800299a <end_loop>

0800299a <end_loop>:
		end_loop:
		SUB R3, #1
 800299a:	f1a3 0301 	sub.w	r3, r3, #1
		CMP R3, #-1
 800299e:	f1b3 3fff 	cmp.w	r3, #4294967295
	BNE loop
 80029a2:	d1df      	bne.n	8002964 <loop>

	LDMIA SP! ,{R4-R7}
 80029a4:	bcf0      	pop	{r4, r5, r6, r7}
	BX LR
 80029a6:	4770      	bx	lr

080029a8 <BSP_WS2812_init>:

#define OUTPUT(x)	HAL_GPIO_WritePin(WS2812_PORT_DATA, WS2812_PIN_DATA, x)


void BSP_WS2812_init(void)
{
 80029a8:	b500      	push	{lr}
 80029aa:	b083      	sub	sp, #12
	BSP_GPIO_pin_config(WS2812_PORT_DATA, WS2812_PIN_DATA, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_NO_AF);
 80029ac:	2300      	movs	r3, #0
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	2202      	movs	r2, #2
 80029b2:	9200      	str	r2, [sp, #0]
 80029b4:	2201      	movs	r2, #1
 80029b6:	2110      	movs	r1, #16
 80029b8:	4802      	ldr	r0, [pc, #8]	; (80029c4 <BSP_WS2812_init+0x1c>)
 80029ba:	f000 fa0f 	bl	8002ddc <BSP_GPIO_pin_config>
}
 80029be:	b003      	add	sp, #12
 80029c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80029c4:	48000400 	.word	0x48000400

080029c8 <BSP_WS2812_reset>:
	for(i=0;i<size;i++)
		WS2812_send_pixel(pixel);
	__enable_irq();
}

void BSP_WS2812_reset(void){
 80029c8:	b508      	push	{r3, lr}

	//int i;
	OUTPUT(0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2110      	movs	r1, #16
 80029ce:	4803      	ldr	r0, [pc, #12]	; (80029dc <BSP_WS2812_reset+0x14>)
 80029d0:	f002 f879 	bl	8004ac6 <HAL_GPIO_WritePin>
	Delay_us(100);
 80029d4:	2064      	movs	r0, #100	; 0x64
 80029d6:	f7fd fbff 	bl	80001d8 <Delay_us>
	//for(i = 0; i < RES; i++);	//Utilisez cette fonction et reglée RES si la fonction Delay_us n'est pas disponible.
}
 80029da:	bd08      	pop	{r3, pc}
 80029dc:	48000400 	.word	0x48000400

080029e0 <BSP_WS2812_display>:
{
 80029e0:	b570      	push	{r4, r5, r6, lr}
 80029e2:	4606      	mov	r6, r0
 80029e4:	460d      	mov	r5, r1
  __ASM volatile ("cpsid i" : : : "memory");
 80029e6:	b672      	cpsid	i
	BSP_WS2812_reset();
 80029e8:	f7ff ffee 	bl	80029c8 <BSP_WS2812_reset>
	for(i=0;i<size;i++)
 80029ec:	2400      	movs	r4, #0
 80029ee:	42ac      	cmp	r4, r5
 80029f0:	d208      	bcs.n	8002a04 <BSP_WS2812_display+0x24>
		WS2812_send_pixel(pixels[i]);
 80029f2:	4a05      	ldr	r2, [pc, #20]	; (8002a08 <BSP_WS2812_display+0x28>)
 80029f4:	2110      	movs	r1, #16
 80029f6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80029fa:	f7ff ffad 	bl	8002958 <WS2812_send_pixel_asm>
	for(i=0;i<size;i++)
 80029fe:	3401      	adds	r4, #1
 8002a00:	b2e4      	uxtb	r4, r4
 8002a02:	e7f4      	b.n	80029ee <BSP_WS2812_display+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8002a04:	b662      	cpsie	i
}
 8002a06:	bd70      	pop	{r4, r5, r6, pc}
 8002a08:	48000418 	.word	0x48000418

08002a0c <BSP_WS2812_display_full>:
{
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	4606      	mov	r6, r0
 8002a10:	460d      	mov	r5, r1
  __ASM volatile ("cpsid i" : : : "memory");
 8002a12:	b672      	cpsid	i
	BSP_WS2812_reset();
 8002a14:	f7ff ffd8 	bl	80029c8 <BSP_WS2812_reset>
	for(i=0;i<size;i++)
 8002a18:	2400      	movs	r4, #0
 8002a1a:	42ac      	cmp	r4, r5
 8002a1c:	d207      	bcs.n	8002a2e <BSP_WS2812_display_full+0x22>
		WS2812_send_pixel(pixel);
 8002a1e:	4a05      	ldr	r2, [pc, #20]	; (8002a34 <BSP_WS2812_display_full+0x28>)
 8002a20:	2110      	movs	r1, #16
 8002a22:	4630      	mov	r0, r6
 8002a24:	f7ff ff98 	bl	8002958 <WS2812_send_pixel_asm>
	for(i=0;i<size;i++)
 8002a28:	3401      	adds	r4, #1
 8002a2a:	b2e4      	uxtb	r4, r4
 8002a2c:	e7f5      	b.n	8002a1a <BSP_WS2812_display_full+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8002a2e:	b662      	cpsie	i
}
 8002a30:	bd70      	pop	{r4, r5, r6, pc}
 8002a32:	bf00      	nop
 8002a34:	48000418 	.word	0x48000418

08002a38 <ADC_PORT_Init>:
PA4  --------------> ADC2_IN17
PA5  --------------> ADC2_IN13
PA6  --------------> ADC2_IN3
PA7  --------------> ADC2_IN4
*/
void ADC_PORT_Init(){
 8002a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a3a:	b08b      	sub	sp, #44	; 0x2c
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig = {0};
 8002a3c:	2220      	movs	r2, #32
 8002a3e:	2100      	movs	r1, #0
 8002a40:	a802      	add	r0, sp, #8
 8002a42:	f004 f929 	bl	8006c98 <memset>

	// Initialisation du tableau des id des convertisseurs analogique numÃ©rique. Chaque canal non utilisÃ© verra sa case Ã  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002a46:	2300      	movs	r3, #0
 8002a48:	e004      	b.n	8002a54 <ADC_PORT_Init+0x1c>
		adc_id[channel] = -1;
 8002a4a:	4a1e      	ldr	r2, [pc, #120]	; (8002ac4 <ADC_PORT_Init+0x8c>)
 8002a4c:	21ff      	movs	r1, #255	; 0xff
 8002a4e:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002a50:	3301      	adds	r3, #1
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b06      	cmp	r3, #6
 8002a56:	d9f8      	bls.n	8002a4a <ADC_PORT_Init+0x12>

	int8_t index = 0;
	sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8002a58:	2606      	movs	r6, #6
 8002a5a:	9604      	str	r6, [sp, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002a5c:	237f      	movs	r3, #127	; 0x7f
 8002a5e:	9305      	str	r3, [sp, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002a60:	2304      	movs	r3, #4
 8002a62:	9306      	str	r3, [sp, #24]
	sConfig.OffsetSaturation = DISABLE;
 8002a64:	2400      	movs	r4, #0
 8002a66:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
	sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8002a6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a6e:	9308      	str	r3, [sp, #32]
	sConfig.Offset = 0;
 8002a70:	9407      	str	r4, [sp, #28]

	#if USE_IN1
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8002a72:	9401      	str	r4, [sp, #4]
 8002a74:	2501      	movs	r5, #1
 8002a76:	9500      	str	r5, [sp, #0]
 8002a78:	4623      	mov	r3, r4
 8002a7a:	2203      	movs	r2, #3
 8002a7c:	4629      	mov	r1, r5
 8002a7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a82:	f000 f9ab 	bl	8002ddc <BSP_GPIO_pin_config>
		adc_id[ADC_1] = index;
 8002a86:	4f0f      	ldr	r7, [pc, #60]	; (8002ac4 <ADC_PORT_Init+0x8c>)
 8002a88:	703c      	strb	r4, [r7, #0]
		sConfig.Rank = ranks[index];
 8002a8a:	9603      	str	r6, [sp, #12]
		index++;
  		sConfig.Channel = ADC_CHANNEL_1;
 8002a8c:	4b0e      	ldr	r3, [pc, #56]	; (8002ac8 <ADC_PORT_Init+0x90>)
 8002a8e:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002a90:	4e0e      	ldr	r6, [pc, #56]	; (8002acc <ADC_PORT_Init+0x94>)
 8002a92:	a902      	add	r1, sp, #8
 8002a94:	4630      	mov	r0, r6
 8002a96:	f001 f98b 	bl	8003db0 <HAL_ADC_ConfigChannel>
	#endif

	#if USE_IN2
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8002a9a:	9401      	str	r4, [sp, #4]
 8002a9c:	9500      	str	r5, [sp, #0]
 8002a9e:	4623      	mov	r3, r4
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	2102      	movs	r1, #2
 8002aa4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aa8:	f000 f998 	bl	8002ddc <BSP_GPIO_pin_config>
  		adc_id[ADC_2] = index;
 8002aac:	707d      	strb	r5, [r7, #1]
  		sConfig.Rank = ranks[index];
 8002aae:	230c      	movs	r3, #12
 8002ab0:	9303      	str	r3, [sp, #12]
  		index++;
  		sConfig.Channel = ADC_CHANNEL_2;
 8002ab2:	4b07      	ldr	r3, [pc, #28]	; (8002ad0 <ADC_PORT_Init+0x98>)
 8002ab4:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002ab6:	a902      	add	r1, sp, #8
 8002ab8:	4630      	mov	r0, r6
 8002aba:	f001 f979 	bl	8003db0 <HAL_ADC_ConfigChannel>
  		sConfig.Rank = ranks[index];
  		index++;
  		sConfig.Channel = ADC_CHANNEL_17;
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
	#endif
}
 8002abe:	b00b      	add	sp, #44	; 0x2c
 8002ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000208 	.word	0x20000208
 8002ac8:	04300002 	.word	0x04300002
 8002acc:	20000218 	.word	0x20000218
 8002ad0:	08600004 	.word	0x08600004

08002ad4 <BSP_ADC_init>:


void BSP_ADC_init(void)
{
 8002ad4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ad8:	b097      	sub	sp, #92	; 0x5c
	// ADC2 clock enable
	__HAL_RCC_ADC12_CLK_ENABLE();
 8002ada:	4e53      	ldr	r6, [pc, #332]	; (8002c28 <BSP_ADC_init+0x154>)
 8002adc:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002ade:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ae2:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002ae4:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002ae6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002aee:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002af0:	f043 0320 	orr.w	r3, r3, #32
 8002af4:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002af6:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002af8:	f003 0320 	and.w	r3, r3, #32
 8002afc:	9301      	str	r3, [sp, #4]
 8002afe:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002b00:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002b08:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	9302      	str	r3, [sp, #8]
 8002b10:	9b02      	ldr	r3, [sp, #8]

	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b12:	2240      	movs	r2, #64	; 0x40
 8002b14:	2100      	movs	r1, #0
 8002b16:	a806      	add	r0, sp, #24
 8002b18:	f004 f8be 	bl	8006c98 <memset>
	// Initializes the peripherals clocks
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002b1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b20:	9305      	str	r3, [sp, #20]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002b22:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002b26:	9314      	str	r3, [sp, #80]	; 0x50
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002b28:	a805      	add	r0, sp, #20
 8002b2a:	f002 fc67 	bl	80053fc <HAL_RCCEx_PeriphCLKConfig>

	// Initialisation de l'ADC2
	hadc.Instance = ADC2; 									//
 8002b2e:	4c3f      	ldr	r4, [pc, #252]	; (8002c2c <BSP_ADC_init+0x158>)
 8002b30:	4b3f      	ldr	r3, [pc, #252]	; (8002c30 <BSP_ADC_init+0x15c>)
 8002b32:	6023      	str	r3, [r4, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2; 	//
 8002b34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b38:	6063      	str	r3, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B; 				//
 8002b3a:	2500      	movs	r5, #0
 8002b3c:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT; 				//
 8002b3e:	60e5      	str	r5, [r4, #12]
	hadc.Init.GainCompensation = 0;
 8002b40:	6125      	str	r5, [r4, #16]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;				//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8002b42:	f04f 0901 	mov.w	r9, #1
 8002b46:	f8c4 9014 	str.w	r9, [r4, #20]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;				//TODO a confirmer?
 8002b4a:	2308      	movs	r3, #8
 8002b4c:	61a3      	str	r3, [r4, #24]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8002b4e:	7725      	strb	r5, [r4, #28]
	hadc.Init.ContinuousConvMode = DISABLE; 				//
 8002b50:	7765      	strb	r5, [r4, #29]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;
 8002b52:	2702      	movs	r7, #2
 8002b54:	6227      	str	r7, [r4, #32]
	hadc.Init.DiscontinuousConvMode = DISABLE; 				//
 8002b56:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8002b5a:	f44f 63b4 	mov.w	r3, #1440	; 0x5a0
 8002b5e:	62e3      	str	r3, [r4, #44]	; 0x2c
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;	//ADC_EXTERNALTRIGCONVEDGE_RISING
 8002b60:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8002b64:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	hadc.Init.DMAContinuousRequests = ENABLE; 				//
 8002b68:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
	hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002b6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b70:	63e3      	str	r3, [r4, #60]	; 0x3c
	hadc.Init.OversamplingMode = DISABLE;
 8002b72:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	HAL_ADC_Init(&hadc);
 8002b76:	4620      	mov	r0, r4
 8002b78:	f000 fe5c 	bl	8003834 <HAL_ADC_Init>

	//DÃ©clenchements de l'ADC par le TIMER6 (TRGO)
	BSP_TIMER_run_us(TIMER6_ID, 1000, true);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette pÃ©riode de mesure !)
 8002b7c:	464a      	mov	r2, r9
 8002b7e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b82:	2004      	movs	r0, #4
 8002b84:	f000 fa70 	bl	8003068 <BSP_TIMER_run_us>
	BSP_TIMER_enable_output_trigger(TIMER6_ID);
 8002b88:	2004      	movs	r0, #4
 8002b8a:	f000 fb61 	bl	8003250 <BSP_TIMER_enable_output_trigger>

	//__NVIC_EnableIRQ(ADC1_2_IRQn);	//si on souhaite dÃ©clencher une IT aprÃ¨s chaque conversion

	// Initialisation des ports
	ADC_PORT_Init();
 8002b8e:	f7ff ff53 	bl	8002a38 <ADC_PORT_Init>

	// ADC2 DMA Init
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002b92:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	64b3      	str	r3, [r6, #72]	; 0x48
 8002b9a:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002b9c:	f003 0304 	and.w	r3, r3, #4
 8002ba0:	9303      	str	r3, [sp, #12]
 8002ba2:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002ba4:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002ba6:	ea43 0309 	orr.w	r3, r3, r9
 8002baa:	64b3      	str	r3, [r6, #72]	; 0x48
 8002bac:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002bae:	ea03 0309 	and.w	r3, r3, r9
 8002bb2:	9304      	str	r3, [sp, #16]
 8002bb4:	9b04      	ldr	r3, [sp, #16]
	hdma.Instance = DMA1_Channel1;
 8002bb6:	4e1f      	ldr	r6, [pc, #124]	; (8002c34 <BSP_ADC_init+0x160>)
 8002bb8:	4b1f      	ldr	r3, [pc, #124]	; (8002c38 <BSP_ADC_init+0x164>)
 8002bba:	6033      	str	r3, [r6, #0]
	hdma.Init.Request = DMA_REQUEST_ADC2;
 8002bbc:	2324      	movs	r3, #36	; 0x24
 8002bbe:	6073      	str	r3, [r6, #4]
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY; //On indique au pÃ©riphÃ©rique DMA qu'il doit copier des donnÃ©es d'un pÃ©riphÃ©rique vers la mÃ©moire.
 8002bc0:	60b5      	str	r5, [r6, #8]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;		//A chaque copie, l'adresse source des donnÃ©es n'est pas incrÃ©mentÃ©e (il se sert dans le mÃªme registre de l'ADC pour chaque nouvelle donnÃ©e)
 8002bc2:	60f5      	str	r5, [r6, #12]
	hdma.Init.MemInc = DMA_MINC_ENABLE;			//A chaque copie, l'adresse destination des donnÃ©es est  incrÃ©mentÃ©e (il range les donnÃ©es en mÃ©moire dans un tableau)
 8002bc4:	2380      	movs	r3, #128	; 0x80
 8002bc6:	6133      	str	r3, [r6, #16]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bcc:	6173      	str	r3, [r6, #20]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bce:	f8c6 8018 	str.w	r8, [r6, #24]
	hdma.Init.Mode = DMA_CIRCULAR;
 8002bd2:	2320      	movs	r3, #32
 8002bd4:	61f3      	str	r3, [r6, #28]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8002bd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bda:	6233      	str	r3, [r6, #32]
	HAL_DMA_Init(&hdma);
 8002bdc:	4630      	mov	r0, r6
 8002bde:	f001 fd07 	bl	80045f0 <HAL_DMA_Init>
	__HAL_LINKDMA(&hadc,DMA_Handle,hdma);
 8002be2:	6566      	str	r6, [r4, #84]	; 0x54
 8002be4:	62b4      	str	r4, [r6, #40]	; 0x28

	// DMA interrupt
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002be6:	462a      	mov	r2, r5
 8002be8:	4629      	mov	r1, r5
 8002bea:	200b      	movs	r0, #11
 8002bec:	f001 fc50 	bl	8004490 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002bf0:	200b      	movs	r0, #11
 8002bf2:	f001 fc81 	bl	80044f8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8002bf6:	462a      	mov	r2, r5
 8002bf8:	4629      	mov	r1, r5
 8002bfa:	205e      	movs	r0, #94	; 0x5e
 8002bfc:	f001 fc48 	bl	8004490 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8002c00:	205e      	movs	r0, #94	; 0x5e
 8002c02:	f001 fc79 	bl	80044f8 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002c06:	462a      	mov	r2, r5
 8002c08:	4629      	mov	r1, r5
 8002c0a:	2012      	movs	r0, #18
 8002c0c:	f001 fc40 	bl	8004490 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002c10:	2012      	movs	r0, #18
 8002c12:	f001 fc71 	bl	80044f8 <HAL_NVIC_EnableIRQ>
	//HAL_ADC_Start_IT(&hadc);

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,(uint32_t*)adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8002c16:	463a      	mov	r2, r7
 8002c18:	4908      	ldr	r1, [pc, #32]	; (8002c3c <BSP_ADC_init+0x168>)
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f001 fb9e 	bl	800435c <HAL_ADC_Start_DMA>

}
 8002c20:	b017      	add	sp, #92	; 0x5c
 8002c22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	20000218 	.word	0x20000218
 8002c30:	50000100 	.word	0x50000100
 8002c34:	20000284 	.word	0x20000284
 8002c38:	40020008 	.word	0x40020008
 8002c3c:	20000204 	.word	0x20000204

08002c40 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 8002c40:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc);
 8002c42:	4802      	ldr	r0, [pc, #8]	; (8002c4c <ADC1_2_IRQHandler+0xc>)
 8002c44:	f000 ff18 	bl	8003a78 <HAL_ADC_IRQHandler>
}
 8002c48:	bd08      	pop	{r3, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000218 	.word	0x20000218

08002c50 <BSP_ADC_getValue>:
* @param	channel : un canal de ADC_0 Ã  ADC_15
* @retval 	un entier signÃ© sur 16 bits, correspondant Ã  la valeur demandÃ©e, pouvant aller de 0 Ã  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas Ã©tÃ© initialisÃ© (le define USE_ADCx correspondant est commentÃ©)
*/
uint16_t BSP_ADC_getValue(adc_id_e channel)
{
 8002c50:	b508      	push	{r3, lr}
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8002c52:	4b09      	ldr	r3, [pc, #36]	; (8002c78 <BSP_ADC_getValue+0x28>)
 8002c54:	561b      	ldrsb	r3, [r3, r0]
 8002c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5a:	d005      	beq.n	8002c68 <BSP_ADC_getValue+0x18>
 8002c5c:	2806      	cmp	r0, #6
 8002c5e:	d803      	bhi.n	8002c68 <BSP_ADC_getValue+0x18>
	{
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
		return -1;
	}
	return adc_converted_value[adc_id[channel]];
 8002c60:	4a06      	ldr	r2, [pc, #24]	; (8002c7c <BSP_ADC_getValue+0x2c>)
 8002c62:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
}
 8002c66:	bd08      	pop	{r3, pc}
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
 8002c68:	4601      	mov	r1, r0
 8002c6a:	4805      	ldr	r0, [pc, #20]	; (8002c80 <BSP_ADC_getValue+0x30>)
 8002c6c:	f004 fe8a 	bl	8007984 <iprintf>
		return -1;
 8002c70:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002c74:	e7f7      	b.n	8002c66 <BSP_ADC_getValue+0x16>
 8002c76:	bf00      	nop
 8002c78:	20000208 	.word	0x20000208
 8002c7c:	20000204 	.word	0x20000204
 8002c80:	0800adf4 	.word	0x0800adf4

08002c84 <HAL_ADC_ConvCpltCallback>:
}



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c84:	b508      	push	{r3, lr}
	UNUSED(hadc);
	flag_new_sample_available = true;
 8002c86:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <HAL_ADC_ConvCpltCallback+0x14>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	701a      	strb	r2, [r3, #0]
	if(callback_function)
 8002c8c:	4b03      	ldr	r3, [pc, #12]	; (8002c9c <HAL_ADC_ConvCpltCallback+0x18>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	b103      	cbz	r3, 8002c94 <HAL_ADC_ConvCpltCallback+0x10>
		callback_function();
 8002c92:	4798      	blx	r3
}
 8002c94:	bd08      	pop	{r3, pc}
 8002c96:	bf00      	nop
 8002c98:	20000214 	.word	0x20000214
 8002c9c:	20000210 	.word	0x20000210

08002ca0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ca0:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	2108      	movs	r1, #8
 8002ca6:	4802      	ldr	r0, [pc, #8]	; (8002cb0 <HAL_ADC_ConvHalfCpltCallback+0x10>)
 8002ca8:	f001 ff0d 	bl	8004ac6 <HAL_GPIO_WritePin>
	UNUSED(hadc);
}
 8002cac:	bd08      	pop	{r3, pc}
 8002cae:	bf00      	nop
 8002cb0:	48000400 	.word	0x48000400

08002cb4 <DMA1_Channel1_IRQHandler>:
{
	callback_function = callback;
}


void DMA1_Channel1_IRQHandler(void) {
 8002cb4:	b508      	push	{r3, lr}

	HAL_DMA_IRQHandler(&hdma);
 8002cb6:	4802      	ldr	r0, [pc, #8]	; (8002cc0 <DMA1_Channel1_IRQHandler+0xc>)
 8002cb8:	f001 fdc5 	bl	8004846 <HAL_DMA_IRQHandler>

	//See errata sheet
 //   hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CHTIF1 << (hdma.ChannelIndex & 0x1FU));
//    hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CTCIF1 << (hdma.ChannelIndex & 0x1FU));
   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
}
 8002cbc:	bd08      	pop	{r3, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000284 	.word	0x20000284

08002cc4 <call_extit_user_callback>:
 *
 * Cette fonction est appelÃ©e par les fonctions d'interruption EXTIx_IRQHandler
 * @param pin_number : numÃ©ro de la broche pour laquelle appeler la fonction de callback (entier compris entre 0 et 15)
 */
static void call_extit_user_callback(uint8_t pin_number)
{
 8002cc4:	b508      	push	{r3, lr}
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	4083      	lsls	r3, r0
 8002cca:	b29b      	uxth	r3, r3
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002ccc:	4a07      	ldr	r2, [pc, #28]	; (8002cec <call_extit_user_callback+0x28>)
 8002cce:	6952      	ldr	r2, [r2, #20]
 8002cd0:	421a      	tst	r2, r3
 8002cd2:	d00a      	beq.n	8002cea <call_extit_user_callback+0x26>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002cd4:	4a05      	ldr	r2, [pc, #20]	; (8002cec <call_extit_user_callback+0x28>)
 8002cd6:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002cd8:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <call_extit_user_callback+0x2c>)
 8002cda:	8812      	ldrh	r2, [r2, #0]
 8002cdc:	4213      	tst	r3, r2
 8002cde:	d004      	beq.n	8002cea <call_extit_user_callback+0x26>
		{
			if(callbacks[pin_number])
 8002ce0:	4b04      	ldr	r3, [pc, #16]	; (8002cf4 <call_extit_user_callback+0x30>)
 8002ce2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002ce6:	b103      	cbz	r3, 8002cea <call_extit_user_callback+0x26>
				(*callbacks[pin_number])(pin_number);
 8002ce8:	4798      	blx	r3
		}
	}
}
 8002cea:	bd08      	pop	{r3, pc}
 8002cec:	40010400 	.word	0x40010400
 8002cf0:	20000324 	.word	0x20000324
 8002cf4:	200002e4 	.word	0x200002e4

08002cf8 <EXTI0_IRQHandler>:
 * @pre		Cette fonction NE DOIT PAS Ãªtre appelÃ©e directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de callback rensignÃ©e par l'utilisateur (si elle existe)
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme Ã§a qu'elle est nommÃ©e dans le fichier startup.s !
 */
void EXTI0_IRQHandler(void)
{
 8002cf8:	b508      	push	{r3, lr}
	call_extit_user_callback(0);
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f7ff ffe2 	bl	8002cc4 <call_extit_user_callback>
}
 8002d00:	bd08      	pop	{r3, pc}

08002d02 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002d02:	b508      	push	{r3, lr}
	call_extit_user_callback(1);
 8002d04:	2001      	movs	r0, #1
 8002d06:	f7ff ffdd 	bl	8002cc4 <call_extit_user_callback>
}
 8002d0a:	bd08      	pop	{r3, pc}

08002d0c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002d0c:	b508      	push	{r3, lr}
	call_extit_user_callback(2);
 8002d0e:	2002      	movs	r0, #2
 8002d10:	f7ff ffd8 	bl	8002cc4 <call_extit_user_callback>
}
 8002d14:	bd08      	pop	{r3, pc}

08002d16 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002d16:	b508      	push	{r3, lr}
	call_extit_user_callback(3);
 8002d18:	2003      	movs	r0, #3
 8002d1a:	f7ff ffd3 	bl	8002cc4 <call_extit_user_callback>
}
 8002d1e:	bd08      	pop	{r3, pc}

08002d20 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002d20:	b508      	push	{r3, lr}
	call_extit_user_callback(4);
 8002d22:	2004      	movs	r0, #4
 8002d24:	f7ff ffce 	bl	8002cc4 <call_extit_user_callback>
}
 8002d28:	bd08      	pop	{r3, pc}

08002d2a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002d2a:	b508      	push	{r3, lr}
	call_extit_user_callback(5);
 8002d2c:	2005      	movs	r0, #5
 8002d2e:	f7ff ffc9 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(6);
 8002d32:	2006      	movs	r0, #6
 8002d34:	f7ff ffc6 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(7);
 8002d38:	2007      	movs	r0, #7
 8002d3a:	f7ff ffc3 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(8);
 8002d3e:	2008      	movs	r0, #8
 8002d40:	f7ff ffc0 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(9);
 8002d44:	2009      	movs	r0, #9
 8002d46:	f7ff ffbd 	bl	8002cc4 <call_extit_user_callback>
}
 8002d4a:	bd08      	pop	{r3, pc}

08002d4c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002d4c:	b508      	push	{r3, lr}
	call_extit_user_callback(10);
 8002d4e:	200a      	movs	r0, #10
 8002d50:	f7ff ffb8 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(11);
 8002d54:	200b      	movs	r0, #11
 8002d56:	f7ff ffb5 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(12);
 8002d5a:	200c      	movs	r0, #12
 8002d5c:	f7ff ffb2 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(13);
 8002d60:	200d      	movs	r0, #13
 8002d62:	f7ff ffaf 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(14);
 8002d66:	200e      	movs	r0, #14
 8002d68:	f7ff ffac 	bl	8002cc4 <call_extit_user_callback>
	call_extit_user_callback(15);
 8002d6c:	200f      	movs	r0, #15
 8002d6e:	f7ff ffa9 	bl	8002cc4 <call_extit_user_callback>
}
 8002d72:	bd08      	pop	{r3, pc}

08002d74 <BSP_GPIO_enable>:
/**
 * @brief Activation des horloges des peripheriques GPIOx
 *
 */
void BSP_GPIO_enable(void)
{
 8002d74:	b500      	push	{lr}
 8002d76:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d78:	4b16      	ldr	r3, [pc, #88]	; (8002dd4 <BSP_GPIO_enable+0x60>)
 8002d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d7c:	f042 0220 	orr.w	r2, r2, #32
 8002d80:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d84:	f002 0220 	and.w	r2, r2, #32
 8002d88:	9200      	str	r2, [sp, #0]
 8002d8a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d92:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d96:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002d9a:	9201      	str	r2, [sp, #4]
 8002d9c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002da0:	f042 0201 	orr.w	r2, r2, #1
 8002da4:	64da      	str	r2, [r3, #76]	; 0x4c
 8002da6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002da8:	f002 0201 	and.w	r2, r2, #1
 8002dac:	9202      	str	r2, [sp, #8]
 8002dae:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002db0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002db2:	f042 0202 	orr.w	r2, r2, #2
 8002db6:	64da      	str	r2, [r3, #76]	; 0x4c
 8002db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	9303      	str	r3, [sp, #12]
 8002dc0:	9b03      	ldr	r3, [sp, #12]
  HAL_PWREx_DisableUCPDDeadBattery();	//dÃ©sactive les pull-down sur PB4 et PB6 lorsque PA9 et PA10 sont Ã  1.
 8002dc2:	f001 ff0b 	bl	8004bdc <HAL_PWREx_DisableUCPDDeadBattery>
  initialized = true;
 8002dc6:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <BSP_GPIO_enable+0x64>)
 8002dc8:	2201      	movs	r2, #1
 8002dca:	701a      	strb	r2, [r3, #0]
}
 8002dcc:	b005      	add	sp, #20
 8002dce:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	20000326 	.word	0x20000326

08002ddc <BSP_GPIO_pin_config>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : GPIO_AF0 Ã  GPIO_AF15 ou GPIO_NO_AF pour une broche GPIO pure sans fonction alternative
 */
void BSP_GPIO_pin_config(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate)
{
 8002ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002de0:	b086      	sub	sp, #24
 8002de2:	4605      	mov	r5, r0
 8002de4:	4688      	mov	r8, r1
 8002de6:	4617      	mov	r7, r2
 8002de8:	461e      	mov	r6, r3
	GPIO_InitTypeDef GPIO_InitStructure = { 0 };//Structure contenant les arguments de la fonction GPIO_Init
 8002dea:	2400      	movs	r4, #0
 8002dec:	9401      	str	r4, [sp, #4]
 8002dee:	9402      	str	r4, [sp, #8]
 8002df0:	9403      	str	r4, [sp, #12]
 8002df2:	9404      	str	r4, [sp, #16]
 8002df4:	9405      	str	r4, [sp, #20]

	if(!initialized)
 8002df6:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <BSP_GPIO_pin_config+0x44>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	b173      	cbz	r3, 8002e1a <BSP_GPIO_pin_config+0x3e>
		BSP_GPIO_enable();

	GPIO_InitStructure.Pin = GPIO_Pin;
 8002dfc:	f8cd 8004 	str.w	r8, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002e00:	9702      	str	r7, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002e02:	9603      	str	r6, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002e04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002e06:	9304      	str	r3, [sp, #16]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8002e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e0a:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002e0c:	a901      	add	r1, sp, #4
 8002e0e:	4628      	mov	r0, r5
 8002e10:	f001 fd7c 	bl	800490c <HAL_GPIO_Init>
}
 8002e14:	b006      	add	sp, #24
 8002e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		BSP_GPIO_enable();
 8002e1a:	f7ff ffab 	bl	8002d74 <BSP_GPIO_enable>
 8002e1e:	e7ed      	b.n	8002dfc <BSP_GPIO_pin_config+0x20>
 8002e20:	20000326 	.word	0x20000326

08002e24 <BSP_SYS_set_std_usart>:
/* Private function definitions ----------------------------------------------*/

/* Public function definitions -----------------------------------------------*/

void BSP_SYS_set_std_usart(uart_id_t in, uart_id_t out, uart_id_t err)
{
 8002e24:	b410      	push	{r4}
	uart_initialized = 0xE5E0E5E0;
 8002e26:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <BSP_SYS_set_std_usart+0x1c>)
 8002e28:	4c06      	ldr	r4, [pc, #24]	; (8002e44 <BSP_SYS_set_std_usart+0x20>)
 8002e2a:	601c      	str	r4, [r3, #0]
	stdin_usart = in;
 8002e2c:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <BSP_SYS_set_std_usart+0x24>)
 8002e2e:	7018      	strb	r0, [r3, #0]
	stdout_usart = out;
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <BSP_SYS_set_std_usart+0x28>)
 8002e32:	7019      	strb	r1, [r3, #0]
	stderr_usart = err;
 8002e34:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <BSP_SYS_set_std_usart+0x2c>)
 8002e36:	701a      	strb	r2, [r3, #0]
}
 8002e38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	2000032c 	.word	0x2000032c
 8002e44:	e5e0e5e0 	.word	0xe5e0e5e0
 8002e48:	20000328 	.word	0x20000328
 8002e4c:	20000329 	.word	0x20000329
 8002e50:	20000327 	.word	0x20000327

08002e54 <_read>:
 * @param ptr
 * @param len
 * @return
 */
int _read(int file, char *ptr, int len)
{
 8002e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;
	int num = 0;
	switch (file) {
 8002e56:	b9c0      	cbnz	r0, 8002e8a <_read+0x36>
 8002e58:	460c      	mov	r4, r1
 8002e5a:	4617      	mov	r7, r2
 8002e5c:	4605      	mov	r5, r0
	int num = 0;
 8002e5e:	4606      	mov	r6, r0
 8002e60:	e00f      	b.n	8002e82 <_read+0x2e>
			for (n = 0; n < len; n++)
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!BSP_UART_data_ready(stdin_usart));	//Blocking
 8002e62:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <_read+0x44>)
 8002e64:	7818      	ldrb	r0, [r3, #0]
 8002e66:	f000 fa67 	bl	8003338 <BSP_UART_data_ready>
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d0f9      	beq.n	8002e62 <_read+0xe>
				c = BSP_UART_get_next_byte(stdin_usart);
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <_read+0x44>)
 8002e70:	7818      	ldrb	r0, [r3, #0]
 8002e72:	f000 fa75 	bl	8003360 <BSP_UART_get_next_byte>
				*ptr++ = c;
 8002e76:	4621      	mov	r1, r4
 8002e78:	f801 0b01 	strb.w	r0, [r1], #1
				num++;
 8002e7c:	3601      	adds	r6, #1
			for (n = 0; n < len; n++)
 8002e7e:	3501      	adds	r5, #1
				*ptr++ = c;
 8002e80:	460c      	mov	r4, r1
			for (n = 0; n < len; n++)
 8002e82:	42bd      	cmp	r5, r7
 8002e84:	dbed      	blt.n	8002e62 <_read+0xe>
		default:
			errno = EBADF;
			return -1;
	}
	return num;
}
 8002e86:	4630      	mov	r0, r6
 8002e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			errno = EBADF;
 8002e8a:	f003 fec1 	bl	8006c10 <__errno>
 8002e8e:	2309      	movs	r3, #9
 8002e90:	6003      	str	r3, [r0, #0]
			return -1;
 8002e92:	f04f 36ff 	mov.w	r6, #4294967295
 8002e96:	e7f6      	b.n	8002e86 <_read+0x32>
 8002e98:	20000328 	.word	0x20000328

08002e9c <_write>:
 * @param ptr
 * @param len
 * @return
 */
int _write(int file, char *ptr, int len)
{
 8002e9c:	b570      	push	{r4, r5, r6, lr}
 8002e9e:	4615      	mov	r5, r2
	int n;
	switch (file) {
 8002ea0:	2801      	cmp	r0, #1
 8002ea2:	d015      	beq.n	8002ed0 <_write+0x34>
 8002ea4:	2802      	cmp	r0, #2
 8002ea6:	d021      	beq.n	8002eec <_write+0x50>
				BSP_UART_putc(stderr_usart,*ptr++);
#endif
			}
			break;
		default:
			errno = EBADF;
 8002ea8:	f003 feb2 	bl	8006c10 <__errno>
 8002eac:	2309      	movs	r3, #9
 8002eae:	6003      	str	r3, [r0, #0]
			return -1;
 8002eb0:	f04f 35ff 	mov.w	r5, #4294967295
 8002eb4:	e00a      	b.n	8002ecc <_write+0x30>
				BSP_UART_putc(stdout_usart,*ptr++);
 8002eb6:	460c      	mov	r4, r1
 8002eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ebc:	4b0c      	ldr	r3, [pc, #48]	; (8002ef0 <_write+0x54>)
 8002ebe:	7818      	ldrb	r0, [r3, #0]
 8002ec0:	f000 faa6 	bl	8003410 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 8002ec4:	3601      	adds	r6, #1
				BSP_UART_putc(stdout_usart,*ptr++);
 8002ec6:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8002ec8:	42ae      	cmp	r6, r5
 8002eca:	dbf4      	blt.n	8002eb6 <_write+0x1a>
	}
	return len;
}
 8002ecc:	4628      	mov	r0, r5
 8002ece:	bd70      	pop	{r4, r5, r6, pc}
	switch (file) {
 8002ed0:	2600      	movs	r6, #0
 8002ed2:	e7f9      	b.n	8002ec8 <_write+0x2c>
				BSP_UART_putc(stderr_usart,*ptr++);
 8002ed4:	460c      	mov	r4, r1
 8002ed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002eda:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <_write+0x58>)
 8002edc:	7818      	ldrb	r0, [r3, #0]
 8002ede:	f000 fa97 	bl	8003410 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 8002ee2:	3601      	adds	r6, #1
				BSP_UART_putc(stderr_usart,*ptr++);
 8002ee4:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8002ee6:	42ae      	cmp	r6, r5
 8002ee8:	dbf4      	blt.n	8002ed4 <_write+0x38>
 8002eea:	e7ef      	b.n	8002ecc <_write+0x30>
	switch (file) {
 8002eec:	2600      	movs	r6, #0
 8002eee:	e7fa      	b.n	8002ee6 <_write+0x4a>
 8002ef0:	20000329 	.word	0x20000329
 8002ef4:	20000327 	.word	0x20000327

08002ef8 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8002ef8:	b672      	cpsid	i
  */
void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002efa:	e7fe      	b.n	8002efa <Error_Handler+0x2>

08002efc <SystemClock_Config>:
{
 8002efc:	b500      	push	{lr}
 8002efe:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f00:	2238      	movs	r2, #56	; 0x38
 8002f02:	2100      	movs	r1, #0
 8002f04:	a806      	add	r0, sp, #24
 8002f06:	f003 fec7 	bl	8006c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	9001      	str	r0, [sp, #4]
 8002f0e:	9002      	str	r0, [sp, #8]
 8002f10:	9003      	str	r0, [sp, #12]
 8002f12:	9004      	str	r0, [sp, #16]
 8002f14:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002f16:	f001 fddb 	bl	8004ad0 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f22:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f24:	2240      	movs	r2, #64	; 0x40
 8002f26:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f28:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f2a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002f2c:	2204      	movs	r2, #4
 8002f2e:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002f30:	2255      	movs	r2, #85	; 0x55
 8002f32:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f34:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f36:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f38:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f3a:	a806      	add	r0, sp, #24
 8002f3c:	f001 fe82 	bl	8004c44 <HAL_RCC_OscConfig>
 8002f40:	b980      	cbnz	r0, 8002f64 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f42:	230f      	movs	r3, #15
 8002f44:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f46:	2303      	movs	r3, #3
 8002f48:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f4e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f50:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f52:	2104      	movs	r1, #4
 8002f54:	eb0d 0001 	add.w	r0, sp, r1
 8002f58:	f002 f92a 	bl	80051b0 <HAL_RCC_ClockConfig>
 8002f5c:	b920      	cbnz	r0, 8002f68 <SystemClock_Config+0x6c>
}
 8002f5e:	b015      	add	sp, #84	; 0x54
 8002f60:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002f64:	f7ff ffc8 	bl	8002ef8 <Error_Handler>
    Error_Handler();
 8002f68:	f7ff ffc6 	bl	8002ef8 <Error_Handler>

08002f6c <HAL_MspInit>:
{
 8002f6c:	b500      	push	{lr}
 8002f6e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f70:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <HAL_MspInit+0x34>)
 8002f72:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f74:	f042 0201 	orr.w	r2, r2, #1
 8002f78:	661a      	str	r2, [r3, #96]	; 0x60
 8002f7a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f7c:	f002 0201 	and.w	r2, r2, #1
 8002f80:	9200      	str	r2, [sp, #0]
 8002f82:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f8a:	659a      	str	r2, [r3, #88]	; 0x58
 8002f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	9b01      	ldr	r3, [sp, #4]
  SystemClock_Config();
 8002f96:	f7ff ffb1 	bl	8002efc <SystemClock_Config>
}
 8002f9a:	b003      	add	sp, #12
 8002f9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fa0:	40021000 	.word	0x40021000

08002fa4 <BSP_systick_init>:
 * @brief Initialization function for high level Systick service
 *
 * @post The systick interruption priority is set and the callback function table is initialized
 */
void BSP_systick_init(void)
{
 8002fa4:	b508      	push	{r3, lr}
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	2b0f      	cmp	r3, #15
 8002faa:	d806      	bhi.n	8002fba <BSP_systick_init+0x16>
		callback_functions[i] = NULL;
 8002fac:	4a08      	ldr	r2, [pc, #32]	; (8002fd0 <BSP_systick_init+0x2c>)
 8002fae:	2100      	movs	r1, #0
 8002fb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	e7f6      	b.n	8002fa8 <BSP_systick_init+0x4>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc2:	f001 fa65 	bl	8004490 <HAL_NVIC_SetPriority>
	initialized = true;
 8002fc6:	4b03      	ldr	r3, [pc, #12]	; (8002fd4 <BSP_systick_init+0x30>)
 8002fc8:	2201      	movs	r2, #1
 8002fca:	701a      	strb	r2, [r3, #0]
}
 8002fcc:	bd08      	pop	{r3, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000330 	.word	0x20000330
 8002fd4:	20000370 	.word	0x20000370

08002fd8 <SysTick_Handler>:
/**
 * @brief Interrupt function called every 1ms
 *
 */
void SysTick_Handler(void)
{
 8002fd8:	b510      	push	{r4, lr}
	/* Minimum interruption job for SysTick */
	HAL_IncTick();
 8002fda:	f000 fc03 	bl	80037e4 <HAL_IncTick>
	/* Use of HAL_SYSTICK_IRQHandler() as been discouraged by ST and is not generated anymore by CubeMX */

	if(!initialized)
 8002fde:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <SysTick_Handler+0x30>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	b10b      	cbz	r3, 8002fe8 <SysTick_Handler+0x10>
{
 8002fe4:	2400      	movs	r4, #0
 8002fe6:	e004      	b.n	8002ff2 <SysTick_Handler+0x1a>
		BSP_systick_init();
 8002fe8:	f7ff ffdc 	bl	8002fa4 <BSP_systick_init>
 8002fec:	e7fa      	b.n	8002fe4 <SysTick_Handler+0xc>

	/* Management of the callback functions */
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fee:	3401      	adds	r4, #1
 8002ff0:	b2e4      	uxtb	r4, r4
 8002ff2:	2c0f      	cmp	r4, #15
 8002ff4:	d806      	bhi.n	8003004 <SysTick_Handler+0x2c>
	{
		if(callback_functions[i])
 8002ff6:	4b05      	ldr	r3, [pc, #20]	; (800300c <SysTick_Handler+0x34>)
 8002ff8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d0f6      	beq.n	8002fee <SysTick_Handler+0x16>
			(*callback_functions[i])();		/* Function calls. */
 8003000:	4798      	blx	r3
 8003002:	e7f4      	b.n	8002fee <SysTick_Handler+0x16>
	}
}
 8003004:	bd10      	pop	{r4, pc}
 8003006:	bf00      	nop
 8003008:	20000370 	.word	0x20000370
 800300c:	20000330 	.word	0x20000330

08003010 <clear_it_status>:
 * @brief	Acquitte les IT sur le timer sÃ©lectionnÃ©.
 * @pre 	Le timer a ete initialisÃ©
 * @post	L'interruption est acquitÃ©e
 */
void clear_it_status(timer_id_t timer_id){
	switch(timer_id)
 8003010:	2804      	cmp	r0, #4
 8003012:	d824      	bhi.n	800305e <clear_it_status+0x4e>
 8003014:	e8df f000 	tbb	[pc, r0]
 8003018:	160f0903 	.word	0x160f0903
 800301c:	1d          	.byte	0x1d
 800301d:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);
 800301e:	4b10      	ldr	r3, [pc, #64]	; (8003060 <clear_it_status+0x50>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f06f 0201 	mvn.w	r2, #1
 8003026:	611a      	str	r2, [r3, #16]
			break;
 8003028:	4770      	bx	lr
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);
 800302a:	4b0d      	ldr	r3, [pc, #52]	; (8003060 <clear_it_status+0x50>)
 800302c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302e:	f06f 0201 	mvn.w	r2, #1
 8003032:	611a      	str	r2, [r3, #16]
			break;
 8003034:	4770      	bx	lr
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);
 8003036:	4b0a      	ldr	r3, [pc, #40]	; (8003060 <clear_it_status+0x50>)
 8003038:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800303c:	f06f 0201 	mvn.w	r2, #1
 8003040:	611a      	str	r2, [r3, #16]
			break;
 8003042:	4770      	bx	lr
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);
 8003044:	4b06      	ldr	r3, [pc, #24]	; (8003060 <clear_it_status+0x50>)
 8003046:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800304a:	f06f 0201 	mvn.w	r2, #1
 800304e:	611a      	str	r2, [r3, #16]
			break;
 8003050:	4770      	bx	lr
		case TIMER6_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);
 8003052:	4b03      	ldr	r3, [pc, #12]	; (8003060 <clear_it_status+0x50>)
 8003054:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8003058:	f06f 0201 	mvn.w	r2, #1
 800305c:	611a      	str	r2, [r3, #16]
		default:
			break;
	}
}
 800305e:	4770      	bx	lr
 8003060:	20000374 	.word	0x20000374
 8003064:	00000000 	.word	0x00000000

08003068 <BSP_TIMER_run_us>:
 * @param us 			temps en us codÃ© sur un 32bits non signÃ©
 * @param enable_irq	TRUE : active les IT, FALSE : ne les active pas. En cas d'activation des IT, l'utilisateur doit Ã©crire une fonction TIMERx_user_handler_it. Par dÃ©faut, ces fonctions Ã©crites dans ce fichier mais avec l'attribut weak (elles peuvent donc Ãªtre rÃ©Ã©crites)
 * @post Le timer et son horloge sont activÃ©s, ses interruptions autorisÃ©es (si activÃ©es), et son dÃ©compte lancÃ©.
 */
void BSP_TIMER_run_us(timer_id_t timer_id, uint32_t us, bool enable_irq)
{
 8003068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800306c:	b086      	sub	sp, #24
 800306e:	4606      	mov	r6, r0
 8003070:	468a      	mov	sl, r1
 8003072:	4617      	mov	r7, r2
	// On active l'horloge du timer concernÃ©.
	switch(timer_id)
 8003074:	2804      	cmp	r0, #4
 8003076:	d80e      	bhi.n	8003096 <BSP_TIMER_run_us+0x2e>
 8003078:	e8df f000 	tbb	[pc, r0]
 800307c:	74695e03 	.word	0x74695e03
 8003080:	7f          	.byte	0x7f
 8003081:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003082:	4b6f      	ldr	r3, [pc, #444]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 8003084:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003086:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800308a:	661a      	str	r2, [r3, #96]	; 0x60
 800308c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003092:	9301      	str	r3, [sp, #4]
 8003094:	9b01      	ldr	r3, [sp, #4]
		default:
			break;
	}

	// Time base configuration
	structure_handles[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance Ã  notre gestionnaire (Handle)
 8003096:	4b6b      	ldr	r3, [pc, #428]	; (8003244 <BSP_TIMER_run_us+0x1dc>)
 8003098:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800309c:	234c      	movs	r3, #76	; 0x4c
 800309e:	fb03 f306 	mul.w	r3, r3, r6
 80030a2:	4a69      	ldr	r2, [pc, #420]	; (8003248 <BSP_TIMER_run_us+0x1e0>)
 80030a4:	50d1      	str	r1, [r2, r3]

	//On dÃ©termine la frÃ©quence des Ã©vÃ¨nements comptÃ©s par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80030a6:	2e00      	cmp	r6, #0
 80030a8:	d172      	bne.n	8003190 <BSP_TIMER_run_us+0x128>
	{
		//FrÃ©quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80030aa:	f002 f995 	bl	80053d8 <HAL_RCC_GetPCLK2Freq>
 80030ae:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80030b0:	4b63      	ldr	r3, [pc, #396]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f413 5f60 	tst.w	r3, #14336	; 0x3800
 80030b8:	d000      	beq.n	80030bc <BSP_TIMER_run_us+0x54>
			freq *= 2;
 80030ba:	0042      	lsls	r2, r0, #1
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80030bc:	2300      	movs	r3, #0
 80030be:	a15e      	add	r1, pc, #376	; (adr r1, 8003238 <BSP_TIMER_run_us+0x1d0>)
 80030c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80030c4:	f7fe fcf8 	bl	8001ab8 <__aeabi_ldivmod>
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80030cc:	ea4f 184a 	mov.w	r8, sl, lsl #5
 80030d0:	ea4f 69da 	mov.w	r9, sl, lsr #27
 80030d4:	ebb8 080a 	subs.w	r8, r8, sl
 80030d8:	f169 0900 	sbc.w	r9, r9, #0
 80030dc:	ea4f 2149 	mov.w	r1, r9, lsl #9
 80030e0:	ea41 51d8 	orr.w	r1, r1, r8, lsr #23
 80030e4:	ea4f 2048 	mov.w	r0, r8, lsl #9
 80030e8:	eb10 080a 	adds.w	r8, r0, sl
 80030ec:	f141 0900 	adc.w	r9, r1, #0
 80030f0:	ea4f 1189 	mov.w	r1, r9, lsl #6
 80030f4:	ea41 6198 	orr.w	r1, r1, r8, lsr #26
 80030f8:	ea4f 1088 	mov.w	r0, r8, lsl #6
 80030fc:	ebb0 0408 	subs.w	r4, r0, r8
 8003100:	eb61 0509 	sbc.w	r5, r1, r9
 8003104:	eb14 000a 	adds.w	r0, r4, sl
 8003108:	f145 0100 	adc.w	r1, r5, #0
 800310c:	f7fe fd24 	bl	8001b58 <__aeabi_uldivmod>
 8003110:	4604      	mov	r4, r0
 8003112:	460d      	mov	r5, r1

	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 8003114:	2e01      	cmp	r6, #1
 8003116:	d045      	beq.n	80031a4 <BSP_TIMER_run_us+0x13c>
 8003118:	f64f 70ff 	movw	r0, #65535	; 0xffff

	if(period > max_period)
 800311c:	2100      	movs	r1, #0
 800311e:	42a9      	cmp	r1, r5
 8003120:	bf08      	it	eq
 8003122:	42a0      	cmpeq	r0, r4
 8003124:	d371      	bcc.n	800320a <BSP_TIMER_run_us+0x1a2>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit Ãªtre enregistrÃ© avec un offset de -1.
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 Ã  period-1
	}
	else
	{
		structure_handles[timer_id].Init.Prescaler 	= 0;
 8003126:	4a48      	ldr	r2, [pc, #288]	; (8003248 <BSP_TIMER_run_us+0x1e0>)
 8003128:	234c      	movs	r3, #76	; 0x4c
 800312a:	fb03 2306 	mla	r3, r3, r6, r2
 800312e:	2200      	movs	r2, #0
 8003130:	605a      	str	r2, [r3, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);
 8003132:	3c01      	subs	r4, #1
 8003134:	60dc      	str	r4, [r3, #12]
 8003136:	e04c      	b.n	80031d2 <BSP_TIMER_run_us+0x16a>
			__HAL_RCC_TIM2_CLK_ENABLE();
 8003138:	4b41      	ldr	r3, [pc, #260]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 800313a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	659a      	str	r2, [r3, #88]	; 0x58
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	9302      	str	r3, [sp, #8]
 800314a:	9b02      	ldr	r3, [sp, #8]
			break;
 800314c:	e7a3      	b.n	8003096 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM3_CLK_ENABLE();
 800314e:	4b3c      	ldr	r3, [pc, #240]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 8003150:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003152:	f042 0202 	orr.w	r2, r2, #2
 8003156:	659a      	str	r2, [r3, #88]	; 0x58
 8003158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	9303      	str	r3, [sp, #12]
 8003160:	9b03      	ldr	r3, [sp, #12]
			break;
 8003162:	e798      	b.n	8003096 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003164:	4b36      	ldr	r3, [pc, #216]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 8003166:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003168:	f042 0204 	orr.w	r2, r2, #4
 800316c:	659a      	str	r2, [r3, #88]	; 0x58
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	9304      	str	r3, [sp, #16]
 8003176:	9b04      	ldr	r3, [sp, #16]
			break;
 8003178:	e78d      	b.n	8003096 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM6_CLK_ENABLE();
 800317a:	4b31      	ldr	r3, [pc, #196]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 800317c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800317e:	f042 0210 	orr.w	r2, r2, #16
 8003182:	659a      	str	r2, [r3, #88]	; 0x58
 8003184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003186:	f003 0310 	and.w	r3, r3, #16
 800318a:	9305      	str	r3, [sp, #20]
 800318c:	9b05      	ldr	r3, [sp, #20]
 800318e:	e782      	b.n	8003096 <BSP_TIMER_run_us+0x2e>
		freq = HAL_RCC_GetPCLK1Freq();
 8003190:	f002 f910 	bl	80053b4 <HAL_RCC_GetPCLK1Freq>
 8003194:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003196:	4b2a      	ldr	r3, [pc, #168]	; (8003240 <BSP_TIMER_run_us+0x1d8>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f413 6fe0 	tst.w	r3, #1792	; 0x700
 800319e:	d08d      	beq.n	80030bc <BSP_TIMER_run_us+0x54>
			freq *= 2;
 80031a0:	0042      	lsls	r2, r0, #1
 80031a2:	e78b      	b.n	80030bc <BSP_TIMER_run_us+0x54>
	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 80031a4:	f04f 30ff 	mov.w	r0, #4294967295
 80031a8:	e7b8      	b.n	800311c <BSP_TIMER_run_us+0xb4>
			prescaler *= 2;
 80031aa:	0052      	lsls	r2, r2, #1
			period /= 2;
 80031ac:	0863      	lsrs	r3, r4, #1
 80031ae:	ea43 73c5 	orr.w	r3, r3, r5, lsl #31
 80031b2:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 80031b6:	461c      	mov	r4, r3
 80031b8:	4665      	mov	r5, ip
		while(period > max_period)
 80031ba:	42a9      	cmp	r1, r5
 80031bc:	bf08      	it	eq
 80031be:	42a0      	cmpeq	r0, r4
 80031c0:	d3f3      	bcc.n	80031aa <BSP_TIMER_run_us+0x142>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit Ãªtre enregistrÃ© avec un offset de -1.
 80031c2:	3a01      	subs	r2, #1
 80031c4:	4920      	ldr	r1, [pc, #128]	; (8003248 <BSP_TIMER_run_us+0x1e0>)
 80031c6:	234c      	movs	r3, #76	; 0x4c
 80031c8:	fb03 1306 	mla	r3, r3, r6, r1
 80031cc:	605a      	str	r2, [r3, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 Ã  period-1
 80031ce:	3c01      	subs	r4, #1
 80031d0:	60dc      	str	r4, [r3, #12]
	}

	structure_handles[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031d2:	4b1d      	ldr	r3, [pc, #116]	; (8003248 <BSP_TIMER_run_us+0x1e0>)
 80031d4:	244c      	movs	r4, #76	; 0x4c
 80031d6:	fb04 3406 	mla	r4, r4, r6, r3
 80031da:	2300      	movs	r3, #0
 80031dc:	6123      	str	r3, [r4, #16]
	structure_handles[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80031de:	60a3      	str	r3, [r4, #8]

	// On applique les paramÃ¨tres d'initialisation
	if (HAL_TIM_Base_Init(&structure_handles[timer_id]) != HAL_OK)
 80031e0:	4620      	mov	r0, r4
 80031e2:	f002 fb39 	bl	8005858 <HAL_TIM_Base_Init>
 80031e6:	b990      	cbnz	r0, 800320e <BSP_TIMER_run_us+0x1a6>
	{
		Error_Handler();
	}

	if(enable_irq)
 80031e8:	b9a7      	cbnz	r7, 8003214 <BSP_TIMER_run_us+0x1ac>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
	}

	// On autorise les interruptions
	if(HAL_TIM_Base_Start_IT(&structure_handles[timer_id]) != HAL_OK)
 80031ea:	4620      	mov	r0, r4
 80031ec:	f002 fa7a 	bl	80056e4 <HAL_TIM_Base_Start_IT>
 80031f0:	b9f0      	cbnz	r0, 8003230 <BSP_TIMER_run_us+0x1c8>
    {
        Error_Handler();
    }

	// On lance le timer
	__HAL_TIM_ENABLE(&structure_handles[timer_id]);
 80031f2:	204c      	movs	r0, #76	; 0x4c
 80031f4:	fb00 f606 	mul.w	r6, r0, r6
 80031f8:	4b13      	ldr	r3, [pc, #76]	; (8003248 <BSP_TIMER_run_us+0x1e0>)
 80031fa:	599a      	ldr	r2, [r3, r6]
 80031fc:	6813      	ldr	r3, [r2, #0]
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	6013      	str	r3, [r2, #0]
}
 8003204:	b006      	add	sp, #24
 8003206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t prescaler = 1;
 800320a:	2201      	movs	r2, #1
 800320c:	e7d5      	b.n	80031ba <BSP_TIMER_run_us+0x152>
		Error_Handler();
 800320e:	f7ff fe73 	bl	8002ef8 <Error_Handler>
 8003212:	e7e9      	b.n	80031e8 <BSP_TIMER_run_us+0x180>
		clear_it_status(timer_id);
 8003214:	4630      	mov	r0, r6
 8003216:	f7ff fefb 	bl	8003010 <clear_it_status>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <BSP_TIMER_run_us+0x1e4>)
 800321c:	579d      	ldrsb	r5, [r3, r6]
 800321e:	2201      	movs	r2, #1
 8003220:	2104      	movs	r1, #4
 8003222:	4628      	mov	r0, r5
 8003224:	f001 f934 	bl	8004490 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003228:	4628      	mov	r0, r5
 800322a:	f001 f965 	bl	80044f8 <HAL_NVIC_EnableIRQ>
 800322e:	e7dc      	b.n	80031ea <BSP_TIMER_run_us+0x182>
        Error_Handler();
 8003230:	f7ff fe62 	bl	8002ef8 <Error_Handler>
 8003234:	e7dd      	b.n	80031f2 <BSP_TIMER_run_us+0x18a>
 8003236:	bf00      	nop
 8003238:	d4a51000 	.word	0xd4a51000
 800323c:	000000e8 	.word	0x000000e8
 8003240:	40021000 	.word	0x40021000
 8003244:	0800ae64 	.word	0x0800ae64
 8003248:	20000374 	.word	0x20000374
 800324c:	0800ae78 	.word	0x0800ae78

08003250 <BSP_TIMER_enable_output_trigger>:
{
	__HAL_TIM_SET_PRESCALER(&structure_handles[timer_id], prescaler - 1);
}

void BSP_TIMER_enable_output_trigger(timer_id_t timer_id)
{
 8003250:	b510      	push	{r4, lr}
 8003252:	b084      	sub	sp, #16
	TIM_MasterConfigTypeDef sMasterConfig;
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE; // TIM_TRGO_OC1
 8003254:	2320      	movs	r3, #32
 8003256:	9301      	str	r3, [sp, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003258:	2300      	movs	r3, #0
 800325a:	9302      	str	r3, [sp, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800325c:	9303      	str	r3, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&structure_handles[timer_id], &sMasterConfig);
 800325e:	4c07      	ldr	r4, [pc, #28]	; (800327c <BSP_TIMER_enable_output_trigger+0x2c>)
 8003260:	234c      	movs	r3, #76	; 0x4c
 8003262:	fb03 4400 	mla	r4, r3, r0, r4
 8003266:	a901      	add	r1, sp, #4
 8003268:	4620      	mov	r0, r4
 800326a:	f002 fb25 	bl	80058b8 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(&structure_handles[timer_id],TIM_EVENTSOURCE_UPDATE);
 800326e:	2101      	movs	r1, #1
 8003270:	4620      	mov	r0, r4
 8003272:	f002 fa79 	bl	8005768 <HAL_TIM_GenerateEvent>
}
 8003276:	b004      	add	sp, #16
 8003278:	bd10      	pop	{r4, pc}
 800327a:	bf00      	nop
 800327c:	20000374 	.word	0x20000374

08003280 <TIMER1_user_handler_it>:
 * Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
 */
__weak void TIMER1_user_handler_it(void)
{

}
 8003280:	4770      	bx	lr

08003282 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{

}
 8003282:	4770      	bx	lr

08003284 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{

}
 8003284:	4770      	bx	lr

08003286 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{

}
 8003286:	4770      	bx	lr

08003288 <TIMER6_user_handler_it>:


__weak void TIMER6_user_handler_it(void)
{
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
}
 8003288:	4770      	bx	lr
	...

0800328c <TIM1_UP_TIM16_IRQHandler>:
 * @brief 	Routine d'interruption appelÃ©e AUTOMATIQUEMENT lorsque le timer 1 arrive a Ã©cheance.
 * @pre		Cette fonction NE DOIT PAS Ãªtre appelÃ©e directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme Ã§a qu'elle est nommÃ©e dans le fichier startup.s !
 */
void TIM1_UP_TIM16_IRQHandler(void){
 800328c:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 800328e:	4b06      	ldr	r3, [pc, #24]	; (80032a8 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68da      	ldr	r2, [r3, #12]
 8003294:	f012 0f01 	tst.w	r2, #1
 8003298:	d100      	bne.n	800329c <TIM1_UP_TIM16_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 800329a:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800329c:	f06f 0201 	mvn.w	r2, #1
 80032a0:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 80032a2:	f7ff ffed 	bl	8003280 <TIMER1_user_handler_it>
}
 80032a6:	e7f8      	b.n	800329a <TIM1_UP_TIM16_IRQHandler+0xe>
 80032a8:	20000374 	.word	0x20000374

080032ac <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80032ac:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 80032ae:	4b06      	ldr	r3, [pc, #24]	; (80032c8 <TIM2_IRQHandler+0x1c>)
 80032b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b2:	68da      	ldr	r2, [r3, #12]
 80032b4:	f012 0f01 	tst.w	r2, #1
 80032b8:	d100      	bne.n	80032bc <TIM2_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 80032ba:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80032bc:	f06f 0201 	mvn.w	r2, #1
 80032c0:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 80032c2:	f7ff ffde 	bl	8003282 <TIMER2_user_handler_it>
}
 80032c6:	e7f8      	b.n	80032ba <TIM2_IRQHandler+0xe>
 80032c8:	20000374 	.word	0x20000374

080032cc <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80032cc:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 80032ce:	4b07      	ldr	r3, [pc, #28]	; (80032ec <TIM3_IRQHandler+0x20>)
 80032d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	f012 0f01 	tst.w	r2, #1
 80032da:	d100      	bne.n	80032de <TIM3_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 80032dc:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80032de:	f06f 0201 	mvn.w	r2, #1
 80032e2:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 80032e4:	f7ff ffce 	bl	8003284 <TIMER3_user_handler_it>
}
 80032e8:	e7f8      	b.n	80032dc <TIM3_IRQHandler+0x10>
 80032ea:	bf00      	nop
 80032ec:	20000374 	.word	0x20000374

080032f0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80032f0:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 80032f2:	4b07      	ldr	r3, [pc, #28]	; (8003310 <TIM4_IRQHandler+0x20>)
 80032f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	f012 0f01 	tst.w	r2, #1
 80032fe:	d100      	bne.n	8003302 <TIM4_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 8003300:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003302:	f06f 0201 	mvn.w	r2, #1
 8003306:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 8003308:	f7ff ffbd 	bl	8003286 <TIMER4_user_handler_it>
}
 800330c:	e7f8      	b.n	8003300 <TIM4_IRQHandler+0x10>
 800330e:	bf00      	nop
 8003310:	20000374 	.word	0x20000374

08003314 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8003314:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER6_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 8003316:	4b07      	ldr	r3, [pc, #28]	; (8003334 <TIM6_DAC_IRQHandler+0x20>)
 8003318:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	f012 0f01 	tst.w	r2, #1
 8003322:	d100      	bne.n	8003326 <TIM6_DAC_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}

}
 8003324:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003326:	f06f 0201 	mvn.w	r2, #1
 800332a:	611a      	str	r2, [r3, #16]
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 800332c:	f7ff ffac 	bl	8003288 <TIMER6_user_handler_it>
}
 8003330:	e7f8      	b.n	8003324 <TIM6_DAC_IRQHandler+0x10>
 8003332:	bf00      	nop
 8003334:	20000374 	.word	0x20000374

08003338 <BSP_UART_data_ready>:
 *
 * @param uart_id ID de l'uart concernÃ©
 * @ret bool true si des caractÃ¨res sont disponibles, false sinon
 */
bool BSP_UART_data_ready(uart_id_t uart_id)
{
 8003338:	b508      	push	{r3, lr}
	assert(uart_id < UART_ID_NB);
 800333a:	2801      	cmp	r0, #1
 800333c:	d802      	bhi.n	8003344 <BSP_UART_data_ready+0xc>
	return buffer_rx_data_ready[uart_id];
 800333e:	4b04      	ldr	r3, [pc, #16]	; (8003350 <BSP_UART_data_ready+0x18>)
 8003340:	5c18      	ldrb	r0, [r3, r0]
}
 8003342:	bd08      	pop	{r3, pc}
	assert(uart_id < UART_ID_NB);
 8003344:	4b03      	ldr	r3, [pc, #12]	; (8003354 <BSP_UART_data_ready+0x1c>)
 8003346:	4a04      	ldr	r2, [pc, #16]	; (8003358 <BSP_UART_data_ready+0x20>)
 8003348:	2182      	movs	r1, #130	; 0x82
 800334a:	4804      	ldr	r0, [pc, #16]	; (800335c <BSP_UART_data_ready+0x24>)
 800334c:	f003 fc42 	bl	8006bd4 <__assert_func>
 8003350:	200005f0 	.word	0x200005f0
 8003354:	0800ae80 	.word	0x0800ae80
 8003358:	0800aec8 	.word	0x0800aec8
 800335c:	0800ae98 	.word	0x0800ae98

08003360 <BSP_UART_get_next_byte>:
 * @param uart_id ID de l'uart concernÃ©
 * @return uint8_t le dernier caractÃ¨re reÃ§u? Ou 0 si rien n'a Ã©tÃ© reÃ§u
 * @post Le caractÃ¨re lu est retirÃ© du buffer de rÃ©ception
 */
uint8_t BSP_UART_get_next_byte(uart_id_t uart_id)
{
 8003360:	b510      	push	{r4, lr}
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003362:	2801      	cmp	r0, #1
 8003364:	d835      	bhi.n	80033d2 <BSP_UART_get_next_byte+0x72>
 8003366:	4603      	mov	r3, r0

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensÃ© se produire si l'utilisateur vÃ©rifie que BSP_UART_data_ready() avant d'appeler UART_get_next_byte()
 8003368:	4a20      	ldr	r2, [pc, #128]	; (80033ec <BSP_UART_get_next_byte+0x8c>)
 800336a:	5c12      	ldrb	r2, [r2, r0]
 800336c:	2a00      	cmp	r2, #0
 800336e:	d03a      	beq.n	80033e6 <BSP_UART_get_next_byte+0x86>
		return 0;

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003370:	4c1f      	ldr	r4, [pc, #124]	; (80033f0 <BSP_UART_get_next_byte+0x90>)
 8003372:	f854 2020 	ldr.w	r2, [r4, r0, lsl #2]
 8003376:	491f      	ldr	r1, [pc, #124]	; (80033f4 <BSP_UART_get_next_byte+0x94>)
 8003378:	eb01 11c0 	add.w	r1, r1, r0, lsl #7
 800337c:	5c88      	ldrb	r0, [r1, r2]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800337e:	3201      	adds	r2, #1
 8003380:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003384:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

	//Section critique durant laquelle on dÃ©sactive les interruptions... pour Ã©viter une mauvaise prÃ©emption.
	NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 8003388:	4a1b      	ldr	r2, [pc, #108]	; (80033f8 <BSP_UART_get_next_byte+0x98>)
 800338a:	56d2      	ldrsb	r2, [r2, r3]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 800338c:	2a00      	cmp	r2, #0
 800338e:	db0c      	blt.n	80033aa <BSP_UART_get_next_byte+0x4a>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003390:	f002 041f 	and.w	r4, r2, #31
 8003394:	0952      	lsrs	r2, r2, #5
 8003396:	2101      	movs	r1, #1
 8003398:	40a1      	lsls	r1, r4
 800339a:	3220      	adds	r2, #32
 800339c:	4c17      	ldr	r4, [pc, #92]	; (80033fc <BSP_UART_get_next_byte+0x9c>)
 800339e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80033a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80033a6:	f3bf 8f6f 	isb	sy
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80033aa:	4a15      	ldr	r2, [pc, #84]	; (8003400 <BSP_UART_get_next_byte+0xa0>)
 80033ac:	5cd1      	ldrb	r1, [r2, r3]
 80033ae:	4a10      	ldr	r2, [pc, #64]	; (80033f0 <BSP_UART_get_next_byte+0x90>)
 80033b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80033b4:	4291      	cmp	r1, r2
 80033b6:	d012      	beq.n	80033de <BSP_UART_get_next_byte+0x7e>
		buffer_rx_data_ready[uart_id] = false;
	NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 80033b8:	4a0f      	ldr	r2, [pc, #60]	; (80033f8 <BSP_UART_get_next_byte+0x98>)
 80033ba:	56d3      	ldrsb	r3, [r2, r3]
  if ((int32_t)(IRQn) >= 0)
 80033bc:	2b00      	cmp	r3, #0
 80033be:	db07      	blt.n	80033d0 <BSP_UART_get_next_byte+0x70>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033c0:	f003 011f 	and.w	r1, r3, #31
 80033c4:	095b      	lsrs	r3, r3, #5
 80033c6:	2201      	movs	r2, #1
 80033c8:	408a      	lsls	r2, r1
 80033ca:	490c      	ldr	r1, [pc, #48]	; (80033fc <BSP_UART_get_next_byte+0x9c>)
 80033cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	return ret;
}
 80033d0:	bd10      	pop	{r4, pc}
	assert(uart_id < UART_ID_NB);
 80033d2:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <BSP_UART_get_next_byte+0xa4>)
 80033d4:	4a0c      	ldr	r2, [pc, #48]	; (8003408 <BSP_UART_get_next_byte+0xa8>)
 80033d6:	21a5      	movs	r1, #165	; 0xa5
 80033d8:	480c      	ldr	r0, [pc, #48]	; (800340c <BSP_UART_get_next_byte+0xac>)
 80033da:	f003 fbfb 	bl	8006bd4 <__assert_func>
		buffer_rx_data_ready[uart_id] = false;
 80033de:	4a03      	ldr	r2, [pc, #12]	; (80033ec <BSP_UART_get_next_byte+0x8c>)
 80033e0:	2100      	movs	r1, #0
 80033e2:	54d1      	strb	r1, [r2, r3]
 80033e4:	e7e8      	b.n	80033b8 <BSP_UART_get_next_byte+0x58>
		return 0;
 80033e6:	2000      	movs	r0, #0
 80033e8:	e7f2      	b.n	80033d0 <BSP_UART_get_next_byte+0x70>
 80033ea:	bf00      	nop
 80033ec:	200005f0 	.word	0x200005f0
 80033f0:	200005f4 	.word	0x200005f4
 80033f4:	200004f0 	.word	0x200004f0
 80033f8:	0800af1c 	.word	0x0800af1c
 80033fc:	e000e100 	.word	0xe000e100
 8003400:	200005fc 	.word	0x200005fc
 8003404:	0800ae80 	.word	0x0800ae80
 8003408:	0800aedc 	.word	0x0800aedc
 800340c:	0800ae98 	.word	0x0800ae98

08003410 <BSP_UART_putc>:
 *
 * @param	c : le caractere a envoyer
 * @param	uart_id UART1_ID, UART2_ID
 */
void BSP_UART_putc(uart_id_t uart_id, uint8_t c)
 {
 8003410:	b530      	push	{r4, r5, lr}
 8003412:	b083      	sub	sp, #12
 8003414:	f88d 1007 	strb.w	r1, [sp, #7]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003418:	2801      	cmp	r0, #1
 800341a:	d805      	bhi.n	8003428 <BSP_UART_putc+0x18>
	if(uart_initialized[uart_id])
 800341c:	4604      	mov	r4, r0
 800341e:	4b1b      	ldr	r3, [pc, #108]	; (800348c <BSP_UART_putc+0x7c>)
 8003420:	5c1b      	ldrb	r3, [r3, r0]
 8003422:	b953      	cbnz	r3, 800343a <BSP_UART_putc+0x2a>
			NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
			state = HAL_UART_Transmit(&structure_handles[uart_id], &c, 1, UART_TIMEOUT);
			NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
		}while(state == HAL_BUSY);
	}
}
 8003424:	b003      	add	sp, #12
 8003426:	bd30      	pop	{r4, r5, pc}
	assert(uart_id < UART_ID_NB);
 8003428:	4b19      	ldr	r3, [pc, #100]	; (8003490 <BSP_UART_putc+0x80>)
 800342a:	4a1a      	ldr	r2, [pc, #104]	; (8003494 <BSP_UART_putc+0x84>)
 800342c:	f240 110f 	movw	r1, #271	; 0x10f
 8003430:	4819      	ldr	r0, [pc, #100]	; (8003498 <BSP_UART_putc+0x88>)
 8003432:	f003 fbcf 	bl	8006bd4 <__assert_func>
		}while(state == HAL_BUSY);
 8003436:	2802      	cmp	r0, #2
 8003438:	d1f4      	bne.n	8003424 <BSP_UART_putc+0x14>
			NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 800343a:	4b18      	ldr	r3, [pc, #96]	; (800349c <BSP_UART_putc+0x8c>)
 800343c:	571b      	ldrsb	r3, [r3, r4]
  if ((int32_t)(IRQn) >= 0)
 800343e:	2b00      	cmp	r3, #0
 8003440:	db0c      	blt.n	800345c <BSP_UART_putc+0x4c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003442:	f003 011f 	and.w	r1, r3, #31
 8003446:	095b      	lsrs	r3, r3, #5
 8003448:	2201      	movs	r2, #1
 800344a:	408a      	lsls	r2, r1
 800344c:	3320      	adds	r3, #32
 800344e:	4914      	ldr	r1, [pc, #80]	; (80034a0 <BSP_UART_putc+0x90>)
 8003450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003454:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003458:	f3bf 8f6f 	isb	sy
			state = HAL_UART_Transmit(&structure_handles[uart_id], &c, 1, UART_TIMEOUT);
 800345c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003460:	2201      	movs	r2, #1
 8003462:	f10d 0107 	add.w	r1, sp, #7
 8003466:	480f      	ldr	r0, [pc, #60]	; (80034a4 <BSP_UART_putc+0x94>)
 8003468:	2594      	movs	r5, #148	; 0x94
 800346a:	fb05 0004 	mla	r0, r5, r4, r0
 800346e:	f003 f959 	bl	8006724 <HAL_UART_Transmit>
			NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003472:	4b0a      	ldr	r3, [pc, #40]	; (800349c <BSP_UART_putc+0x8c>)
 8003474:	571b      	ldrsb	r3, [r3, r4]
  if ((int32_t)(IRQn) >= 0)
 8003476:	2b00      	cmp	r3, #0
 8003478:	dbdd      	blt.n	8003436 <BSP_UART_putc+0x26>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347a:	f003 011f 	and.w	r1, r3, #31
 800347e:	095b      	lsrs	r3, r3, #5
 8003480:	2201      	movs	r2, #1
 8003482:	408a      	lsls	r2, r1
 8003484:	4906      	ldr	r1, [pc, #24]	; (80034a0 <BSP_UART_putc+0x90>)
 8003486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
 800348a:	e7d4      	b.n	8003436 <BSP_UART_putc+0x26>
 800348c:	20000730 	.word	0x20000730
 8003490:	0800ae80 	.word	0x0800ae80
 8003494:	0800aef4 	.word	0x0800aef4
 8003498:	0800ae98 	.word	0x0800ae98
 800349c:	0800af1c 	.word	0x0800af1c
 80034a0:	e000e100 	.word	0xe000e100
 80034a4:	20000608 	.word	0x20000608

080034a8 <BSP_UART_init>:
 * 				USART2 : Rx=PA3 et Tx=PA2 		ou avec remap : Rx=PA15 et Tx=PA14	ou Rx=PB4 et Tx=PB3
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void BSP_UART_init(uart_id_t uart_id, uint32_t baudrate)
{
 80034a8:	b570      	push	{r4, r5, r6, lr}
	assert(baudrate > 1000);
 80034aa:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80034ae:	d962      	bls.n	8003576 <BSP_UART_init+0xce>
 80034b0:	4605      	mov	r5, r0
	assert(uart_id < UART_ID_NB);
 80034b2:	2801      	cmp	r0, #1
 80034b4:	d866      	bhi.n	8003584 <BSP_UART_init+0xdc>

	buffer_rx_read_index[uart_id] = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	4a3c      	ldr	r2, [pc, #240]	; (80035ac <BSP_UART_init+0x104>)
 80034ba:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80034be:	4a3c      	ldr	r2, [pc, #240]	; (80035b0 <BSP_UART_init+0x108>)
 80034c0:	5413      	strb	r3, [r2, r0]
	buffer_rx_data_ready[uart_id] = false;
 80034c2:	4a3c      	ldr	r2, [pc, #240]	; (80035b4 <BSP_UART_init+0x10c>)
 80034c4:	5413      	strb	r3, [r2, r0]
		- OverSampling: enable
		- One bit sampling: disable
		- Prescaler: DIV1
		- Advance features: disabled
	*/
	structure_handles[uart_id].Instance = (USART_TypeDef*)instances_array[uart_id];
 80034c6:	4a3c      	ldr	r2, [pc, #240]	; (80035b8 <BSP_UART_init+0x110>)
 80034c8:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 80034cc:	483b      	ldr	r0, [pc, #236]	; (80035bc <BSP_UART_init+0x114>)
 80034ce:	2294      	movs	r2, #148	; 0x94
 80034d0:	fb02 f205 	mul.w	r2, r2, r5
 80034d4:	1884      	adds	r4, r0, r2
 80034d6:	5086      	str	r6, [r0, r2]
	structure_handles[uart_id].Init.BaudRate = baudrate;
 80034d8:	6061      	str	r1, [r4, #4]
	structure_handles[uart_id].Init.WordLength = UART_WORDLENGTH_8B;
 80034da:	60a3      	str	r3, [r4, #8]
	structure_handles[uart_id].Init.StopBits = UART_STOPBITS_1;
 80034dc:	60e3      	str	r3, [r4, #12]
	structure_handles[uart_id].Init.Parity = UART_PARITY_NONE;
 80034de:	6123      	str	r3, [r4, #16]
	structure_handles[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034e0:	61a3      	str	r3, [r4, #24]
	structure_handles[uart_id].Init.Mode = UART_MODE_TX_RX;
 80034e2:	220c      	movs	r2, #12
 80034e4:	6162      	str	r2, [r4, #20]
	structure_handles[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;
 80034e6:	61e3      	str	r3, [r4, #28]
	structure_handles[uart_id].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034e8:	6223      	str	r3, [r4, #32]
	structure_handles[uart_id].Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80034ea:	6263      	str	r3, [r4, #36]	; 0x24
	structure_handles[uart_id].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034ec:	62a3      	str	r3, [r4, #40]	; 0x28

	if (HAL_UART_Init(&structure_handles[uart_id]) != HAL_OK)
 80034ee:	4620      	mov	r0, r4
 80034f0:	f003 f9e6 	bl	80068c0 <HAL_UART_Init>
 80034f4:	2800      	cmp	r0, #0
 80034f6:	d14c      	bne.n	8003592 <BSP_UART_init+0xea>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&structure_handles[uart_id], UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80034f8:	2100      	movs	r1, #0
 80034fa:	4620      	mov	r0, r4
 80034fc:	f003 fb20 	bl	8006b40 <HAL_UARTEx_SetTxFifoThreshold>
 8003500:	2800      	cmp	r0, #0
 8003502:	d149      	bne.n	8003598 <BSP_UART_init+0xf0>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&structure_handles[uart_id], UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003504:	2100      	movs	r1, #0
 8003506:	4620      	mov	r0, r4
 8003508:	f003 fb3f 	bl	8006b8a <HAL_UARTEx_SetRxFifoThreshold>
 800350c:	2800      	cmp	r0, #0
 800350e:	d146      	bne.n	800359e <BSP_UART_init+0xf6>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_DisableFifoMode(&structure_handles[uart_id]) != HAL_OK)
 8003510:	4620      	mov	r0, r4
 8003512:	f003 faf6 	bl	8006b02 <HAL_UARTEx_DisableFifoMode>
 8003516:	2800      	cmp	r0, #0
 8003518:	d144      	bne.n	80035a4 <BSP_UART_init+0xfc>
	{
		Error_Handler();
	}

	/* Interrupt Init */
	HAL_NVIC_SetPriority(nvic_IRQ_array[uart_id], 1, 1);
 800351a:	4b29      	ldr	r3, [pc, #164]	; (80035c0 <BSP_UART_init+0x118>)
 800351c:	575e      	ldrsb	r6, [r3, r5]
 800351e:	2201      	movs	r2, #1
 8003520:	4611      	mov	r1, r2
 8003522:	4630      	mov	r0, r6
 8003524:	f000 ffb4 	bl	8004490 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003528:	4630      	mov	r0, r6
 800352a:	f000 ffe5 	bl	80044f8 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&structure_handles[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rÃ©ception d'un caractÃ¨re
 800352e:	4b20      	ldr	r3, [pc, #128]	; (80035b0 <BSP_UART_init+0x108>)
 8003530:	5d5b      	ldrb	r3, [r3, r5]
 8003532:	eb03 13c5 	add.w	r3, r3, r5, lsl #7
 8003536:	2201      	movs	r2, #1
 8003538:	4922      	ldr	r1, [pc, #136]	; (80035c4 <BSP_UART_init+0x11c>)
 800353a:	4419      	add	r1, r3
 800353c:	4620      	mov	r0, r4
 800353e:	f003 fa91 	bl	8006a64 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003542:	4c21      	ldr	r4, [pc, #132]	; (80035c8 <BSP_UART_init+0x120>)
 8003544:	6820      	ldr	r0, [r4, #0]
 8003546:	2300      	movs	r3, #0
 8003548:	2202      	movs	r2, #2
 800354a:	4619      	mov	r1, r3
 800354c:	6880      	ldr	r0, [r0, #8]
 800354e:	f004 fb25 	bl	8007b9c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003552:	6820      	ldr	r0, [r4, #0]
 8003554:	2300      	movs	r3, #0
 8003556:	2202      	movs	r2, #2
 8003558:	4619      	mov	r1, r3
 800355a:	68c0      	ldr	r0, [r0, #12]
 800355c:	f004 fb1e 	bl	8007b9c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003560:	6820      	ldr	r0, [r4, #0]
 8003562:	2300      	movs	r3, #0
 8003564:	2202      	movs	r2, #2
 8003566:	4619      	mov	r1, r3
 8003568:	6840      	ldr	r0, [r0, #4]
 800356a:	f004 fb17 	bl	8007b9c <setvbuf>

	uart_initialized[uart_id] = true;
 800356e:	4b17      	ldr	r3, [pc, #92]	; (80035cc <BSP_UART_init+0x124>)
 8003570:	2201      	movs	r2, #1
 8003572:	555a      	strb	r2, [r3, r5]
}
 8003574:	bd70      	pop	{r4, r5, r6, pc}
	assert(baudrate > 1000);
 8003576:	4b16      	ldr	r3, [pc, #88]	; (80035d0 <BSP_UART_init+0x128>)
 8003578:	4a16      	ldr	r2, [pc, #88]	; (80035d4 <BSP_UART_init+0x12c>)
 800357a:	f240 114b 	movw	r1, #331	; 0x14b
 800357e:	4816      	ldr	r0, [pc, #88]	; (80035d8 <BSP_UART_init+0x130>)
 8003580:	f003 fb28 	bl	8006bd4 <__assert_func>
	assert(uart_id < UART_ID_NB);
 8003584:	4b15      	ldr	r3, [pc, #84]	; (80035dc <BSP_UART_init+0x134>)
 8003586:	4a13      	ldr	r2, [pc, #76]	; (80035d4 <BSP_UART_init+0x12c>)
 8003588:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800358c:	4812      	ldr	r0, [pc, #72]	; (80035d8 <BSP_UART_init+0x130>)
 800358e:	f003 fb21 	bl	8006bd4 <__assert_func>
		Error_Handler();
 8003592:	f7ff fcb1 	bl	8002ef8 <Error_Handler>
 8003596:	e7af      	b.n	80034f8 <BSP_UART_init+0x50>
		Error_Handler();
 8003598:	f7ff fcae 	bl	8002ef8 <Error_Handler>
 800359c:	e7b2      	b.n	8003504 <BSP_UART_init+0x5c>
		Error_Handler();
 800359e:	f7ff fcab 	bl	8002ef8 <Error_Handler>
 80035a2:	e7b5      	b.n	8003510 <BSP_UART_init+0x68>
		Error_Handler();
 80035a4:	f7ff fca8 	bl	8002ef8 <Error_Handler>
 80035a8:	e7b7      	b.n	800351a <BSP_UART_init+0x72>
 80035aa:	bf00      	nop
 80035ac:	200005f4 	.word	0x200005f4
 80035b0:	200005fc 	.word	0x200005fc
 80035b4:	200005f0 	.word	0x200005f0
 80035b8:	0800af14 	.word	0x0800af14
 80035bc:	20000608 	.word	0x20000608
 80035c0:	0800af1c 	.word	0x0800af1c
 80035c4:	200004f0 	.word	0x200004f0
 80035c8:	20000010 	.word	0x20000010
 80035cc:	20000730 	.word	0x20000730
 80035d0:	0800aeb8 	.word	0x0800aeb8
 80035d4:	0800af04 	.word	0x0800af04
 80035d8:	0800ae98 	.word	0x0800ae98
 80035dc:	0800ae80 	.word	0x0800ae80

080035e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uart_handle)
{
 80035e0:	b530      	push	{r4, r5, lr}
 80035e2:	b099      	sub	sp, #100	; 0x64
 80035e4:	4604      	mov	r4, r0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035e6:	2244      	movs	r2, #68	; 0x44
 80035e8:	2100      	movs	r1, #0
 80035ea:	a807      	add	r0, sp, #28
 80035ec:	f003 fb54 	bl	8006c98 <memset>

	if(uart_handle->Instance==USART1)
 80035f0:	6822      	ldr	r2, [r4, #0]
 80035f2:	4b2f      	ldr	r3, [pc, #188]	; (80036b0 <HAL_UART_MspInit+0xd0>)
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d005      	beq.n	8003604 <HAL_UART_MspInit+0x24>
#endif
		/* UART1 clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
	}

	if(uart_handle->Instance==USART2)
 80035f8:	6822      	ldr	r2, [r4, #0]
 80035fa:	4b2e      	ldr	r3, [pc, #184]	; (80036b4 <HAL_UART_MspInit+0xd4>)
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d02c      	beq.n	800365a <HAL_UART_MspInit+0x7a>
#endif

		/* UART2 clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
	}
}
 8003600:	b019      	add	sp, #100	; 0x64
 8003602:	bd30      	pop	{r4, r5, pc}
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003604:	2301      	movs	r3, #1
 8003606:	9307      	str	r3, [sp, #28]
		PeriphClkInit.Usart2ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003608:	2300      	movs	r3, #0
 800360a:	9309      	str	r3, [sp, #36]	; 0x24
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800360c:	a807      	add	r0, sp, #28
 800360e:	f001 fef5 	bl	80053fc <HAL_RCCEx_PeriphCLKConfig>
 8003612:	b9f8      	cbnz	r0, 8003654 <HAL_UART_MspInit+0x74>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8003614:	4d28      	ldr	r5, [pc, #160]	; (80036b8 <HAL_UART_MspInit+0xd8>)
 8003616:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	64eb      	str	r3, [r5, #76]	; 0x4c
 800361e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	9303      	str	r3, [sp, #12]
 8003626:	9b03      	ldr	r3, [sp, #12]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART1);
 8003628:	2307      	movs	r3, #7
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	2303      	movs	r3, #3
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2300      	movs	r3, #0
 8003632:	2202      	movs	r2, #2
 8003634:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800363c:	f7ff fbce 	bl	8002ddc <BSP_GPIO_pin_config>
		__HAL_RCC_USART1_CLK_ENABLE();
 8003640:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8003642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003646:	662b      	str	r3, [r5, #96]	; 0x60
 8003648:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800364a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800364e:	9304      	str	r3, [sp, #16]
 8003650:	9b04      	ldr	r3, [sp, #16]
 8003652:	e7d1      	b.n	80035f8 <HAL_UART_MspInit+0x18>
		  Error_Handler();
 8003654:	f7ff fc50 	bl	8002ef8 <Error_Handler>
 8003658:	e7dc      	b.n	8003614 <HAL_UART_MspInit+0x34>
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800365a:	2302      	movs	r3, #2
 800365c:	9307      	str	r3, [sp, #28]
		PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800365e:	2300      	movs	r3, #0
 8003660:	9309      	str	r3, [sp, #36]	; 0x24
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003662:	a807      	add	r0, sp, #28
 8003664:	f001 feca 	bl	80053fc <HAL_RCCEx_PeriphCLKConfig>
 8003668:	b9f0      	cbnz	r0, 80036a8 <HAL_UART_MspInit+0xc8>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800366a:	4c13      	ldr	r4, [pc, #76]	; (80036b8 <HAL_UART_MspInit+0xd8>)
 800366c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800366e:	f043 0301 	orr.w	r3, r3, #1
 8003672:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003674:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	9305      	str	r3, [sp, #20]
 800367c:	9b05      	ldr	r3, [sp, #20]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_2 | GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART2);
 800367e:	2307      	movs	r3, #7
 8003680:	9301      	str	r3, [sp, #4]
 8003682:	2303      	movs	r3, #3
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	2300      	movs	r3, #0
 8003688:	2202      	movs	r2, #2
 800368a:	210c      	movs	r1, #12
 800368c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003690:	f7ff fba4 	bl	8002ddc <BSP_GPIO_pin_config>
		__HAL_RCC_USART2_CLK_ENABLE();
 8003694:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003696:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800369a:	65a3      	str	r3, [r4, #88]	; 0x58
 800369c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800369e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a2:	9306      	str	r3, [sp, #24]
 80036a4:	9b06      	ldr	r3, [sp, #24]
}
 80036a6:	e7ab      	b.n	8003600 <HAL_UART_MspInit+0x20>
		  Error_Handler();
 80036a8:	f7ff fc26 	bl	8002ef8 <Error_Handler>
 80036ac:	e7dd      	b.n	800366a <HAL_UART_MspInit+0x8a>
 80036ae:	bf00      	nop
 80036b0:	40013800 	.word	0x40013800
 80036b4:	40004400 	.word	0x40004400
 80036b8:	40021000 	.word	0x40021000

080036bc <USART1_IRQHandler>:

	}
}

void USART1_IRQHandler(void)
{
 80036bc:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART1_ID]);
 80036be:	4802      	ldr	r0, [pc, #8]	; (80036c8 <USART1_IRQHandler+0xc>)
 80036c0:	f002 f98e 	bl	80059e0 <HAL_UART_IRQHandler>
}
 80036c4:	bd08      	pop	{r3, pc}
 80036c6:	bf00      	nop
 80036c8:	20000608 	.word	0x20000608

080036cc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80036cc:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART2_ID]);
 80036ce:	4802      	ldr	r0, [pc, #8]	; (80036d8 <USART2_IRQHandler+0xc>)
 80036d0:	f002 f986 	bl	80059e0 <HAL_UART_IRQHandler>
}
 80036d4:	bd08      	pop	{r3, pc}
 80036d6:	bf00      	nop
 80036d8:	2000069c 	.word	0x2000069c

080036dc <HAL_UART_ErrorCallback>:
	callback_uart_rx[uart_id] = cb;
}

#define USART_FLAG_ERRORS (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE | USART_ISR_PE)
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036dc:	e002      	b.n	80036e4 <HAL_UART_ErrorCallback+0x8>
	do{
		status = huart->Instance->ISR;
		if (status & USART_ISR_RXNE)
			trash = (uint8_t) (huart->Instance->RDR);
		if (status & USART_FLAG_ERRORS)
			huart->Instance->ICR = USART_FLAG_ERRORS;
 80036de:	210f      	movs	r1, #15
 80036e0:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 80036e2:	b14b      	cbz	r3, 80036f8 <HAL_UART_ErrorCallback+0x1c>
		status = huart->Instance->ISR;
 80036e4:	6802      	ldr	r2, [r0, #0]
 80036e6:	69d3      	ldr	r3, [r2, #28]
		if (status & USART_ISR_RXNE)
 80036e8:	f013 0f20 	tst.w	r3, #32
 80036ec:	d000      	beq.n	80036f0 <HAL_UART_ErrorCallback+0x14>
			trash = (uint8_t) (huart->Instance->RDR);
 80036ee:	6a51      	ldr	r1, [r2, #36]	; 0x24
		if (status & USART_FLAG_ERRORS)
 80036f0:	f013 030f 	ands.w	r3, r3, #15
 80036f4:	d0f5      	beq.n	80036e2 <HAL_UART_ErrorCallback+0x6>
 80036f6:	e7f2      	b.n	80036de <HAL_UART_ErrorCallback+0x2>
}
 80036f8:	4770      	bx	lr
	...

080036fc <HAL_UART_RxCpltCallback>:
 * @post La rÃ©ception en IT des prochains octets est rÃ©activÃ©e.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_id_t uart_id;
	if (huart->Instance == USART1)
 80036fc:	6803      	ldr	r3, [r0, #0]
 80036fe:	4a17      	ldr	r2, [pc, #92]	; (800375c <HAL_UART_RxCpltCallback+0x60>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d028      	beq.n	8003756 <HAL_UART_RxCpltCallback+0x5a>
		uart_id = UART1_ID;
	else if (huart->Instance == USART2)
 8003704:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8003708:	4293      	cmp	r3, r2
 800370a:	d000      	beq.n	800370e <HAL_UART_RxCpltCallback+0x12>
 800370c:	4770      	bx	lr
		uart_id = UART2_ID;
 800370e:	2201      	movs	r2, #1
{
 8003710:	b510      	push	{r4, lr}
	else
		return;

	buffer_rx_data_ready[uart_id] = true;
 8003712:	4614      	mov	r4, r2
 8003714:	4b12      	ldr	r3, [pc, #72]	; (8003760 <HAL_UART_RxCpltCallback+0x64>)
 8003716:	2101      	movs	r1, #1
 8003718:	5499      	strb	r1, [r3, r2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800371a:	4812      	ldr	r0, [pc, #72]	; (8003764 <HAL_UART_RxCpltCallback+0x68>)
 800371c:	5c83      	ldrb	r3, [r0, r2]
 800371e:	440b      	add	r3, r1
 8003720:	4259      	negs	r1, r3
 8003722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003726:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800372a:	bf58      	it	pl
 800372c:	424b      	negpl	r3, r1
 800372e:	5483      	strb	r3, [r0, r2]
	if (callback_uart_rx[uart_id] != NULL)
 8003730:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <HAL_UART_RxCpltCallback+0x6c>)
 8003732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003736:	b103      	cbz	r3, 800373a <HAL_UART_RxCpltCallback+0x3e>
		callback_uart_rx[uart_id]();
 8003738:	4798      	blx	r3
	HAL_UART_Receive_IT(&structure_handles[uart_id], &buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Activation de la rÃ©ception d'un caractÃ¨re
 800373a:	4b0a      	ldr	r3, [pc, #40]	; (8003764 <HAL_UART_RxCpltCallback+0x68>)
 800373c:	5d1b      	ldrb	r3, [r3, r4]
 800373e:	eb03 13c4 	add.w	r3, r3, r4, lsl #7
 8003742:	2201      	movs	r2, #1
 8003744:	4909      	ldr	r1, [pc, #36]	; (800376c <HAL_UART_RxCpltCallback+0x70>)
 8003746:	4419      	add	r1, r3
 8003748:	4b09      	ldr	r3, [pc, #36]	; (8003770 <HAL_UART_RxCpltCallback+0x74>)
 800374a:	2094      	movs	r0, #148	; 0x94
 800374c:	fb00 3004 	mla	r0, r0, r4, r3
 8003750:	f003 f988 	bl	8006a64 <HAL_UART_Receive_IT>
}
 8003754:	bd10      	pop	{r4, pc}
		uart_id = UART1_ID;
 8003756:	2200      	movs	r2, #0
 8003758:	e7da      	b.n	8003710 <HAL_UART_RxCpltCallback+0x14>
 800375a:	bf00      	nop
 800375c:	40013800 	.word	0x40013800
 8003760:	200005f0 	.word	0x200005f0
 8003764:	200005fc 	.word	0x200005fc
 8003768:	20000600 	.word	0x20000600
 800376c:	200004f0 	.word	0x200004f0
 8003770:	20000608 	.word	0x20000608

08003774 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003774:	4b10      	ldr	r3, [pc, #64]	; (80037b8 <HAL_InitTick+0x44>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	b90b      	cbnz	r3, 800377e <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800377a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800377c:	4770      	bx	lr
{
 800377e:	b510      	push	{r4, lr}
 8003780:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003782:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	4a0c      	ldr	r2, [pc, #48]	; (80037bc <HAL_InitTick+0x48>)
 800378c:	6810      	ldr	r0, [r2, #0]
 800378e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003792:	f000 febf 	bl	8004514 <HAL_SYSTICK_Config>
 8003796:	b968      	cbnz	r0, 80037b4 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003798:	2c0f      	cmp	r4, #15
 800379a:	d901      	bls.n	80037a0 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 800379c:	2001      	movs	r0, #1
 800379e:	e00a      	b.n	80037b6 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037a0:	2200      	movs	r2, #0
 80037a2:	4621      	mov	r1, r4
 80037a4:	f04f 30ff 	mov.w	r0, #4294967295
 80037a8:	f000 fe72 	bl	8004490 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <HAL_InitTick+0x4c>)
 80037ae:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80037b0:	2000      	movs	r0, #0
 80037b2:	e000      	b.n	80037b6 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 80037b4:	2001      	movs	r0, #1
}
 80037b6:	bd10      	pop	{r4, pc}
 80037b8:	20000008 	.word	0x20000008
 80037bc:	20000004 	.word	0x20000004
 80037c0:	2000000c 	.word	0x2000000c

080037c4 <HAL_Init>:
{
 80037c4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037c6:	2003      	movs	r0, #3
 80037c8:	f000 fe50 	bl	800446c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037cc:	2000      	movs	r0, #0
 80037ce:	f7ff ffd1 	bl	8003774 <HAL_InitTick>
 80037d2:	b110      	cbz	r0, 80037da <HAL_Init+0x16>
    status = HAL_ERROR;
 80037d4:	2401      	movs	r4, #1
}
 80037d6:	4620      	mov	r0, r4
 80037d8:	bd10      	pop	{r4, pc}
 80037da:	4604      	mov	r4, r0
    HAL_MspInit();
 80037dc:	f7ff fbc6 	bl	8002f6c <HAL_MspInit>
 80037e0:	e7f9      	b.n	80037d6 <HAL_Init+0x12>
	...

080037e4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80037e4:	4a03      	ldr	r2, [pc, #12]	; (80037f4 <HAL_IncTick+0x10>)
 80037e6:	6813      	ldr	r3, [r2, #0]
 80037e8:	4903      	ldr	r1, [pc, #12]	; (80037f8 <HAL_IncTick+0x14>)
 80037ea:	6809      	ldr	r1, [r1, #0]
 80037ec:	440b      	add	r3, r1
 80037ee:	6013      	str	r3, [r2, #0]
}
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	20000b5c 	.word	0x20000b5c
 80037f8:	20000008 	.word	0x20000008

080037fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80037fc:	4b01      	ldr	r3, [pc, #4]	; (8003804 <HAL_GetTick+0x8>)
 80037fe:	6818      	ldr	r0, [r3, #0]
}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	20000b5c 	.word	0x20000b5c

08003808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003808:	b538      	push	{r3, r4, r5, lr}
 800380a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800380c:	f7ff fff6 	bl	80037fc <HAL_GetTick>
 8003810:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003812:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003816:	d002      	beq.n	800381e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003818:	4b04      	ldr	r3, [pc, #16]	; (800382c <HAL_Delay+0x24>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800381e:	f7ff ffed 	bl	80037fc <HAL_GetTick>
 8003822:	1b40      	subs	r0, r0, r5
 8003824:	42a0      	cmp	r0, r4
 8003826:	d3fa      	bcc.n	800381e <HAL_Delay+0x16>
  {
  }
}
 8003828:	bd38      	pop	{r3, r4, r5, pc}
 800382a:	bf00      	nop
 800382c:	20000008 	.word	0x20000008

08003830 <HAL_ADC_MspInit>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */
}
 8003830:	4770      	bx	lr
	...

08003834 <HAL_ADC_Init>:
{
 8003834:	b530      	push	{r4, r5, lr}
 8003836:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8003838:	2300      	movs	r3, #0
 800383a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 800383c:	2800      	cmp	r0, #0
 800383e:	f000 8106 	beq.w	8003a4e <HAL_ADC_Init+0x21a>
 8003842:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003844:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003846:	b313      	cbz	r3, 800388e <HAL_ADC_Init+0x5a>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003848:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8003850:	d005      	beq.n	800385e <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8003858:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800385c:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800385e:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003860:	6893      	ldr	r3, [r2, #8]
 8003862:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003866:	d11f      	bne.n	80038a8 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8003868:	6893      	ldr	r3, [r2, #8]
 800386a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800386e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003872:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003876:	6093      	str	r3, [r2, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003878:	4b76      	ldr	r3, [pc, #472]	; (8003a54 <HAL_ADC_Init+0x220>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	099b      	lsrs	r3, r3, #6
 800387e:	4a76      	ldr	r2, [pc, #472]	; (8003a58 <HAL_ADC_Init+0x224>)
 8003880:	fba2 2303 	umull	r2, r3, r2, r3
 8003884:	099b      	lsrs	r3, r3, #6
 8003886:	3301      	adds	r3, #1
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800388c:	e009      	b.n	80038a2 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800388e:	f7ff ffcf 	bl	8003830 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003892:	2300      	movs	r3, #0
 8003894:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003896:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800389a:	e7d5      	b.n	8003848 <HAL_ADC_Init+0x14>
      wait_loop_index--;
 800389c:	9b01      	ldr	r3, [sp, #4]
 800389e:	3b01      	subs	r3, #1
 80038a0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80038a2:	9b01      	ldr	r3, [sp, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1f9      	bne.n	800389c <HAL_ADC_Init+0x68>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038a8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80038aa:	6893      	ldr	r3, [r2, #8]
 80038ac:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80038b0:	d109      	bne.n	80038c6 <HAL_ADC_Init+0x92>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80038b4:	f043 0310 	orr.w	r3, r3, #16
 80038b8:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ba:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	6623      	str	r3, [r4, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 80038c2:	2001      	movs	r0, #1
 80038c4:	e000      	b.n	80038c8 <HAL_ADC_Init+0x94>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038c6:	2000      	movs	r0, #0
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038c8:	6893      	ldr	r3, [r2, #8]
 80038ca:	f013 0304 	ands.w	r3, r3, #4
 80038ce:	d000      	beq.n	80038d2 <HAL_ADC_Init+0x9e>
 80038d0:	2301      	movs	r3, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038d2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80038d4:	f011 0f10 	tst.w	r1, #16
 80038d8:	f040 80b2 	bne.w	8003a40 <HAL_ADC_Init+0x20c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f040 80af 	bne.w	8003a40 <HAL_ADC_Init+0x20c>
    ADC_STATE_CLR_SET(hadc->State,
 80038e2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80038e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80038e8:	f043 0302 	orr.w	r3, r3, #2
 80038ec:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038ee:	6893      	ldr	r3, [r2, #8]
 80038f0:	f013 0f01 	tst.w	r3, #1
 80038f4:	d115      	bne.n	8003922 <HAL_ADC_Init+0xee>
 80038f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f013 0301 	ands.w	r3, r3, #1
 8003900:	d000      	beq.n	8003904 <HAL_ADC_Init+0xd0>
 8003902:	2301      	movs	r3, #1
 8003904:	4a55      	ldr	r2, [pc, #340]	; (8003a5c <HAL_ADC_Init+0x228>)
 8003906:	6892      	ldr	r2, [r2, #8]
 8003908:	f012 0201 	ands.w	r2, r2, #1
 800390c:	d000      	beq.n	8003910 <HAL_ADC_Init+0xdc>
 800390e:	2201      	movs	r2, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003910:	4313      	orrs	r3, r2
 8003912:	d106      	bne.n	8003922 <HAL_ADC_Init+0xee>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003914:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003916:	4952      	ldr	r1, [pc, #328]	; (8003a60 <HAL_ADC_Init+0x22c>)
 8003918:	688a      	ldr	r2, [r1, #8]
 800391a:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800391e:	4313      	orrs	r3, r2
 8003920:	608b      	str	r3, [r1, #8]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003922:	7f62      	ldrb	r2, [r4, #29]
                 hadc->Init.Overrun                                                     |
 8003924:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003926:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 800392a:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 800392c:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 800392e:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 8003930:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003932:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800393a:	2a01      	cmp	r2, #1
 800393c:	d051      	beq.n	80039e2 <HAL_ADC_Init+0x1ae>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800393e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003940:	b122      	cbz	r2, 800394c <HAL_ADC_Init+0x118>
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003942:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003946:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003948:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800394a:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800394c:	6821      	ldr	r1, [r4, #0]
 800394e:	68cd      	ldr	r5, [r1, #12]
 8003950:	4a44      	ldr	r2, [pc, #272]	; (8003a64 <HAL_ADC_Init+0x230>)
 8003952:	402a      	ands	r2, r5
 8003954:	4313      	orrs	r3, r2
 8003956:	60cb      	str	r3, [r1, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003958:	6822      	ldr	r2, [r4, #0]
 800395a:	6913      	ldr	r3, [r2, #16]
 800395c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003962:	430b      	orrs	r3, r1
 8003964:	6113      	str	r3, [r2, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003966:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003968:	6893      	ldr	r3, [r2, #8]
 800396a:	f013 0308 	ands.w	r3, r3, #8
 800396e:	d000      	beq.n	8003972 <HAL_ADC_Init+0x13e>
 8003970:	2301      	movs	r3, #1
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003972:	bb3b      	cbnz	r3, 80039c4 <HAL_ADC_Init+0x190>
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003974:	7f21      	ldrb	r1, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003976:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800397a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800397c:	ea43 3181 	orr.w	r1, r3, r1, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003980:	68d3      	ldr	r3, [r2, #12]
 8003982:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003986:	f023 0302 	bic.w	r3, r3, #2
 800398a:	430b      	orrs	r3, r1
 800398c:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.GainCompensation != 0UL)
 800398e:	6923      	ldr	r3, [r4, #16]
 8003990:	b363      	cbz	r3, 80039ec <HAL_ADC_Init+0x1b8>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003992:	6822      	ldr	r2, [r4, #0]
 8003994:	6913      	ldr	r3, [r2, #16]
 8003996:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800399a:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800399c:	6822      	ldr	r2, [r4, #0]
 800399e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80039a2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039aa:	6921      	ldr	r1, [r4, #16]
 80039ac:	430b      	orrs	r3, r1
 80039ae:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80039b2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d027      	beq.n	8003a0a <HAL_ADC_Init+0x1d6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80039ba:	6822      	ldr	r2, [r4, #0]
 80039bc:	6913      	ldr	r3, [r2, #16]
 80039be:	f023 0301 	bic.w	r3, r3, #1
 80039c2:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80039c4:	6963      	ldr	r3, [r4, #20]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d031      	beq.n	8003a2e <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80039ca:	6822      	ldr	r2, [r4, #0]
 80039cc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80039ce:	f023 030f 	bic.w	r3, r3, #15
 80039d2:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80039d4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80039d6:	f023 0303 	bic.w	r3, r3, #3
 80039da:	f043 0301 	orr.w	r3, r3, #1
 80039de:	65e3      	str	r3, [r4, #92]	; 0x5c
 80039e0:	e033      	b.n	8003a4a <HAL_ADC_Init+0x216>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80039e2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80039e4:	3a01      	subs	r2, #1
 80039e6:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80039ea:	e7a8      	b.n	800393e <HAL_ADC_Init+0x10a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039ec:	6822      	ldr	r2, [r4, #0]
 80039ee:	6913      	ldr	r3, [r2, #16]
 80039f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039f4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80039f6:	6822      	ldr	r2, [r4, #0]
 80039f8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80039fc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a04:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003a08:	e7d3      	b.n	80039b2 <HAL_ADC_Init+0x17e>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a0a:	6821      	ldr	r1, [r4, #0]
 8003a0c:	690b      	ldr	r3, [r1, #16]
 8003a0e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003a12:	f023 0304 	bic.w	r3, r3, #4
 8003a16:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003a18:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003a1a:	432a      	orrs	r2, r5
 8003a1c:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8003a1e:	432a      	orrs	r2, r5
 8003a20:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8003a22:	432a      	orrs	r2, r5
 8003a24:	4313      	orrs	r3, r2
 8003a26:	f043 0301 	orr.w	r3, r3, #1
 8003a2a:	610b      	str	r3, [r1, #16]
 8003a2c:	e7ca      	b.n	80039c4 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a2e:	6821      	ldr	r1, [r4, #0]
 8003a30:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003a32:	f023 030f 	bic.w	r3, r3, #15
 8003a36:	6a22      	ldr	r2, [r4, #32]
 8003a38:	3a01      	subs	r2, #1
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	630b      	str	r3, [r1, #48]	; 0x30
 8003a3e:	e7c9      	b.n	80039d4 <HAL_ADC_Init+0x1a0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003a42:	f043 0310 	orr.w	r3, r3, #16
 8003a46:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003a48:	2001      	movs	r0, #1
}
 8003a4a:	b003      	add	sp, #12
 8003a4c:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8003a4e:	2001      	movs	r0, #1
 8003a50:	e7fb      	b.n	8003a4a <HAL_ADC_Init+0x216>
 8003a52:	bf00      	nop
 8003a54:	20000004 	.word	0x20000004
 8003a58:	053e2d63 	.word	0x053e2d63
 8003a5c:	50000100 	.word	0x50000100
 8003a60:	50000300 	.word	0x50000300
 8003a64:	fff04007 	.word	0xfff04007

08003a68 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a68:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a6a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003a6c:	f7ff f918 	bl	8002ca0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a70:	bd08      	pop	{r3, pc}

08003a72 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8003a72:	4770      	bx	lr

08003a74 <HAL_ADC_ErrorCallback>:
}
 8003a74:	4770      	bx	lr
	...

08003a78 <HAL_ADC_IRQHandler>:
{
 8003a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7a:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003a7c:	6803      	ldr	r3, [r0, #0]
 8003a7e:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003a80:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003a82:	4ba0      	ldr	r3, [pc, #640]	; (8003d04 <HAL_ADC_IRQHandler+0x28c>)
 8003a84:	689e      	ldr	r6, [r3, #8]
 8003a86:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003a8a:	f017 0f02 	tst.w	r7, #2
 8003a8e:	d010      	beq.n	8003ab2 <HAL_ADC_IRQHandler+0x3a>
 8003a90:	f015 0f02 	tst.w	r5, #2
 8003a94:	d00d      	beq.n	8003ab2 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a96:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003a98:	f013 0f10 	tst.w	r3, #16
 8003a9c:	d103      	bne.n	8003aa6 <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003a9e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003aa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003aa4:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	f000 fcde 	bl	8004468 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ab2:	f017 0f04 	tst.w	r7, #4
 8003ab6:	d002      	beq.n	8003abe <HAL_ADC_IRQHandler+0x46>
 8003ab8:	f015 0f04 	tst.w	r5, #4
 8003abc:	d105      	bne.n	8003aca <HAL_ADC_IRQHandler+0x52>
 8003abe:	f017 0f08 	tst.w	r7, #8
 8003ac2:	d04a      	beq.n	8003b5a <HAL_ADC_IRQHandler+0xe2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ac4:	f015 0f08 	tst.w	r5, #8
 8003ac8:	d047      	beq.n	8003b5a <HAL_ADC_IRQHandler+0xe2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003aca:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003acc:	f013 0f10 	tst.w	r3, #16
 8003ad0:	d103      	bne.n	8003ada <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ad2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003ad4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ad8:	65e3      	str	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ada:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003ae2:	d134      	bne.n	8003b4e <HAL_ADC_IRQHandler+0xd6>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ae4:	4a88      	ldr	r2, [pc, #544]	; (8003d08 <HAL_ADC_IRQHandler+0x290>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d009      	beq.n	8003afe <HAL_ADC_IRQHandler+0x86>
 8003aea:	461a      	mov	r2, r3
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d009      	beq.n	8003b04 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003af0:	b146      	cbz	r6, 8003b04 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003af2:	2e05      	cmp	r6, #5
 8003af4:	d006      	beq.n	8003b04 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003af6:	2e09      	cmp	r6, #9
 8003af8:	d004      	beq.n	8003b04 <HAL_ADC_IRQHandler+0x8c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003afa:	68d2      	ldr	r2, [r2, #12]
 8003afc:	e003      	b.n	8003b06 <HAL_ADC_IRQHandler+0x8e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003afe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003b02:	e7f3      	b.n	8003aec <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b04:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003b06:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8003b0a:	d120      	bne.n	8003b4e <HAL_ADC_IRQHandler+0xd6>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	f012 0f08 	tst.w	r2, #8
 8003b12:	d01c      	beq.n	8003b4e <HAL_ADC_IRQHandler+0xd6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	f012 0f04 	tst.w	r2, #4
 8003b1a:	d110      	bne.n	8003b3e <HAL_ADC_IRQHandler+0xc6>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	f022 020c 	bic.w	r2, r2, #12
 8003b22:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b24:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b2a:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b2c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b2e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003b32:	d10c      	bne.n	8003b4e <HAL_ADC_IRQHandler+0xd6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b34:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003b3c:	e007      	b.n	8003b4e <HAL_ADC_IRQHandler+0xd6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b3e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b40:	f043 0310 	orr.w	r3, r3, #16
 8003b44:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b46:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003b48:	f043 0301 	orr.w	r3, r3, #1
 8003b4c:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8003b4e:	4620      	mov	r0, r4
 8003b50:	f7ff f898 	bl	8002c84 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003b54:	6823      	ldr	r3, [r4, #0]
 8003b56:	220c      	movs	r2, #12
 8003b58:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003b5a:	f017 0f20 	tst.w	r7, #32
 8003b5e:	d002      	beq.n	8003b66 <HAL_ADC_IRQHandler+0xee>
 8003b60:	f015 0f20 	tst.w	r5, #32
 8003b64:	d105      	bne.n	8003b72 <HAL_ADC_IRQHandler+0xfa>
 8003b66:	f017 0f40 	tst.w	r7, #64	; 0x40
 8003b6a:	d05c      	beq.n	8003c26 <HAL_ADC_IRQHandler+0x1ae>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003b6c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003b70:	d059      	beq.n	8003c26 <HAL_ADC_IRQHandler+0x1ae>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b72:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b74:	f013 0f10 	tst.w	r3, #16
 8003b78:	d103      	bne.n	8003b82 <HAL_ADC_IRQHandler+0x10a>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003b7a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b80:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003b82:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003b84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b86:	f412 7fc0 	tst.w	r2, #384	; 0x180
 8003b8a:	d112      	bne.n	8003bb2 <HAL_ADC_IRQHandler+0x13a>
 8003b8c:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003b94:	d10f      	bne.n	8003bb6 <HAL_ADC_IRQHandler+0x13e>
 8003b96:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b98:	4a5b      	ldr	r2, [pc, #364]	; (8003d08 <HAL_ADC_IRQHandler+0x290>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00d      	beq.n	8003bba <HAL_ADC_IRQHandler+0x142>
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d00d      	beq.n	8003bc0 <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ba4:	b166      	cbz	r6, 8003bc0 <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003ba6:	2e06      	cmp	r6, #6
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003baa:	2e07      	cmp	r6, #7
 8003bac:	d008      	beq.n	8003bc0 <HAL_ADC_IRQHandler+0x148>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003bae:	68d2      	ldr	r2, [r2, #12]
 8003bb0:	e007      	b.n	8003bc2 <HAL_ADC_IRQHandler+0x14a>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	e7eb      	b.n	8003b8e <HAL_ADC_IRQHandler+0x116>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	e7ee      	b.n	8003b98 <HAL_ADC_IRQHandler+0x120>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003bbe:	e7ef      	b.n	8003ba0 <HAL_ADC_IRQHandler+0x128>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003bc0:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003bc2:	b351      	cbz	r1, 8003c1a <HAL_ADC_IRQHandler+0x1a2>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003bc4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003bc8:	d003      	beq.n	8003bd2 <HAL_ADC_IRQHandler+0x15a>
 8003bca:	b330      	cbz	r0, 8003c1a <HAL_ADC_IRQHandler+0x1a2>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003bcc:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8003bd0:	d123      	bne.n	8003c1a <HAL_ADC_IRQHandler+0x1a2>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003bd2:	6819      	ldr	r1, [r3, #0]
 8003bd4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003bd8:	d01f      	beq.n	8003c1a <HAL_ADC_IRQHandler+0x1a2>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003bda:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8003bde:	d11c      	bne.n	8003c1a <HAL_ADC_IRQHandler+0x1a2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	f012 0f08 	tst.w	r2, #8
 8003be6:	d110      	bne.n	8003c0a <HAL_ADC_IRQHandler+0x192>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bee:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003bf0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003bf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bf6:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003bf8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003bfa:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003bfe:	d10c      	bne.n	8003c1a <HAL_ADC_IRQHandler+0x1a2>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c00:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003c02:	f043 0301 	orr.w	r3, r3, #1
 8003c06:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003c08:	e007      	b.n	8003c1a <HAL_ADC_IRQHandler+0x1a2>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c0a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003c0c:	f043 0310 	orr.w	r3, r3, #16
 8003c10:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c12:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003c1a:	4620      	mov	r0, r4
 8003c1c:	f000 fc20 	bl	8004460 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	2260      	movs	r2, #96	; 0x60
 8003c24:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003c26:	f017 0f80 	tst.w	r7, #128	; 0x80
 8003c2a:	d002      	beq.n	8003c32 <HAL_ADC_IRQHandler+0x1ba>
 8003c2c:	f015 0f80 	tst.w	r5, #128	; 0x80
 8003c30:	d12f      	bne.n	8003c92 <HAL_ADC_IRQHandler+0x21a>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003c32:	f417 7f80 	tst.w	r7, #256	; 0x100
 8003c36:	d002      	beq.n	8003c3e <HAL_ADC_IRQHandler+0x1c6>
 8003c38:	f415 7f80 	tst.w	r5, #256	; 0x100
 8003c3c:	d134      	bne.n	8003ca8 <HAL_ADC_IRQHandler+0x230>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003c3e:	f417 7f00 	tst.w	r7, #512	; 0x200
 8003c42:	d002      	beq.n	8003c4a <HAL_ADC_IRQHandler+0x1d2>
 8003c44:	f415 7f00 	tst.w	r5, #512	; 0x200
 8003c48:	d13a      	bne.n	8003cc0 <HAL_ADC_IRQHandler+0x248>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003c4a:	f017 0f10 	tst.w	r7, #16
 8003c4e:	d019      	beq.n	8003c84 <HAL_ADC_IRQHandler+0x20c>
 8003c50:	f015 0f10 	tst.w	r5, #16
 8003c54:	d016      	beq.n	8003c84 <HAL_ADC_IRQHandler+0x20c>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003c56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003c58:	b133      	cbz	r3, 8003c68 <HAL_ADC_IRQHandler+0x1f0>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003c5a:	2e00      	cmp	r6, #0
 8003c5c:	d03c      	beq.n	8003cd8 <HAL_ADC_IRQHandler+0x260>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003c5e:	4b29      	ldr	r3, [pc, #164]	; (8003d04 <HAL_ADC_IRQHandler+0x28c>)
 8003c60:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003c62:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8003c66:	d00a      	beq.n	8003c7e <HAL_ADC_IRQHandler+0x206>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c68:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003c6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c6e:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c70:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003c72:	f043 0302 	orr.w	r3, r3, #2
 8003c76:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f7ff fefb 	bl	8003a74 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c7e:	6823      	ldr	r3, [r4, #0]
 8003c80:	2210      	movs	r2, #16
 8003c82:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003c84:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8003c88:	d002      	beq.n	8003c90 <HAL_ADC_IRQHandler+0x218>
 8003c8a:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8003c8e:	d129      	bne.n	8003ce4 <HAL_ADC_IRQHandler+0x26c>
}
 8003c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003c92:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003c94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c98:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	f7ff fee9 	bl	8003a72 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	2280      	movs	r2, #128	; 0x80
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	e7c4      	b.n	8003c32 <HAL_ADC_IRQHandler+0x1ba>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003ca8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003caa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cae:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003cb0:	4620      	mov	r0, r4
 8003cb2:	f000 fbd7 	bl	8004464 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	e7be      	b.n	8003c3e <HAL_ADC_IRQHandler+0x1c6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003cc0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003cc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cc6:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003cc8:	4620      	mov	r0, r4
 8003cca:	f000 fbcc 	bl	8004466 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	e7b8      	b.n	8003c4a <HAL_ADC_IRQHandler+0x1d2>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	f013 0f01 	tst.w	r3, #1
 8003ce0:	d0cd      	beq.n	8003c7e <HAL_ADC_IRQHandler+0x206>
 8003ce2:	e7c1      	b.n	8003c68 <HAL_ADC_IRQHandler+0x1f0>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003ce4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003ce6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cea:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003cec:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003cee:	f043 0308 	orr.w	r3, r3, #8
 8003cf2:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cfa:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003cfc:	4620      	mov	r0, r4
 8003cfe:	f000 fbb0 	bl	8004462 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8003d02:	e7c5      	b.n	8003c90 <HAL_ADC_IRQHandler+0x218>
 8003d04:	50000300 	.word	0x50000300
 8003d08:	50000100 	.word	0x50000100

08003d0c <ADC_DMAConvCplt>:
{
 8003d0c:	b508      	push	{r3, lr}
 8003d0e:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d10:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003d12:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003d14:	f012 0f50 	tst.w	r2, #80	; 0x50
 8003d18:	d130      	bne.n	8003d7c <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d1a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d20:	65c3      	str	r3, [r0, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003d22:	6803      	ldr	r3, [r0, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	f012 0f08 	tst.w	r2, #8
 8003d2a:	d014      	beq.n	8003d56 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003d2c:	68da      	ldr	r2, [r3, #12]
 8003d2e:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003d32:	d120      	bne.n	8003d76 <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003d3a:	d11c      	bne.n	8003d76 <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d3c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d42:	65c3      	str	r3, [r0, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d44:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d46:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003d4a:	d114      	bne.n	8003d76 <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d4c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	65c3      	str	r3, [r0, #92]	; 0x5c
 8003d54:	e00f      	b.n	8003d76 <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	f013 0f02 	tst.w	r3, #2
 8003d5c:	d10b      	bne.n	8003d76 <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d5e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d64:	65c3      	str	r3, [r0, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d66:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d68:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003d6c:	d103      	bne.n	8003d76 <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d6e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8003d76:	f7fe ff85 	bl	8002c84 <HAL_ADC_ConvCpltCallback>
}
 8003d7a:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d7c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003d7e:	f012 0f10 	tst.w	r2, #16
 8003d82:	d104      	bne.n	8003d8e <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d84:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003d86:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d88:	4618      	mov	r0, r3
 8003d8a:	4790      	blx	r2
}
 8003d8c:	e7f5      	b.n	8003d7a <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8003d8e:	f7ff fe71 	bl	8003a74 <HAL_ADC_ErrorCallback>
 8003d92:	e7f2      	b.n	8003d7a <ADC_DMAConvCplt+0x6e>

08003d94 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d94:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d96:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003d98:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003d9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d9e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003da0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003da2:	f043 0304 	orr.w	r3, r3, #4
 8003da6:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003da8:	f7ff fe64 	bl	8003a74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dac:	bd08      	pop	{r3, pc}
	...

08003db0 <HAL_ADC_ConfigChannel>:
{
 8003db0:	b4f0      	push	{r4, r5, r6, r7}
 8003db2:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003db4:	2200      	movs	r2, #0
 8003db6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003db8:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8003dbc:	2a01      	cmp	r2, #1
 8003dbe:	f000 8256 	beq.w	800426e <HAL_ADC_ConfigChannel+0x4be>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003dca:	6806      	ldr	r6, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003dcc:	68b0      	ldr	r0, [r6, #8]
 8003dce:	f010 0f04 	tst.w	r0, #4
 8003dd2:	d00a      	beq.n	8003dea <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003dd6:	f042 0220 	orr.w	r2, r2, #32
 8003dda:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003ddc:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8003de4:	b002      	add	sp, #8
 8003de6:	bcf0      	pop	{r4, r5, r6, r7}
 8003de8:	4770      	bx	lr
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003dea:	684d      	ldr	r5, [r1, #4]
 8003dec:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003dee:	3630      	adds	r6, #48	; 0x30
 8003df0:	0a2a      	lsrs	r2, r5, #8
 8003df2:	0092      	lsls	r2, r2, #2
 8003df4:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8003df8:	58b0      	ldr	r0, [r6, r2]
 8003dfa:	f005 051f 	and.w	r5, r5, #31
 8003dfe:	271f      	movs	r7, #31
 8003e00:	40af      	lsls	r7, r5
 8003e02:	ea20 0007 	bic.w	r0, r0, r7
 8003e06:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003e0a:	40ac      	lsls	r4, r5
 8003e0c:	4320      	orrs	r0, r4
 8003e0e:	50b0      	str	r0, [r6, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e10:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e12:	6882      	ldr	r2, [r0, #8]
 8003e14:	f012 0204 	ands.w	r2, r2, #4
 8003e18:	d000      	beq.n	8003e1c <HAL_ADC_ConfigChannel+0x6c>
 8003e1a:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e1c:	6884      	ldr	r4, [r0, #8]
 8003e1e:	f014 0408 	ands.w	r4, r4, #8
 8003e22:	d000      	beq.n	8003e26 <HAL_ADC_ConfigChannel+0x76>
 8003e24:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e26:	2a00      	cmp	r2, #0
 8003e28:	d14d      	bne.n	8003ec6 <HAL_ADC_ConfigChannel+0x116>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e2a:	2c00      	cmp	r4, #0
 8003e2c:	d14b      	bne.n	8003ec6 <HAL_ADC_ConfigChannel+0x116>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003e2e:	688d      	ldr	r5, [r1, #8]
 8003e30:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8003e34:	d07e      	beq.n	8003f34 <HAL_ADC_ConfigChannel+0x184>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003e36:	680f      	ldr	r7, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003e38:	3014      	adds	r0, #20
 8003e3a:	0e7a      	lsrs	r2, r7, #25
 8003e3c:	0092      	lsls	r2, r2, #2
 8003e3e:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003e42:	5886      	ldr	r6, [r0, r2]
 8003e44:	f3c7 5704 	ubfx	r7, r7, #20, #5
 8003e48:	f04f 0c07 	mov.w	ip, #7
 8003e4c:	fa0c fc07 	lsl.w	ip, ip, r7
 8003e50:	ea26 060c 	bic.w	r6, r6, ip
 8003e54:	40bd      	lsls	r5, r7
 8003e56:	4335      	orrs	r5, r6
 8003e58:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003e5a:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003e5c:	6942      	ldr	r2, [r0, #20]
 8003e5e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e62:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003e64:	694d      	ldr	r5, [r1, #20]
 8003e66:	6818      	ldr	r0, [r3, #0]
 8003e68:	68c2      	ldr	r2, [r0, #12]
 8003e6a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003e6e:	0052      	lsls	r2, r2, #1
 8003e70:	fa05 f202 	lsl.w	r2, r5, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e74:	690e      	ldr	r6, [r1, #16]
 8003e76:	2e04      	cmp	r6, #4
 8003e78:	d074      	beq.n	8003f64 <HAL_ADC_ConfigChannel+0x1b4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e7a:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8003e7c:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8003e80:	4da6      	ldr	r5, [pc, #664]	; (800411c <HAL_ADC_ConfigChannel+0x36c>)
 8003e82:	403d      	ands	r5, r7
 8003e84:	680f      	ldr	r7, [r1, #0]
 8003e86:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8003e8a:	433a      	orrs	r2, r7
 8003e8c:	4315      	orrs	r5, r2
 8003e8e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8003e92:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	690e      	ldr	r6, [r1, #16]
 8003e9a:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e9c:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003e9e:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 8003ea2:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8003ea6:	4328      	orrs	r0, r5
 8003ea8:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	690d      	ldr	r5, [r1, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003eb0:	7f08      	ldrb	r0, [r1, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003eb2:	2801      	cmp	r0, #1
 8003eb4:	d053      	beq.n	8003f5e <HAL_ADC_ConfigChannel+0x1ae>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003eb6:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003eb8:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8003ebc:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8003ec0:	4304      	orrs	r4, r0
 8003ec2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ec6:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ec8:	6882      	ldr	r2, [r0, #8]
 8003eca:	f012 0f01 	tst.w	r2, #1
 8003ece:	d116      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x14e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003ed0:	680a      	ldr	r2, [r1, #0]
 8003ed2:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8003ed4:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8003ed8:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003edc:	ea24 0406 	bic.w	r4, r4, r6
 8003ee0:	f005 0618 	and.w	r6, r5, #24
 8003ee4:	4d8e      	ldr	r5, [pc, #568]	; (8004120 <HAL_ADC_ConfigChannel+0x370>)
 8003ee6:	40f5      	lsrs	r5, r6
 8003ee8:	402a      	ands	r2, r5
 8003eea:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8003eee:	4322      	orrs	r2, r4
 8003ef0:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ef4:	68c8      	ldr	r0, [r1, #12]
 8003ef6:	4a8b      	ldr	r2, [pc, #556]	; (8004124 <HAL_ADC_ConfigChannel+0x374>)
 8003ef8:	4290      	cmp	r0, r2
 8003efa:	f000 809b 	beq.w	8004034 <HAL_ADC_ConfigChannel+0x284>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003efe:	680a      	ldr	r2, [r1, #0]
 8003f00:	4989      	ldr	r1, [pc, #548]	; (8004128 <HAL_ADC_ConfigChannel+0x378>)
 8003f02:	420a      	tst	r2, r1
 8003f04:	f000 81ab 	beq.w	800425e <HAL_ADC_ConfigChannel+0x4ae>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003f08:	4988      	ldr	r1, [pc, #544]	; (800412c <HAL_ADC_ConfigChannel+0x37c>)
 8003f0a:	6889      	ldr	r1, [r1, #8]
 8003f0c:	f001 70e0 	and.w	r0, r1, #29360128	; 0x1c00000
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003f10:	4c87      	ldr	r4, [pc, #540]	; (8004130 <HAL_ADC_ConfigChannel+0x380>)
 8003f12:	42a2      	cmp	r2, r4
 8003f14:	f000 815a 	beq.w	80041cc <HAL_ADC_ConfigChannel+0x41c>
 8003f18:	4c86      	ldr	r4, [pc, #536]	; (8004134 <HAL_ADC_ConfigChannel+0x384>)
 8003f1a:	42a2      	cmp	r2, r4
 8003f1c:	f000 8156 	beq.w	80041cc <HAL_ADC_ConfigChannel+0x41c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003f20:	4c85      	ldr	r4, [pc, #532]	; (8004138 <HAL_ADC_ConfigChannel+0x388>)
 8003f22:	42a2      	cmp	r2, r4
 8003f24:	f000 8178 	beq.w	8004218 <HAL_ADC_ConfigChannel+0x468>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f28:	4c84      	ldr	r4, [pc, #528]	; (800413c <HAL_ADC_ConfigChannel+0x38c>)
 8003f2a:	42a2      	cmp	r2, r4
 8003f2c:	f000 8186 	beq.w	800423c <HAL_ADC_ConfigChannel+0x48c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f30:	2000      	movs	r0, #0
 8003f32:	e754      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f34:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003f36:	3014      	adds	r0, #20
 8003f38:	0e6a      	lsrs	r2, r5, #25
 8003f3a:	0092      	lsls	r2, r2, #2
 8003f3c:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003f40:	5886      	ldr	r6, [r0, r2]
 8003f42:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8003f46:	2707      	movs	r7, #7
 8003f48:	fa07 f505 	lsl.w	r5, r7, r5
 8003f4c:	ea26 0505 	bic.w	r5, r6, r5
 8003f50:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003f52:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003f54:	6942      	ldr	r2, [r0, #20]
 8003f56:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f5a:	6142      	str	r2, [r0, #20]
}
 8003f5c:	e782      	b.n	8003e64 <HAL_ADC_ConfigChannel+0xb4>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003f5e:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8003f62:	e7a8      	b.n	8003eb6 <HAL_ADC_ConfigChannel+0x106>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003f64:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003f66:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f68:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f6c:	680a      	ldr	r2, [r1, #0]
 8003f6e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003f72:	bb85      	cbnz	r5, 8003fd6 <HAL_ADC_ConfigChannel+0x226>
 8003f74:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f78:	4294      	cmp	r4, r2
 8003f7a:	d034      	beq.n	8003fe6 <HAL_ADC_ConfigChannel+0x236>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f7c:	681c      	ldr	r4, [r3, #0]
 8003f7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003f80:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003f82:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f86:	680a      	ldr	r2, [r1, #0]
 8003f88:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003f8c:	bb85      	cbnz	r5, 8003ff0 <HAL_ADC_ConfigChannel+0x240>
 8003f8e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f92:	4290      	cmp	r0, r2
 8003f94:	d034      	beq.n	8004000 <HAL_ADC_ConfigChannel+0x250>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f96:	681c      	ldr	r4, [r3, #0]
 8003f98:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8003f9a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8003f9c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fa0:	680a      	ldr	r2, [r1, #0]
 8003fa2:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003fa6:	bb85      	cbnz	r5, 800400a <HAL_ADC_ConfigChannel+0x25a>
 8003fa8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fac:	4290      	cmp	r0, r2
 8003fae:	d034      	beq.n	800401a <HAL_ADC_ConfigChannel+0x26a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003fb0:	681c      	ldr	r4, [r3, #0]
 8003fb2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003fb4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003fb6:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fba:	680a      	ldr	r2, [r1, #0]
 8003fbc:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003fc0:	bb85      	cbnz	r5, 8004024 <HAL_ADC_ConfigChannel+0x274>
 8003fc2:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003fc6:	4290      	cmp	r0, r2
 8003fc8:	f47f af7d 	bne.w	8003ec6 <HAL_ADC_ConfigChannel+0x116>
  MODIFY_REG(*preg,
 8003fcc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003fce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003fd2:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8003fd4:	e777      	b.n	8003ec6 <HAL_ADC_ConfigChannel+0x116>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd6:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003fda:	b112      	cbz	r2, 8003fe2 <HAL_ADC_ConfigChannel+0x232>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8003fdc:	fab2 f282 	clz	r2, r2
 8003fe0:	e7ca      	b.n	8003f78 <HAL_ADC_ConfigChannel+0x1c8>
    return 32U;
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	e7c8      	b.n	8003f78 <HAL_ADC_ConfigChannel+0x1c8>
  MODIFY_REG(*preg,
 8003fe6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003fe8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003fec:	6602      	str	r2, [r0, #96]	; 0x60
}
 8003fee:	e7c5      	b.n	8003f7c <HAL_ADC_ConfigChannel+0x1cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003ff4:	b112      	cbz	r2, 8003ffc <HAL_ADC_ConfigChannel+0x24c>
  return __builtin_clz(value);
 8003ff6:	fab2 f282 	clz	r2, r2
 8003ffa:	e7ca      	b.n	8003f92 <HAL_ADC_ConfigChannel+0x1e2>
    return 32U;
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	e7c8      	b.n	8003f92 <HAL_ADC_ConfigChannel+0x1e2>
  MODIFY_REG(*preg,
 8004000:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004002:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004006:	6662      	str	r2, [r4, #100]	; 0x64
}
 8004008:	e7c5      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x1e6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800400e:	b112      	cbz	r2, 8004016 <HAL_ADC_ConfigChannel+0x266>
  return __builtin_clz(value);
 8004010:	fab2 f282 	clz	r2, r2
 8004014:	e7ca      	b.n	8003fac <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8004016:	2220      	movs	r2, #32
 8004018:	e7c8      	b.n	8003fac <HAL_ADC_ConfigChannel+0x1fc>
  MODIFY_REG(*preg,
 800401a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800401c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004020:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8004022:	e7c5      	b.n	8003fb0 <HAL_ADC_ConfigChannel+0x200>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004024:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004028:	b112      	cbz	r2, 8004030 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800402a:	fab2 f282 	clz	r2, r2
 800402e:	e7ca      	b.n	8003fc6 <HAL_ADC_ConfigChannel+0x216>
    return 32U;
 8004030:	2220      	movs	r2, #32
 8004032:	e7c8      	b.n	8003fc6 <HAL_ADC_ConfigChannel+0x216>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004034:	681d      	ldr	r5, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004036:	680a      	ldr	r2, [r1, #0]
 8004038:	f3c2 0612 	ubfx	r6, r2, #0, #19
 800403c:	2e00      	cmp	r6, #0
 800403e:	d135      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x2fc>
 8004040:	0e90      	lsrs	r0, r2, #26
 8004042:	3001      	adds	r0, #1
 8004044:	f000 001f 	and.w	r0, r0, #31
 8004048:	2809      	cmp	r0, #9
 800404a:	bf8c      	ite	hi
 800404c:	2000      	movhi	r0, #0
 800404e:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004050:	2800      	cmp	r0, #0
 8004052:	d075      	beq.n	8004140 <HAL_ADC_ConfigChannel+0x390>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004054:	2e00      	cmp	r6, #0
 8004056:	d138      	bne.n	80040ca <HAL_ADC_ConfigChannel+0x31a>
 8004058:	0e94      	lsrs	r4, r2, #26
 800405a:	3401      	adds	r4, #1
 800405c:	06a4      	lsls	r4, r4, #26
 800405e:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8004062:	2e00      	cmp	r6, #0
 8004064:	d13d      	bne.n	80040e2 <HAL_ADC_ConfigChannel+0x332>
 8004066:	0e90      	lsrs	r0, r2, #26
 8004068:	3001      	adds	r0, #1
 800406a:	f000 071f 	and.w	r7, r0, #31
 800406e:	2001      	movs	r0, #1
 8004070:	40b8      	lsls	r0, r7
 8004072:	4304      	orrs	r4, r0
 8004074:	2e00      	cmp	r6, #0
 8004076:	d142      	bne.n	80040fe <HAL_ADC_ConfigChannel+0x34e>
 8004078:	0e92      	lsrs	r2, r2, #26
 800407a:	3201      	adds	r2, #1
 800407c:	f002 021f 	and.w	r2, r2, #31
 8004080:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004084:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004086:	4322      	orrs	r2, r4
 8004088:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800408a:	3514      	adds	r5, #20
 800408c:	0e50      	lsrs	r0, r2, #25
 800408e:	0080      	lsls	r0, r0, #2
 8004090:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8004094:	582e      	ldr	r6, [r5, r0]
 8004096:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800409a:	2707      	movs	r7, #7
 800409c:	4097      	lsls	r7, r2
 800409e:	ea26 0607 	bic.w	r6, r6, r7
 80040a2:	fa04 f202 	lsl.w	r2, r4, r2
 80040a6:	4332      	orrs	r2, r6
 80040a8:	502a      	str	r2, [r5, r0]
}
 80040aa:	e728      	b.n	8003efe <HAL_ADC_ConfigChannel+0x14e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ac:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80040b0:	b148      	cbz	r0, 80040c6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80040b2:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040b6:	3001      	adds	r0, #1
 80040b8:	f000 001f 	and.w	r0, r0, #31
 80040bc:	2809      	cmp	r0, #9
 80040be:	bf8c      	ite	hi
 80040c0:	2000      	movhi	r0, #0
 80040c2:	2001      	movls	r0, #1
 80040c4:	e7c4      	b.n	8004050 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80040c6:	2020      	movs	r0, #32
 80040c8:	e7f5      	b.n	80040b6 <HAL_ADC_ConfigChannel+0x306>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ca:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 80040ce:	b134      	cbz	r4, 80040de <HAL_ADC_ConfigChannel+0x32e>
  return __builtin_clz(value);
 80040d0:	fab4 f484 	clz	r4, r4
 80040d4:	3401      	adds	r4, #1
 80040d6:	06a4      	lsls	r4, r4, #26
 80040d8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80040dc:	e7c1      	b.n	8004062 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 80040de:	2420      	movs	r4, #32
 80040e0:	e7f8      	b.n	80040d4 <HAL_ADC_ConfigChannel+0x324>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e2:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80040e6:	b140      	cbz	r0, 80040fa <HAL_ADC_ConfigChannel+0x34a>
  return __builtin_clz(value);
 80040e8:	fab0 f080 	clz	r0, r0
 80040ec:	3001      	adds	r0, #1
 80040ee:	f000 001f 	and.w	r0, r0, #31
 80040f2:	2701      	movs	r7, #1
 80040f4:	fa07 f000 	lsl.w	r0, r7, r0
 80040f8:	e7bb      	b.n	8004072 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80040fa:	2020      	movs	r0, #32
 80040fc:	e7f6      	b.n	80040ec <HAL_ADC_ConfigChannel+0x33c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fe:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004102:	b142      	cbz	r2, 8004116 <HAL_ADC_ConfigChannel+0x366>
  return __builtin_clz(value);
 8004104:	fab2 f282 	clz	r2, r2
 8004108:	3201      	adds	r2, #1
 800410a:	f002 021f 	and.w	r2, r2, #31
 800410e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004112:	0512      	lsls	r2, r2, #20
 8004114:	e7b7      	b.n	8004086 <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 8004116:	2220      	movs	r2, #32
 8004118:	e7f6      	b.n	8004108 <HAL_ADC_ConfigChannel+0x358>
 800411a:	bf00      	nop
 800411c:	03fff000 	.word	0x03fff000
 8004120:	0007ffff 	.word	0x0007ffff
 8004124:	407f0000 	.word	0x407f0000
 8004128:	80080000 	.word	0x80080000
 800412c:	50000300 	.word	0x50000300
 8004130:	c3210000 	.word	0xc3210000
 8004134:	90c00010 	.word	0x90c00010
 8004138:	c7520000 	.word	0xc7520000
 800413c:	cb840000 	.word	0xcb840000
 8004140:	b9ce      	cbnz	r6, 8004176 <HAL_ADC_ConfigChannel+0x3c6>
 8004142:	0e94      	lsrs	r4, r2, #26
 8004144:	3401      	adds	r4, #1
 8004146:	06a4      	lsls	r4, r4, #26
 8004148:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800414c:	b9fe      	cbnz	r6, 800418e <HAL_ADC_ConfigChannel+0x3de>
 800414e:	0e90      	lsrs	r0, r2, #26
 8004150:	3001      	adds	r0, #1
 8004152:	f000 071f 	and.w	r7, r0, #31
 8004156:	2001      	movs	r0, #1
 8004158:	40b8      	lsls	r0, r7
 800415a:	4304      	orrs	r4, r0
 800415c:	bb2e      	cbnz	r6, 80041aa <HAL_ADC_ConfigChannel+0x3fa>
 800415e:	0e90      	lsrs	r0, r2, #26
 8004160:	3001      	adds	r0, #1
 8004162:	f000 001f 	and.w	r0, r0, #31
 8004166:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800416a:	3a1e      	subs	r2, #30
 800416c:	0512      	lsls	r2, r2, #20
 800416e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004172:	4322      	orrs	r2, r4
 8004174:	e788      	b.n	8004088 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004176:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800417a:	b134      	cbz	r4, 800418a <HAL_ADC_ConfigChannel+0x3da>
  return __builtin_clz(value);
 800417c:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004180:	3401      	adds	r4, #1
 8004182:	06a4      	lsls	r4, r4, #26
 8004184:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8004188:	e7e0      	b.n	800414c <HAL_ADC_ConfigChannel+0x39c>
    return 32U;
 800418a:	2420      	movs	r4, #32
 800418c:	e7f8      	b.n	8004180 <HAL_ADC_ConfigChannel+0x3d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8004192:	b140      	cbz	r0, 80041a6 <HAL_ADC_ConfigChannel+0x3f6>
  return __builtin_clz(value);
 8004194:	fab0 f080 	clz	r0, r0
 8004198:	3001      	adds	r0, #1
 800419a:	f000 001f 	and.w	r0, r0, #31
 800419e:	2701      	movs	r7, #1
 80041a0:	fa07 f000 	lsl.w	r0, r7, r0
 80041a4:	e7d9      	b.n	800415a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80041a6:	2020      	movs	r0, #32
 80041a8:	e7f6      	b.n	8004198 <HAL_ADC_ConfigChannel+0x3e8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041aa:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80041ae:	b15a      	cbz	r2, 80041c8 <HAL_ADC_ConfigChannel+0x418>
  return __builtin_clz(value);
 80041b0:	fab2 f082 	clz	r0, r2
 80041b4:	3001      	adds	r0, #1
 80041b6:	f000 001f 	and.w	r0, r0, #31
 80041ba:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80041be:	3a1e      	subs	r2, #30
 80041c0:	0512      	lsls	r2, r2, #20
 80041c2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80041c6:	e7d4      	b.n	8004172 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 80041c8:	2020      	movs	r0, #32
 80041ca:	e7f3      	b.n	80041b4 <HAL_ADC_ConfigChannel+0x404>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80041cc:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 80041d0:	f47f aea6 	bne.w	8003f20 <HAL_ADC_ConfigChannel+0x170>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80041da:	d001      	beq.n	80041e0 <HAL_ADC_ConfigChannel+0x430>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041dc:	2000      	movs	r0, #0
 80041de:	e5fe      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80041e4:	4923      	ldr	r1, [pc, #140]	; (8004274 <HAL_ADC_ConfigChannel+0x4c4>)
 80041e6:	688a      	ldr	r2, [r1, #8]
 80041e8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80041ec:	4310      	orrs	r0, r2
 80041ee:	6088      	str	r0, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041f0:	4a21      	ldr	r2, [pc, #132]	; (8004278 <HAL_ADC_ConfigChannel+0x4c8>)
 80041f2:	6812      	ldr	r2, [r2, #0]
 80041f4:	0992      	lsrs	r2, r2, #6
 80041f6:	4921      	ldr	r1, [pc, #132]	; (800427c <HAL_ADC_ConfigChannel+0x4cc>)
 80041f8:	fba1 1202 	umull	r1, r2, r1, r2
 80041fc:	0992      	lsrs	r2, r2, #6
 80041fe:	3201      	adds	r2, #1
 8004200:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004204:	0092      	lsls	r2, r2, #2
 8004206:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004208:	9a01      	ldr	r2, [sp, #4]
 800420a:	b11a      	cbz	r2, 8004214 <HAL_ADC_ConfigChannel+0x464>
            wait_loop_index--;
 800420c:	9a01      	ldr	r2, [sp, #4]
 800420e:	3a01      	subs	r2, #1
 8004210:	9201      	str	r2, [sp, #4]
 8004212:	e7f9      	b.n	8004208 <HAL_ADC_ConfigChannel+0x458>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004214:	2000      	movs	r0, #0
 8004216:	e5e2      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004218:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 800421c:	f47f ae84 	bne.w	8003f28 <HAL_ADC_ConfigChannel+0x178>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004220:	6819      	ldr	r1, [r3, #0]
 8004222:	4a17      	ldr	r2, [pc, #92]	; (8004280 <HAL_ADC_ConfigChannel+0x4d0>)
 8004224:	4291      	cmp	r1, r2
 8004226:	d01c      	beq.n	8004262 <HAL_ADC_ConfigChannel+0x4b2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004228:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 800422c:	4911      	ldr	r1, [pc, #68]	; (8004274 <HAL_ADC_ConfigChannel+0x4c4>)
 800422e:	688a      	ldr	r2, [r1, #8]
 8004230:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004234:	4310      	orrs	r0, r2
 8004236:	6088      	str	r0, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004238:	2000      	movs	r0, #0
}
 800423a:	e5d0      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800423c:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8004240:	d111      	bne.n	8004266 <HAL_ADC_ConfigChannel+0x4b6>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004242:	6819      	ldr	r1, [r3, #0]
 8004244:	4a0e      	ldr	r2, [pc, #56]	; (8004280 <HAL_ADC_ConfigChannel+0x4d0>)
 8004246:	4291      	cmp	r1, r2
 8004248:	d00f      	beq.n	800426a <HAL_ADC_ConfigChannel+0x4ba>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800424a:	f440 0280 	orr.w	r2, r0, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800424e:	4809      	ldr	r0, [pc, #36]	; (8004274 <HAL_ADC_ConfigChannel+0x4c4>)
 8004250:	6881      	ldr	r1, [r0, #8]
 8004252:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8004256:	430a      	orrs	r2, r1
 8004258:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800425a:	2000      	movs	r0, #0
}
 800425c:	e5bf      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
 800425e:	2000      	movs	r0, #0
 8004260:	e5bd      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
 8004262:	2000      	movs	r0, #0
 8004264:	e5bb      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
 8004266:	2000      	movs	r0, #0
 8004268:	e5b9      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
 800426a:	2000      	movs	r0, #0
 800426c:	e5b7      	b.n	8003dde <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 800426e:	2002      	movs	r0, #2
 8004270:	e5b8      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x34>
 8004272:	bf00      	nop
 8004274:	50000300 	.word	0x50000300
 8004278:	20000004 	.word	0x20000004
 800427c:	053e2d63 	.word	0x053e2d63
 8004280:	50000100 	.word	0x50000100

08004284 <ADC_Enable>:
{
 8004284:	b530      	push	{r4, r5, lr}
 8004286:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004288:	2300      	movs	r3, #0
 800428a:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800428c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	f012 0f01 	tst.w	r2, #1
 8004294:	d157      	bne.n	8004346 <ADC_Enable+0xc2>
 8004296:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004298:	6899      	ldr	r1, [r3, #8]
 800429a:	4a2c      	ldr	r2, [pc, #176]	; (800434c <ADC_Enable+0xc8>)
 800429c:	4211      	tst	r1, r2
 800429e:	d11e      	bne.n	80042de <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 80042a0:	689a      	ldr	r2, [r3, #8]
 80042a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80042a6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80042b0:	4b27      	ldr	r3, [pc, #156]	; (8004350 <ADC_Enable+0xcc>)
 80042b2:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80042b4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80042b8:	d01b      	beq.n	80042f2 <ADC_Enable+0x6e>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042ba:	4b26      	ldr	r3, [pc, #152]	; (8004354 <ADC_Enable+0xd0>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	099b      	lsrs	r3, r3, #6
 80042c0:	4a25      	ldr	r2, [pc, #148]	; (8004358 <ADC_Enable+0xd4>)
 80042c2:	fba2 2303 	umull	r2, r3, r2, r3
 80042c6:	099b      	lsrs	r3, r3, #6
 80042c8:	3301      	adds	r3, #1
 80042ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80042d2:	9b01      	ldr	r3, [sp, #4]
 80042d4:	b16b      	cbz	r3, 80042f2 <ADC_Enable+0x6e>
        wait_loop_index--;
 80042d6:	9b01      	ldr	r3, [sp, #4]
 80042d8:	3b01      	subs	r3, #1
 80042da:	9301      	str	r3, [sp, #4]
 80042dc:	e7f9      	b.n	80042d2 <ADC_Enable+0x4e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042de:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80042e0:	f043 0310 	orr.w	r3, r3, #16
 80042e4:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042e6:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 80042ee:	2001      	movs	r0, #1
 80042f0:	e02a      	b.n	8004348 <ADC_Enable+0xc4>
    tickstart = HAL_GetTick();
 80042f2:	f7ff fa83 	bl	80037fc <HAL_GetTick>
 80042f6:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	f012 0f01 	tst.w	r2, #1
 8004300:	d11f      	bne.n	8004342 <ADC_Enable+0xbe>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	f012 0f01 	tst.w	r2, #1
 8004308:	d107      	bne.n	800431a <ADC_Enable+0x96>
  MODIFY_REG(ADCx->CR,
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004310:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004314:	f042 0201 	orr.w	r2, r2, #1
 8004318:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800431a:	f7ff fa6f 	bl	80037fc <HAL_GetTick>
 800431e:	1b43      	subs	r3, r0, r5
 8004320:	2b02      	cmp	r3, #2
 8004322:	d9e9      	bls.n	80042f8 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004324:	6823      	ldr	r3, [r4, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f013 0f01 	tst.w	r3, #1
 800432c:	d1e4      	bne.n	80042f8 <ADC_Enable+0x74>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800432e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004330:	f043 0310 	orr.w	r3, r3, #16
 8004334:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004336:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 800433e:	2001      	movs	r0, #1
 8004340:	e002      	b.n	8004348 <ADC_Enable+0xc4>
  return HAL_OK;
 8004342:	2000      	movs	r0, #0
 8004344:	e000      	b.n	8004348 <ADC_Enable+0xc4>
 8004346:	2000      	movs	r0, #0
}
 8004348:	b003      	add	sp, #12
 800434a:	bd30      	pop	{r4, r5, pc}
 800434c:	8000003f 	.word	0x8000003f
 8004350:	50000300 	.word	0x50000300
 8004354:	20000004 	.word	0x20000004
 8004358:	053e2d63 	.word	0x053e2d63

0800435c <HAL_ADC_Start_DMA>:
{
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800435e:	4b3b      	ldr	r3, [pc, #236]	; (800444c <HAL_ADC_Start_DMA+0xf0>)
 8004360:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004362:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f013 0f04 	tst.w	r3, #4
 800436a:	d16a      	bne.n	8004442 <HAL_ADC_Start_DMA+0xe6>
 800436c:	4604      	mov	r4, r0
 800436e:	460e      	mov	r6, r1
 8004370:	4617      	mov	r7, r2
 8004372:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 8004376:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 800437a:	2b01      	cmp	r3, #1
 800437c:	d063      	beq.n	8004446 <HAL_ADC_Start_DMA+0xea>
 800437e:	2301      	movs	r3, #1
 8004380:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004384:	b145      	cbz	r5, 8004398 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004386:	2d05      	cmp	r5, #5
 8004388:	d006      	beq.n	8004398 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800438a:	2d09      	cmp	r5, #9
 800438c:	d004      	beq.n	8004398 <HAL_ADC_Start_DMA+0x3c>
      __HAL_UNLOCK(hadc);
 800438e:	2300      	movs	r3, #0
 8004390:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8004394:	2001      	movs	r0, #1
 8004396:	e055      	b.n	8004444 <HAL_ADC_Start_DMA+0xe8>
      tmp_hal_status = ADC_Enable(hadc);
 8004398:	4620      	mov	r0, r4
 800439a:	f7ff ff73 	bl	8004284 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800439e:	2800      	cmp	r0, #0
 80043a0:	d14b      	bne.n	800443a <HAL_ADC_Start_DMA+0xde>
        ADC_STATE_CLR_SET(hadc->State,
 80043a2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80043a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80043a8:	f023 0301 	bic.w	r3, r3, #1
 80043ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043b0:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	4a26      	ldr	r2, [pc, #152]	; (8004450 <HAL_ADC_Start_DMA+0xf4>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d039      	beq.n	800442e <HAL_ADC_Start_DMA+0xd2>
 80043ba:	461a      	mov	r2, r3
 80043bc:	4293      	cmp	r3, r2
 80043be:	d000      	beq.n	80043c2 <HAL_ADC_Start_DMA+0x66>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043c0:	b91d      	cbnz	r5, 80043ca <HAL_ADC_Start_DMA+0x6e>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80043c2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80043c4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80043c8:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80043ca:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80043cc:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80043d0:	d030      	beq.n	8004434 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80043d2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80043d4:	f023 0306 	bic.w	r3, r3, #6
 80043d8:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80043da:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043dc:	4a1d      	ldr	r2, [pc, #116]	; (8004454 <HAL_ADC_Start_DMA+0xf8>)
 80043de:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80043e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043e2:	4a1d      	ldr	r2, [pc, #116]	; (8004458 <HAL_ADC_Start_DMA+0xfc>)
 80043e4:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80043e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043e8:	4a1c      	ldr	r2, [pc, #112]	; (800445c <HAL_ADC_Start_DMA+0x100>)
 80043ea:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	221c      	movs	r2, #28
 80043f0:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 80043f2:	2300      	movs	r3, #0
 80043f4:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80043f8:	6822      	ldr	r2, [r4, #0]
 80043fa:	6853      	ldr	r3, [r2, #4]
 80043fc:	f043 0310 	orr.w	r3, r3, #16
 8004400:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004402:	6822      	ldr	r2, [r4, #0]
 8004404:	68d3      	ldr	r3, [r2, #12]
 8004406:	f043 0301 	orr.w	r3, r3, #1
 800440a:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800440c:	6821      	ldr	r1, [r4, #0]
 800440e:	463b      	mov	r3, r7
 8004410:	4632      	mov	r2, r6
 8004412:	3140      	adds	r1, #64	; 0x40
 8004414:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004416:	f000 f957 	bl	80046c8 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800441a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800441c:	6893      	ldr	r3, [r2, #8]
 800441e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004422:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004426:	f043 0304 	orr.w	r3, r3, #4
 800442a:	6093      	str	r3, [r2, #8]
}
 800442c:	e00a      	b.n	8004444 <HAL_ADC_Start_DMA+0xe8>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800442e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004432:	e7c3      	b.n	80043bc <HAL_ADC_Start_DMA+0x60>
          ADC_CLEAR_ERRORCODE(hadc);
 8004434:	2300      	movs	r3, #0
 8004436:	6623      	str	r3, [r4, #96]	; 0x60
 8004438:	e7cf      	b.n	80043da <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 800443a:	2300      	movs	r3, #0
 800443c:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8004440:	e000      	b.n	8004444 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_BUSY;
 8004442:	2002      	movs	r0, #2
}
 8004444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8004446:	2002      	movs	r0, #2
 8004448:	e7fc      	b.n	8004444 <HAL_ADC_Start_DMA+0xe8>
 800444a:	bf00      	nop
 800444c:	50000300 	.word	0x50000300
 8004450:	50000100 	.word	0x50000100
 8004454:	08003d0d 	.word	0x08003d0d
 8004458:	08003a69 	.word	0x08003a69
 800445c:	08003d95 	.word	0x08003d95

08004460 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004460:	4770      	bx	lr

08004462 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004462:	4770      	bx	lr

08004464 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004464:	4770      	bx	lr

08004466 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004466:	4770      	bx	lr

08004468 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004468:	4770      	bx	lr
	...

0800446c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800446c:	4a07      	ldr	r2, [pc, #28]	; (800448c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800446e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004470:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004474:	041b      	lsls	r3, r3, #16
 8004476:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004478:	0200      	lsls	r0, r0, #8
 800447a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800447e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8004480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8004488:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800448a:	4770      	bx	lr
 800448c:	e000ed00 	.word	0xe000ed00

08004490 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004490:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004492:	4b17      	ldr	r3, [pc, #92]	; (80044f0 <HAL_NVIC_SetPriority+0x60>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800449a:	f1c3 0407 	rsb	r4, r3, #7
 800449e:	2c04      	cmp	r4, #4
 80044a0:	bf28      	it	cs
 80044a2:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044a4:	1d1d      	adds	r5, r3, #4
 80044a6:	2d06      	cmp	r5, #6
 80044a8:	d918      	bls.n	80044dc <HAL_NVIC_SetPriority+0x4c>
 80044aa:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044ac:	f04f 35ff 	mov.w	r5, #4294967295
 80044b0:	fa05 f404 	lsl.w	r4, r5, r4
 80044b4:	ea21 0104 	bic.w	r1, r1, r4
 80044b8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044ba:	fa05 f303 	lsl.w	r3, r5, r3
 80044be:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044c2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80044c4:	2800      	cmp	r0, #0
 80044c6:	db0b      	blt.n	80044e0 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044c8:	0109      	lsls	r1, r1, #4
 80044ca:	b2c9      	uxtb	r1, r1
 80044cc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80044d0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80044d4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80044d8:	bc30      	pop	{r4, r5}
 80044da:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044dc:	2300      	movs	r3, #0
 80044de:	e7e5      	b.n	80044ac <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e0:	f000 000f 	and.w	r0, r0, #15
 80044e4:	0109      	lsls	r1, r1, #4
 80044e6:	b2c9      	uxtb	r1, r1
 80044e8:	4b02      	ldr	r3, [pc, #8]	; (80044f4 <HAL_NVIC_SetPriority+0x64>)
 80044ea:	5419      	strb	r1, [r3, r0]
 80044ec:	e7f4      	b.n	80044d8 <HAL_NVIC_SetPriority+0x48>
 80044ee:	bf00      	nop
 80044f0:	e000ed00 	.word	0xe000ed00
 80044f4:	e000ed14 	.word	0xe000ed14

080044f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80044f8:	2800      	cmp	r0, #0
 80044fa:	db07      	blt.n	800450c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044fc:	f000 021f 	and.w	r2, r0, #31
 8004500:	0940      	lsrs	r0, r0, #5
 8004502:	2301      	movs	r3, #1
 8004504:	4093      	lsls	r3, r2
 8004506:	4a02      	ldr	r2, [pc, #8]	; (8004510 <HAL_NVIC_EnableIRQ+0x18>)
 8004508:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	e000e100 	.word	0xe000e100

08004514 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004514:	3801      	subs	r0, #1
 8004516:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800451a:	d20a      	bcs.n	8004532 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800451c:	4b06      	ldr	r3, [pc, #24]	; (8004538 <HAL_SYSTICK_Config+0x24>)
 800451e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004520:	4a06      	ldr	r2, [pc, #24]	; (800453c <HAL_SYSTICK_Config+0x28>)
 8004522:	21f0      	movs	r1, #240	; 0xf0
 8004524:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004528:	2000      	movs	r0, #0
 800452a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800452c:	2207      	movs	r2, #7
 800452e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004530:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004532:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	e000e010 	.word	0xe000e010
 800453c:	e000ed00 	.word	0xe000ed00

08004540 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004540:	b470      	push	{r4, r5, r6}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004542:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8004544:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8004546:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004548:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800454a:	b114      	cbz	r4, 8004552 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800454c:	6d84      	ldr	r4, [r0, #88]	; 0x58
 800454e:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004550:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004552:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004554:	f004 051f 	and.w	r5, r4, #31
 8004558:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800455a:	2401      	movs	r4, #1
 800455c:	40ac      	lsls	r4, r5
 800455e:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004560:	6804      	ldr	r4, [r0, #0]
 8004562:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004564:	6883      	ldr	r3, [r0, #8]
 8004566:	2b10      	cmp	r3, #16
 8004568:	d005      	beq.n	8004576 <DMA_SetConfig+0x36>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800456a:	6803      	ldr	r3, [r0, #0]
 800456c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800456e:	6803      	ldr	r3, [r0, #0]
 8004570:	60da      	str	r2, [r3, #12]
  }
}
 8004572:	bc70      	pop	{r4, r5, r6}
 8004574:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8004576:	6803      	ldr	r3, [r0, #0]
 8004578:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800457a:	6803      	ldr	r3, [r0, #0]
 800457c:	60d9      	str	r1, [r3, #12]
 800457e:	e7f8      	b.n	8004572 <DMA_SetConfig+0x32>

08004580 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004580:	6803      	ldr	r3, [r0, #0]
 8004582:	4a0c      	ldr	r2, [pc, #48]	; (80045b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d813      	bhi.n	80045b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004588:	490b      	ldr	r1, [pc, #44]	; (80045b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800458a:	b2db      	uxtb	r3, r3
 800458c:	3b08      	subs	r3, #8
 800458e:	4a0b      	ldr	r2, [pc, #44]	; (80045bc <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004594:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004596:	f022 0203 	bic.w	r2, r2, #3
 800459a:	440a      	add	r2, r1
 800459c:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800459e:	4a08      	ldr	r2, [pc, #32]	; (80045c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 80045a0:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80045a2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80045a6:	2201      	movs	r2, #1
 80045a8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ac:	6503      	str	r3, [r0, #80]	; 0x50
}
 80045ae:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80045b0:	4904      	ldr	r1, [pc, #16]	; (80045c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 80045b2:	e7ea      	b.n	800458a <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 80045b4:	40020407 	.word	0x40020407
 80045b8:	40020800 	.word	0x40020800
 80045bc:	cccccccd 	.word	0xcccccccd
 80045c0:	40020880 	.word	0x40020880
 80045c4:	40020820 	.word	0x40020820

080045c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80045c8:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80045ca:	4a07      	ldr	r2, [pc, #28]	; (80045e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 80045cc:	441a      	add	r2, r3
 80045ce:	0092      	lsls	r2, r2, #2
 80045d0:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80045d2:	4a06      	ldr	r2, [pc, #24]	; (80045ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 80045d4:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80045d6:	3b01      	subs	r3, #1
 80045d8:	f003 031f 	and.w	r3, r3, #31
 80045dc:	2201      	movs	r2, #1
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	1000823f 	.word	0x1000823f
 80045ec:	40020940 	.word	0x40020940

080045f0 <HAL_DMA_Init>:
  if (hdma == NULL)
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d05b      	beq.n	80046ac <HAL_DMA_Init+0xbc>
{
 80045f4:	b510      	push	{r4, lr}
 80045f6:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045f8:	6801      	ldr	r1, [r0, #0]
 80045fa:	4b2d      	ldr	r3, [pc, #180]	; (80046b0 <HAL_DMA_Init+0xc0>)
 80045fc:	4299      	cmp	r1, r3
 80045fe:	d83d      	bhi.n	800467c <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004600:	4b2c      	ldr	r3, [pc, #176]	; (80046b4 <HAL_DMA_Init+0xc4>)
 8004602:	440b      	add	r3, r1
 8004604:	4a2c      	ldr	r2, [pc, #176]	; (80046b8 <HAL_DMA_Init+0xc8>)
 8004606:	fba2 2303 	umull	r2, r3, r2, r3
 800460a:	091b      	lsrs	r3, r3, #4
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004610:	4b2a      	ldr	r3, [pc, #168]	; (80046bc <HAL_DMA_Init+0xcc>)
 8004612:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8004614:	2302      	movs	r3, #2
 8004616:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 800461a:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800461c:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8004620:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8004624:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004626:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8004628:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800462a:	6920      	ldr	r0, [r4, #16]
 800462c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800462e:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004630:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004632:	69a0      	ldr	r0, [r4, #24]
 8004634:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8004636:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004638:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800463a:	6a20      	ldr	r0, [r4, #32]
 800463c:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 800463e:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8004640:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004642:	4620      	mov	r0, r4
 8004644:	f7ff ff9c 	bl	8004580 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004648:	68a3      	ldr	r3, [r4, #8]
 800464a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800464e:	d020      	beq.n	8004692 <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004650:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004652:	7922      	ldrb	r2, [r4, #4]
 8004654:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004656:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004658:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800465a:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800465c:	6863      	ldr	r3, [r4, #4]
 800465e:	3b01      	subs	r3, #1
 8004660:	2b03      	cmp	r3, #3
 8004662:	d919      	bls.n	8004698 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8004664:	2300      	movs	r3, #0
 8004666:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004668:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800466a:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800466c:	2000      	movs	r0, #0
 800466e:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8004670:	2301      	movs	r3, #1
 8004672:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8004676:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 800467a:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800467c:	4b10      	ldr	r3, [pc, #64]	; (80046c0 <HAL_DMA_Init+0xd0>)
 800467e:	440b      	add	r3, r1
 8004680:	4a0d      	ldr	r2, [pc, #52]	; (80046b8 <HAL_DMA_Init+0xc8>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	091b      	lsrs	r3, r3, #4
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800468c:	4b0d      	ldr	r3, [pc, #52]	; (80046c4 <HAL_DMA_Init+0xd4>)
 800468e:	6403      	str	r3, [r0, #64]	; 0x40
 8004690:	e7c0      	b.n	8004614 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004692:	2300      	movs	r3, #0
 8004694:	6063      	str	r3, [r4, #4]
 8004696:	e7db      	b.n	8004650 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004698:	4620      	mov	r0, r4
 800469a:	f7ff ff95 	bl	80045c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800469e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80046a0:	2200      	movs	r2, #0
 80046a2:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046a6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80046a8:	605a      	str	r2, [r3, #4]
 80046aa:	e7df      	b.n	800466c <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 80046ac:	2001      	movs	r0, #1
}
 80046ae:	4770      	bx	lr
 80046b0:	40020407 	.word	0x40020407
 80046b4:	bffdfff8 	.word	0xbffdfff8
 80046b8:	cccccccd 	.word	0xcccccccd
 80046bc:	40020000 	.word	0x40020000
 80046c0:	bffdfbf8 	.word	0xbffdfbf8
 80046c4:	40020400 	.word	0x40020400

080046c8 <HAL_DMA_Start_IT>:
{
 80046c8:	b538      	push	{r3, r4, r5, lr}
 80046ca:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80046cc:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 80046d0:	2801      	cmp	r0, #1
 80046d2:	d041      	beq.n	8004758 <HAL_DMA_Start_IT+0x90>
 80046d4:	2001      	movs	r0, #1
 80046d6:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80046da:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 80046de:	b2c0      	uxtb	r0, r0
 80046e0:	2801      	cmp	r0, #1
 80046e2:	d004      	beq.n	80046ee <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 80046e4:	2300      	movs	r3, #0
 80046e6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 80046ea:	2002      	movs	r0, #2
}
 80046ec:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80046ee:	2002      	movs	r0, #2
 80046f0:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046f4:	2000      	movs	r0, #0
 80046f6:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80046f8:	6825      	ldr	r5, [r4, #0]
 80046fa:	6828      	ldr	r0, [r5, #0]
 80046fc:	f020 0001 	bic.w	r0, r0, #1
 8004700:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004702:	4620      	mov	r0, r4
 8004704:	f7ff ff1c 	bl	8004540 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8004708:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800470a:	b1d3      	cbz	r3, 8004742 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800470c:	6822      	ldr	r2, [r4, #0]
 800470e:	6813      	ldr	r3, [r2, #0]
 8004710:	f043 030e 	orr.w	r3, r3, #14
 8004714:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004716:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800471e:	d003      	beq.n	8004728 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004726:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8004728:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800472a:	b11b      	cbz	r3, 8004734 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004732:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8004734:	6822      	ldr	r2, [r4, #0]
 8004736:	6813      	ldr	r3, [r2, #0]
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800473e:	2000      	movs	r0, #0
 8004740:	e7d4      	b.n	80046ec <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004742:	6822      	ldr	r2, [r4, #0]
 8004744:	6813      	ldr	r3, [r2, #0]
 8004746:	f023 0304 	bic.w	r3, r3, #4
 800474a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800474c:	6822      	ldr	r2, [r4, #0]
 800474e:	6813      	ldr	r3, [r2, #0]
 8004750:	f043 030a 	orr.w	r3, r3, #10
 8004754:	6013      	str	r3, [r2, #0]
 8004756:	e7de      	b.n	8004716 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8004758:	2002      	movs	r0, #2
 800475a:	e7c7      	b.n	80046ec <HAL_DMA_Start_IT+0x24>

0800475c <HAL_DMA_Abort>:
{
 800475c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800475e:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	2a02      	cmp	r2, #2
 8004766:	d009      	beq.n	800477c <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004768:	2204      	movs	r2, #4
 800476a:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 800476c:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800477a:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800477c:	6801      	ldr	r1, [r0, #0]
 800477e:	680a      	ldr	r2, [r1, #0]
 8004780:	f022 020e 	bic.w	r2, r2, #14
 8004784:	600a      	str	r2, [r1, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004786:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004788:	680a      	ldr	r2, [r1, #0]
 800478a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800478e:	600a      	str	r2, [r1, #0]
     __HAL_DMA_DISABLE(hdma);
 8004790:	6801      	ldr	r1, [r0, #0]
 8004792:	680a      	ldr	r2, [r1, #0]
 8004794:	f022 0201 	bic.w	r2, r2, #1
 8004798:	600a      	str	r2, [r1, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800479a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800479c:	f002 011f 	and.w	r1, r2, #31
 80047a0:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80047a2:	2201      	movs	r2, #1
 80047a4:	408a      	lsls	r2, r1
 80047a6:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047aa:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80047ac:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 80047ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047b0:	b142      	cbz	r2, 80047c4 <HAL_DMA_Abort+0x68>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047b2:	6811      	ldr	r1, [r2, #0]
 80047b4:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80047b8:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80047bc:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80047be:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2000      	movs	r0, #0
 80047c2:	e7d4      	b.n	800476e <HAL_DMA_Abort+0x12>
 80047c4:	2000      	movs	r0, #0
 80047c6:	e7d2      	b.n	800476e <HAL_DMA_Abort+0x12>

080047c8 <HAL_DMA_Abort_IT>:
{
 80047c8:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80047ca:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d009      	beq.n	80047e8 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047d4:	2304      	movs	r3, #4
 80047d6:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80047d8:	2301      	movs	r3, #1
 80047da:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80047de:	2200      	movs	r2, #0
 80047e0:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    status = HAL_ERROR;
 80047e4:	4618      	mov	r0, r3
}
 80047e6:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047e8:	6802      	ldr	r2, [r0, #0]
 80047ea:	6813      	ldr	r3, [r2, #0]
 80047ec:	f023 030e 	bic.w	r3, r3, #14
 80047f0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80047f2:	6802      	ldr	r2, [r0, #0]
 80047f4:	6813      	ldr	r3, [r2, #0]
 80047f6:	f023 0301 	bic.w	r3, r3, #1
 80047fa:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047fc:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80047fe:	6813      	ldr	r3, [r2, #0]
 8004800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004804:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004806:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004808:	f003 021f 	and.w	r2, r3, #31
 800480c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800480e:	2301      	movs	r3, #1
 8004810:	4093      	lsls	r3, r2
 8004812:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004814:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004816:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004818:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800481a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800481c:	b133      	cbz	r3, 800482c <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004824:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004826:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004828:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800482a:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800482c:	2301      	movs	r3, #1
 800482e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004832:	2300      	movs	r3, #0
 8004834:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8004838:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800483a:	b113      	cbz	r3, 8004842 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 800483c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800483e:	2000      	movs	r0, #0
 8004840:	e7d1      	b.n	80047e6 <HAL_DMA_Abort_IT+0x1e>
 8004842:	2000      	movs	r0, #0
 8004844:	e7cf      	b.n	80047e6 <HAL_DMA_Abort_IT+0x1e>

08004846 <HAL_DMA_IRQHandler>:
{
 8004846:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004848:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800484a:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800484c:	6804      	ldr	r4, [r0, #0]
 800484e:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004850:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004852:	f003 031f 	and.w	r3, r3, #31
 8004856:	2204      	movs	r2, #4
 8004858:	409a      	lsls	r2, r3
 800485a:	420a      	tst	r2, r1
 800485c:	d015      	beq.n	800488a <HAL_DMA_IRQHandler+0x44>
 800485e:	f015 0f04 	tst.w	r5, #4
 8004862:	d012      	beq.n	800488a <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	f013 0f20 	tst.w	r3, #32
 800486a:	d103      	bne.n	8004874 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	f023 0304 	bic.w	r3, r3, #4
 8004872:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004874:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004876:	f003 021f 	and.w	r2, r3, #31
 800487a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800487c:	2304      	movs	r3, #4
 800487e:	4093      	lsls	r3, r2
 8004880:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004882:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004884:	b103      	cbz	r3, 8004888 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8004886:	4798      	blx	r3
}
 8004888:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800488a:	2202      	movs	r2, #2
 800488c:	409a      	lsls	r2, r3
 800488e:	420a      	tst	r2, r1
 8004890:	d01c      	beq.n	80048cc <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8004892:	f015 0f02 	tst.w	r5, #2
 8004896:	d019      	beq.n	80048cc <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	f013 0f20 	tst.w	r3, #32
 800489e:	d106      	bne.n	80048ae <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048a0:	6823      	ldr	r3, [r4, #0]
 80048a2:	f023 030a 	bic.w	r3, r3, #10
 80048a6:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80048a8:	2301      	movs	r3, #1
 80048aa:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80048ae:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80048b0:	f003 021f 	and.w	r2, r3, #31
 80048b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80048b6:	2302      	movs	r3, #2
 80048b8:	4093      	lsls	r3, r2
 80048ba:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80048bc:	2300      	movs	r3, #0
 80048be:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 80048c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0df      	beq.n	8004888 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 80048c8:	4798      	blx	r3
 80048ca:	e7dd      	b.n	8004888 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80048cc:	2208      	movs	r2, #8
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	420b      	tst	r3, r1
 80048d4:	d0d8      	beq.n	8004888 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 80048d6:	f015 0f08 	tst.w	r5, #8
 80048da:	d0d5      	beq.n	8004888 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048dc:	6823      	ldr	r3, [r4, #0]
 80048de:	f023 030e 	bic.w	r3, r3, #14
 80048e2:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80048e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80048e6:	f003 031f 	and.w	r3, r3, #31
 80048ea:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80048ec:	2201      	movs	r2, #1
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80048f4:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80048f6:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80048fa:	2300      	movs	r3, #0
 80048fc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8004900:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0c0      	beq.n	8004888 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004906:	4798      	blx	r3
  return;
 8004908:	e7be      	b.n	8004888 <HAL_DMA_IRQHandler+0x42>
	...

0800490c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800490c:	b4f0      	push	{r4, r5, r6, r7}
 800490e:	b082      	sub	sp, #8
  uint32_t position = 0x00U;
 8004910:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004912:	e05b      	b.n	80049cc <HAL_GPIO_Init+0xc0>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004914:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004916:	005f      	lsls	r7, r3, #1
 8004918:	2503      	movs	r5, #3
 800491a:	40bd      	lsls	r5, r7
 800491c:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004920:	68cd      	ldr	r5, [r1, #12]
 8004922:	40bd      	lsls	r5, r7
 8004924:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8004926:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004928:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800492a:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800492e:	684d      	ldr	r5, [r1, #4]
 8004930:	f3c5 1400 	ubfx	r4, r5, #4, #1
 8004934:	409c      	lsls	r4, r3
 8004936:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8004938:	6044      	str	r4, [r0, #4]
 800493a:	e055      	b.n	80049e8 <HAL_GPIO_Init+0xdc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800493c:	08dd      	lsrs	r5, r3, #3
 800493e:	3508      	adds	r5, #8
 8004940:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004944:	f003 0407 	and.w	r4, r3, #7
 8004948:	00a6      	lsls	r6, r4, #2
 800494a:	240f      	movs	r4, #15
 800494c:	40b4      	lsls	r4, r6
 800494e:	ea27 0704 	bic.w	r7, r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004952:	690c      	ldr	r4, [r1, #16]
 8004954:	40b4      	lsls	r4, r6
 8004956:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3U] = temp;
 8004958:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800495c:	e058      	b.n	8004a10 <HAL_GPIO_Init+0x104>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800495e:	2405      	movs	r4, #5
 8004960:	e000      	b.n	8004964 <HAL_GPIO_Init+0x58>
 8004962:	2400      	movs	r4, #0
 8004964:	40b4      	lsls	r4, r6
 8004966:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004968:	3502      	adds	r5, #2
 800496a:	4e4f      	ldr	r6, [pc, #316]	; (8004aa8 <HAL_GPIO_Init+0x19c>)
 800496c:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004970:	4c4e      	ldr	r4, [pc, #312]	; (8004aac <HAL_GPIO_Init+0x1a0>)
 8004972:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8004974:	43d4      	mvns	r4, r2
 8004976:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800497a:	684f      	ldr	r7, [r1, #4]
 800497c:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8004980:	d001      	beq.n	8004986 <HAL_GPIO_Init+0x7a>
        {
          temp |= iocurrent;
 8004982:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004986:	4d49      	ldr	r5, [pc, #292]	; (8004aac <HAL_GPIO_Init+0x1a0>)
 8004988:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 800498a:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800498c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004990:	684f      	ldr	r7, [r1, #4]
 8004992:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8004996:	d001      	beq.n	800499c <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8004998:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800499c:	4d43      	ldr	r5, [pc, #268]	; (8004aac <HAL_GPIO_Init+0x1a0>)
 800499e:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 80049a0:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80049a2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049a6:	684f      	ldr	r7, [r1, #4]
 80049a8:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80049ac:	d001      	beq.n	80049b2 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80049ae:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 80049b2:	4d3e      	ldr	r5, [pc, #248]	; (8004aac <HAL_GPIO_Init+0x1a0>)
 80049b4:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80049b6:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 80049b8:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049ba:	684e      	ldr	r6, [r1, #4]
 80049bc:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 80049c0:	d001      	beq.n	80049c6 <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 80049c2:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 80049c6:	4a39      	ldr	r2, [pc, #228]	; (8004aac <HAL_GPIO_Init+0x1a0>)
 80049c8:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 80049ca:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80049cc:	680a      	ldr	r2, [r1, #0]
 80049ce:	fa32 f403 	lsrs.w	r4, r2, r3
 80049d2:	d065      	beq.n	8004aa0 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80049d4:	2401      	movs	r4, #1
 80049d6:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 80049d8:	4022      	ands	r2, r4
 80049da:	d0f6      	beq.n	80049ca <HAL_GPIO_Init+0xbe>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80049dc:	684d      	ldr	r5, [r1, #4]
 80049de:	f005 0503 	and.w	r5, r5, #3
 80049e2:	3d01      	subs	r5, #1
 80049e4:	2d01      	cmp	r5, #1
 80049e6:	d995      	bls.n	8004914 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049e8:	684c      	ldr	r4, [r1, #4]
 80049ea:	f004 0403 	and.w	r4, r4, #3
 80049ee:	2c03      	cmp	r4, #3
 80049f0:	d009      	beq.n	8004a06 <HAL_GPIO_Init+0xfa>
        temp = GPIOx->PUPDR;
 80049f2:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049f4:	005e      	lsls	r6, r3, #1
 80049f6:	2403      	movs	r4, #3
 80049f8:	40b4      	lsls	r4, r6
 80049fa:	ea25 0504 	bic.w	r5, r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049fe:	688c      	ldr	r4, [r1, #8]
 8004a00:	40b4      	lsls	r4, r6
 8004a02:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8004a04:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a06:	684c      	ldr	r4, [r1, #4]
 8004a08:	f004 0403 	and.w	r4, r4, #3
 8004a0c:	2c02      	cmp	r4, #2
 8004a0e:	d095      	beq.n	800493c <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8004a10:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a12:	005e      	lsls	r6, r3, #1
 8004a14:	2403      	movs	r4, #3
 8004a16:	40b4      	lsls	r4, r6
 8004a18:	ea25 0504 	bic.w	r5, r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a1c:	684c      	ldr	r4, [r1, #4]
 8004a1e:	f004 0403 	and.w	r4, r4, #3
 8004a22:	40b4      	lsls	r4, r6
 8004a24:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8004a26:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a28:	684c      	ldr	r4, [r1, #4]
 8004a2a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8004a2e:	d0cc      	beq.n	80049ca <HAL_GPIO_Init+0xbe>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a30:	4c1f      	ldr	r4, [pc, #124]	; (8004ab0 <HAL_GPIO_Init+0x1a4>)
 8004a32:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004a34:	f045 0501 	orr.w	r5, r5, #1
 8004a38:	6625      	str	r5, [r4, #96]	; 0x60
 8004a3a:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8004a3c:	f004 0401 	and.w	r4, r4, #1
 8004a40:	9401      	str	r4, [sp, #4]
 8004a42:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004a44:	089d      	lsrs	r5, r3, #2
 8004a46:	1cae      	adds	r6, r5, #2
 8004a48:	4c17      	ldr	r4, [pc, #92]	; (8004aa8 <HAL_GPIO_Init+0x19c>)
 8004a4a:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a4e:	f003 0403 	and.w	r4, r3, #3
 8004a52:	00a6      	lsls	r6, r4, #2
 8004a54:	240f      	movs	r4, #15
 8004a56:	40b4      	lsls	r4, r6
 8004a58:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a5c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004a60:	f43f af7f 	beq.w	8004962 <HAL_GPIO_Init+0x56>
 8004a64:	4c13      	ldr	r4, [pc, #76]	; (8004ab4 <HAL_GPIO_Init+0x1a8>)
 8004a66:	42a0      	cmp	r0, r4
 8004a68:	d012      	beq.n	8004a90 <HAL_GPIO_Init+0x184>
 8004a6a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a6e:	42a0      	cmp	r0, r4
 8004a70:	d010      	beq.n	8004a94 <HAL_GPIO_Init+0x188>
 8004a72:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a76:	42a0      	cmp	r0, r4
 8004a78:	d00e      	beq.n	8004a98 <HAL_GPIO_Init+0x18c>
 8004a7a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a7e:	42a0      	cmp	r0, r4
 8004a80:	d00c      	beq.n	8004a9c <HAL_GPIO_Init+0x190>
 8004a82:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a86:	42a0      	cmp	r0, r4
 8004a88:	f43f af69 	beq.w	800495e <HAL_GPIO_Init+0x52>
 8004a8c:	2406      	movs	r4, #6
 8004a8e:	e769      	b.n	8004964 <HAL_GPIO_Init+0x58>
 8004a90:	2401      	movs	r4, #1
 8004a92:	e767      	b.n	8004964 <HAL_GPIO_Init+0x58>
 8004a94:	2402      	movs	r4, #2
 8004a96:	e765      	b.n	8004964 <HAL_GPIO_Init+0x58>
 8004a98:	2403      	movs	r4, #3
 8004a9a:	e763      	b.n	8004964 <HAL_GPIO_Init+0x58>
 8004a9c:	2404      	movs	r4, #4
 8004a9e:	e761      	b.n	8004964 <HAL_GPIO_Init+0x58>
  }
}
 8004aa0:	b002      	add	sp, #8
 8004aa2:	bcf0      	pop	{r4, r5, r6, r7}
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	40010000 	.word	0x40010000
 8004aac:	40010400 	.word	0x40010400
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	48000400 	.word	0x48000400

08004ab8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004ab8:	6903      	ldr	r3, [r0, #16]
 8004aba:	4219      	tst	r1, r3
 8004abc:	d001      	beq.n	8004ac2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8004abe:	2001      	movs	r0, #1
 8004ac0:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ac2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8004ac4:	4770      	bx	lr

08004ac6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ac6:	b10a      	cbz	r2, 8004acc <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ac8:	6181      	str	r1, [r0, #24]
 8004aca:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004acc:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004ace:	4770      	bx	lr

08004ad0 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004ad0:	2800      	cmp	r0, #0
 8004ad2:	d136      	bne.n	8004b42 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ad4:	4b3e      	ldr	r3, [pc, #248]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004adc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ae0:	d008      	beq.n	8004af4 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ae2:	4a3b      	ldr	r2, [pc, #236]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004ae4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004aec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004af0:	2000      	movs	r0, #0
 8004af2:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004af4:	4a36      	ldr	r2, [pc, #216]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004af6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004afa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004afe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b02:	6813      	ldr	r3, [r2, #0]
 8004b04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b0c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b0e:	4b31      	ldr	r3, [pc, #196]	; (8004bd4 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	2332      	movs	r3, #50	; 0x32
 8004b14:	fb03 f302 	mul.w	r3, r3, r2
 8004b18:	4a2f      	ldr	r2, [pc, #188]	; (8004bd8 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1e:	0c9b      	lsrs	r3, r3, #18
 8004b20:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b22:	e000      	b.n	8004b26 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8004b24:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b26:	4a2a      	ldr	r2, [pc, #168]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b28:	6952      	ldr	r2, [r2, #20]
 8004b2a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004b2e:	d001      	beq.n	8004b34 <HAL_PWREx_ControlVoltageScaling+0x64>
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1f7      	bne.n	8004b24 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b34:	4b26      	ldr	r3, [pc, #152]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004b3c:	d144      	bne.n	8004bc8 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8004b3e:	2000      	movs	r0, #0
 8004b40:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b42:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004b46:	d008      	beq.n	8004b5a <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b48:	4a21      	ldr	r2, [pc, #132]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b4a:	6813      	ldr	r3, [r2, #0]
 8004b4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b50:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b54:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004b56:	2000      	movs	r0, #0
 8004b58:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b5a:	4b1d      	ldr	r3, [pc, #116]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b66:	d008      	beq.n	8004b7a <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b68:	4a19      	ldr	r2, [pc, #100]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b6a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004b6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b72:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8004b76:	2000      	movs	r0, #0
 8004b78:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b7a:	4a15      	ldr	r2, [pc, #84]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b7c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b88:	6813      	ldr	r3, [r2, #0]
 8004b8a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b92:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b94:	4b0f      	ldr	r3, [pc, #60]	; (8004bd4 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	2332      	movs	r3, #50	; 0x32
 8004b9a:	fb03 f302 	mul.w	r3, r3, r2
 8004b9e:	4a0e      	ldr	r2, [pc, #56]	; (8004bd8 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba4:	0c9b      	lsrs	r3, r3, #18
 8004ba6:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ba8:	e000      	b.n	8004bac <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8004baa:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bac:	4a08      	ldr	r2, [pc, #32]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004bae:	6952      	ldr	r2, [r2, #20]
 8004bb0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004bb4:	d001      	beq.n	8004bba <HAL_PWREx_ControlVoltageScaling+0xea>
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f7      	bne.n	8004baa <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bba:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004bc2:	d103      	bne.n	8004bcc <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004bc8:	2003      	movs	r0, #3
 8004bca:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004bcc:	2003      	movs	r0, #3
}
 8004bce:	4770      	bx	lr
 8004bd0:	40007000 	.word	0x40007000
 8004bd4:	20000004 	.word	0x20000004
 8004bd8:	431bde83 	.word	0x431bde83

08004bdc <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004bdc:	4a02      	ldr	r2, [pc, #8]	; (8004be8 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8004bde:	6893      	ldr	r3, [r2, #8]
 8004be0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004be4:	6093      	str	r3, [r2, #8]
}
 8004be6:	4770      	bx	lr
 8004be8:	40007000 	.word	0x40007000

08004bec <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bec:	4a12      	ldr	r2, [pc, #72]	; (8004c38 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004bee:	68d3      	ldr	r3, [r2, #12]
 8004bf0:	f003 0303 	and.w	r3, r3, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bf4:	68d0      	ldr	r0, [r2, #12]
 8004bf6:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8004bfa:	3001      	adds	r0, #1

  switch (pllsource)
 8004bfc:	2b03      	cmp	r3, #3
 8004bfe:	d011      	beq.n	8004c24 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c00:	4b0e      	ldr	r3, [pc, #56]	; (8004c3c <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8004c02:	fbb3 f3f0 	udiv	r3, r3, r0
 8004c06:	4a0c      	ldr	r2, [pc, #48]	; (8004c38 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004c08:	68d0      	ldr	r0, [r2, #12]
 8004c0a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004c0e:	fb00 f003 	mul.w	r0, r0, r3
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c12:	4b09      	ldr	r3, [pc, #36]	; (8004c38 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8004c1e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c22:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c24:	4b06      	ldr	r3, [pc, #24]	; (8004c40 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8004c26:	fbb3 f3f0 	udiv	r3, r3, r0
 8004c2a:	68d0      	ldr	r0, [r2, #12]
 8004c2c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004c30:	fb00 f003 	mul.w	r0, r0, r3
    break;
 8004c34:	e7ed      	b.n	8004c12 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8004c36:	bf00      	nop
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	00f42400 	.word	0x00f42400
 8004c40:	007a1200 	.word	0x007a1200

08004c44 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004c44:	2800      	cmp	r0, #0
 8004c46:	f000 824f 	beq.w	80050e8 <HAL_RCC_OscConfig+0x4a4>
{
 8004c4a:	b570      	push	{r4, r5, r6, lr}
 8004c4c:	b082      	sub	sp, #8
 8004c4e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c50:	6803      	ldr	r3, [r0, #0]
 8004c52:	f013 0f01 	tst.w	r3, #1
 8004c56:	d037      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c58:	4ab4      	ldr	r2, [pc, #720]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004c5a:	6893      	ldr	r3, [r2, #8]
 8004c5c:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c60:	68d2      	ldr	r2, [r2, #12]
 8004c62:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004c66:	2b0c      	cmp	r3, #12
 8004c68:	d023      	beq.n	8004cb2 <HAL_RCC_OscConfig+0x6e>
 8004c6a:	2b08      	cmp	r3, #8
 8004c6c:	d023      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c6e:	6863      	ldr	r3, [r4, #4]
 8004c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c74:	d04e      	beq.n	8004d14 <HAL_RCC_OscConfig+0xd0>
 8004c76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c7a:	d051      	beq.n	8004d20 <HAL_RCC_OscConfig+0xdc>
 8004c7c:	4bab      	ldr	r3, [pc, #684]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004c84:	601a      	str	r2, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c8c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c8e:	6863      	ldr	r3, [r4, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d052      	beq.n	8004d3a <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8004c94:	f7fe fdb2 	bl	80037fc <HAL_GetTick>
 8004c98:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c9a:	4ba4      	ldr	r3, [pc, #656]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004ca2:	d111      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ca4:	f7fe fdaa 	bl	80037fc <HAL_GetTick>
 8004ca8:	1b40      	subs	r0, r0, r5
 8004caa:	2864      	cmp	r0, #100	; 0x64
 8004cac:	d9f5      	bls.n	8004c9a <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8004cae:	2003      	movs	r0, #3
 8004cb0:	e223      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004cb2:	2a03      	cmp	r2, #3
 8004cb4:	d1d9      	bne.n	8004c6a <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb6:	4b9d      	ldr	r3, [pc, #628]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004cbe:	d003      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x84>
 8004cc0:	6863      	ldr	r3, [r4, #4]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	f000 8212 	beq.w	80050ec <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cc8:	6823      	ldr	r3, [r4, #0]
 8004cca:	f013 0f02 	tst.w	r3, #2
 8004cce:	d05d      	beq.n	8004d8c <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cd0:	4a96      	ldr	r2, [pc, #600]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004cd2:	6893      	ldr	r3, [r2, #8]
 8004cd4:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cd8:	68d2      	ldr	r2, [r2, #12]
 8004cda:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004cde:	2b0c      	cmp	r3, #12
 8004ce0:	d03a      	beq.n	8004d58 <HAL_RCC_OscConfig+0x114>
 8004ce2:	2b04      	cmp	r3, #4
 8004ce4:	d03a      	beq.n	8004d5c <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ce6:	68e3      	ldr	r3, [r4, #12]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d075      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8004cec:	4a8f      	ldr	r2, [pc, #572]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004cee:	6813      	ldr	r3, [r2, #0]
 8004cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004cf6:	f7fe fd81 	bl	80037fc <HAL_GetTick>
 8004cfa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cfc:	4b8b      	ldr	r3, [pc, #556]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d04:	d15f      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d06:	f7fe fd79 	bl	80037fc <HAL_GetTick>
 8004d0a:	1b40      	subs	r0, r0, r5
 8004d0c:	2802      	cmp	r0, #2
 8004d0e:	d9f5      	bls.n	8004cfc <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8004d10:	2003      	movs	r0, #3
 8004d12:	e1f2      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d14:	4a85      	ldr	r2, [pc, #532]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004d16:	6813      	ldr	r3, [r2, #0]
 8004d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	e7b6      	b.n	8004c8e <HAL_RCC_OscConfig+0x4a>
 8004d20:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d24:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	e7a9      	b.n	8004c8e <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8004d3a:	f7fe fd5f 	bl	80037fc <HAL_GetTick>
 8004d3e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d40:	4b7a      	ldr	r3, [pc, #488]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004d48:	d0be      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d4a:	f7fe fd57 	bl	80037fc <HAL_GetTick>
 8004d4e:	1b40      	subs	r0, r0, r5
 8004d50:	2864      	cmp	r0, #100	; 0x64
 8004d52:	d9f5      	bls.n	8004d40 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8004d54:	2003      	movs	r0, #3
 8004d56:	e1d0      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004d58:	2a02      	cmp	r2, #2
 8004d5a:	d1c2      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d5c:	4b73      	ldr	r3, [pc, #460]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d64:	d003      	beq.n	8004d6e <HAL_RCC_OscConfig+0x12a>
 8004d66:	68e3      	ldr	r3, [r4, #12]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 81c1 	beq.w	80050f0 <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d6e:	4a6f      	ldr	r2, [pc, #444]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004d70:	6853      	ldr	r3, [r2, #4]
 8004d72:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004d76:	6921      	ldr	r1, [r4, #16]
 8004d78:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004d7c:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d7e:	4b6c      	ldr	r3, [pc, #432]	; (8004f30 <HAL_RCC_OscConfig+0x2ec>)
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	f7fe fcf7 	bl	8003774 <HAL_InitTick>
 8004d86:	2800      	cmp	r0, #0
 8004d88:	f040 81b4 	bne.w	80050f4 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	f013 0f08 	tst.w	r3, #8
 8004d92:	d04c      	beq.n	8004e2e <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d94:	6963      	ldr	r3, [r4, #20]
 8004d96:	b39b      	cbz	r3, 8004e00 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8004d98:	4a64      	ldr	r2, [pc, #400]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004d9a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004da6:	f7fe fd29 	bl	80037fc <HAL_GetTick>
 8004daa:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dac:	4b5f      	ldr	r3, [pc, #380]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004db2:	f013 0f02 	tst.w	r3, #2
 8004db6:	d13a      	bne.n	8004e2e <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004db8:	f7fe fd20 	bl	80037fc <HAL_GetTick>
 8004dbc:	1b40      	subs	r0, r0, r5
 8004dbe:	2802      	cmp	r0, #2
 8004dc0:	d9f4      	bls.n	8004dac <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8004dc2:	2003      	movs	r0, #3
 8004dc4:	e199      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc6:	4a59      	ldr	r2, [pc, #356]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004dc8:	6853      	ldr	r3, [r2, #4]
 8004dca:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004dce:	6921      	ldr	r1, [r4, #16]
 8004dd0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004dd4:	6053      	str	r3, [r2, #4]
 8004dd6:	e7d9      	b.n	8004d8c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8004dd8:	4a54      	ldr	r2, [pc, #336]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004dda:	6813      	ldr	r3, [r2, #0]
 8004ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004de0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004de2:	f7fe fd0b 	bl	80037fc <HAL_GetTick>
 8004de6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004de8:	4b50      	ldr	r3, [pc, #320]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004df0:	d0cc      	beq.n	8004d8c <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004df2:	f7fe fd03 	bl	80037fc <HAL_GetTick>
 8004df6:	1b40      	subs	r0, r0, r5
 8004df8:	2802      	cmp	r0, #2
 8004dfa:	d9f5      	bls.n	8004de8 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8004dfc:	2003      	movs	r0, #3
 8004dfe:	e17c      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8004e00:	4a4a      	ldr	r2, [pc, #296]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004e02:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004e06:	f023 0301 	bic.w	r3, r3, #1
 8004e0a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004e0e:	f7fe fcf5 	bl	80037fc <HAL_GetTick>
 8004e12:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e14:	4b45      	ldr	r3, [pc, #276]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e1a:	f013 0f02 	tst.w	r3, #2
 8004e1e:	d006      	beq.n	8004e2e <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e20:	f7fe fcec 	bl	80037fc <HAL_GetTick>
 8004e24:	1b40      	subs	r0, r0, r5
 8004e26:	2802      	cmp	r0, #2
 8004e28:	d9f4      	bls.n	8004e14 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8004e2a:	2003      	movs	r0, #3
 8004e2c:	e165      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	f013 0f04 	tst.w	r3, #4
 8004e34:	f000 8081 	beq.w	8004f3a <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e38:	4b3c      	ldr	r3, [pc, #240]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004e40:	d136      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e42:	4b3a      	ldr	r3, [pc, #232]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004e44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e46:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e4a:	659a      	str	r2, [r3, #88]	; 0x58
 8004e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e52:	9301      	str	r3, [sp, #4]
 8004e54:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004e56:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e58:	4b36      	ldr	r3, [pc, #216]	; (8004f34 <HAL_RCC_OscConfig+0x2f0>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004e60:	d028      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e62:	68a3      	ldr	r3, [r4, #8]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d039      	beq.n	8004edc <HAL_RCC_OscConfig+0x298>
 8004e68:	2b05      	cmp	r3, #5
 8004e6a:	d03f      	beq.n	8004eec <HAL_RCC_OscConfig+0x2a8>
 8004e6c:	4b2f      	ldr	r3, [pc, #188]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004e6e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e72:	f022 0201 	bic.w	r2, r2, #1
 8004e76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004e7a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e7e:	f022 0204 	bic.w	r2, r2, #4
 8004e82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e86:	68a3      	ldr	r3, [r4, #8]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d03d      	beq.n	8004f08 <HAL_RCC_OscConfig+0x2c4>
      tickstart = HAL_GetTick();
 8004e8c:	f7fe fcb6 	bl	80037fc <HAL_GetTick>
 8004e90:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e92:	4b26      	ldr	r3, [pc, #152]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e98:	f013 0f02 	tst.w	r3, #2
 8004e9c:	d14c      	bne.n	8004f38 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e9e:	f7fe fcad 	bl	80037fc <HAL_GetTick>
 8004ea2:	1b80      	subs	r0, r0, r6
 8004ea4:	f241 3388 	movw	r3, #5000	; 0x1388
 8004ea8:	4298      	cmp	r0, r3
 8004eaa:	d9f2      	bls.n	8004e92 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8004eac:	2003      	movs	r0, #3
 8004eae:	e124      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 8004eb0:	2500      	movs	r5, #0
 8004eb2:	e7d1      	b.n	8004e58 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eb4:	4a1f      	ldr	r2, [pc, #124]	; (8004f34 <HAL_RCC_OscConfig+0x2f0>)
 8004eb6:	6813      	ldr	r3, [r2, #0]
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ebc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004ebe:	f7fe fc9d 	bl	80037fc <HAL_GetTick>
 8004ec2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ec4:	4b1b      	ldr	r3, [pc, #108]	; (8004f34 <HAL_RCC_OscConfig+0x2f0>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004ecc:	d1c9      	bne.n	8004e62 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ece:	f7fe fc95 	bl	80037fc <HAL_GetTick>
 8004ed2:	1b80      	subs	r0, r0, r6
 8004ed4:	2802      	cmp	r0, #2
 8004ed6:	d9f5      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8004ed8:	2003      	movs	r0, #3
 8004eda:	e10e      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004edc:	4a13      	ldr	r2, [pc, #76]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004ede:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004eea:	e7cc      	b.n	8004e86 <HAL_RCC_OscConfig+0x242>
 8004eec:	4b0f      	ldr	r3, [pc, #60]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004eee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ef2:	f042 0204 	orr.w	r2, r2, #4
 8004ef6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004efa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004efe:	f042 0201 	orr.w	r2, r2, #1
 8004f02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004f06:	e7be      	b.n	8004e86 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8004f08:	f7fe fc78 	bl	80037fc <HAL_GetTick>
 8004f0c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f0e:	4b07      	ldr	r3, [pc, #28]	; (8004f2c <HAL_RCC_OscConfig+0x2e8>)
 8004f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f14:	f013 0f02 	tst.w	r3, #2
 8004f18:	d00e      	beq.n	8004f38 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f1a:	f7fe fc6f 	bl	80037fc <HAL_GetTick>
 8004f1e:	1b80      	subs	r0, r0, r6
 8004f20:	f241 3388 	movw	r3, #5000	; 0x1388
 8004f24:	4298      	cmp	r0, r3
 8004f26:	d9f2      	bls.n	8004f0e <HAL_RCC_OscConfig+0x2ca>
          return HAL_TIMEOUT;
 8004f28:	2003      	movs	r0, #3
 8004f2a:	e0e6      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	2000000c 	.word	0x2000000c
 8004f34:	40007000 	.word	0x40007000
    if (pwrclkchanged == SET)
 8004f38:	b9e5      	cbnz	r5, 8004f74 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	f013 0f20 	tst.w	r3, #32
 8004f40:	d035      	beq.n	8004fae <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f42:	69a3      	ldr	r3, [r4, #24]
 8004f44:	b1e3      	cbz	r3, 8004f80 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8004f46:	4a75      	ldr	r2, [pc, #468]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004f48:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8004f4c:	f043 0301 	orr.w	r3, r3, #1
 8004f50:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004f54:	f7fe fc52 	bl	80037fc <HAL_GetTick>
 8004f58:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f5a:	4b70      	ldr	r3, [pc, #448]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004f5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f60:	f013 0f02 	tst.w	r3, #2
 8004f64:	d123      	bne.n	8004fae <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f66:	f7fe fc49 	bl	80037fc <HAL_GetTick>
 8004f6a:	1b40      	subs	r0, r0, r5
 8004f6c:	2802      	cmp	r0, #2
 8004f6e:	d9f4      	bls.n	8004f5a <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8004f70:	2003      	movs	r0, #3
 8004f72:	e0c2      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f74:	4a69      	ldr	r2, [pc, #420]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004f76:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004f78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f7c:	6593      	str	r3, [r2, #88]	; 0x58
 8004f7e:	e7dc      	b.n	8004f3a <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8004f80:	4a66      	ldr	r2, [pc, #408]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004f82:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8004f86:	f023 0301 	bic.w	r3, r3, #1
 8004f8a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004f8e:	f7fe fc35 	bl	80037fc <HAL_GetTick>
 8004f92:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f94:	4b61      	ldr	r3, [pc, #388]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004f96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f9a:	f013 0f02 	tst.w	r3, #2
 8004f9e:	d006      	beq.n	8004fae <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fa0:	f7fe fc2c 	bl	80037fc <HAL_GetTick>
 8004fa4:	1b40      	subs	r0, r0, r5
 8004fa6:	2802      	cmp	r0, #2
 8004fa8:	d9f4      	bls.n	8004f94 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8004faa:	2003      	movs	r0, #3
 8004fac:	e0a5      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004fae:	69e3      	ldr	r3, [r4, #28]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 80a1 	beq.w	80050f8 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fb6:	4a59      	ldr	r2, [pc, #356]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004fb8:	6892      	ldr	r2, [r2, #8]
 8004fba:	f002 020c 	and.w	r2, r2, #12
 8004fbe:	2a0c      	cmp	r2, #12
 8004fc0:	d064      	beq.n	800508c <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d013      	beq.n	8004fee <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8004fc6:	4a55      	ldr	r2, [pc, #340]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004fc8:	6813      	ldr	r3, [r2, #0]
 8004fca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004fd0:	f7fe fc14 	bl	80037fc <HAL_GetTick>
 8004fd4:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fd6:	4b51      	ldr	r3, [pc, #324]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004fde:	d04e      	beq.n	800507e <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe0:	f7fe fc0c 	bl	80037fc <HAL_GetTick>
 8004fe4:	1b00      	subs	r0, r0, r4
 8004fe6:	2802      	cmp	r0, #2
 8004fe8:	d9f5      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8004fea:	2003      	movs	r0, #3
 8004fec:	e085      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 8004fee:	4a4b      	ldr	r2, [pc, #300]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8004ff0:	6813      	ldr	r3, [r2, #0]
 8004ff2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ff6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004ff8:	f7fe fc00 	bl	80037fc <HAL_GetTick>
 8004ffc:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ffe:	4b47      	ldr	r3, [pc, #284]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005006:	d006      	beq.n	8005016 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005008:	f7fe fbf8 	bl	80037fc <HAL_GetTick>
 800500c:	1b40      	subs	r0, r0, r5
 800500e:	2802      	cmp	r0, #2
 8005010:	d9f5      	bls.n	8004ffe <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8005012:	2003      	movs	r0, #3
 8005014:	e071      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005016:	4a41      	ldr	r2, [pc, #260]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8005018:	68d3      	ldr	r3, [r2, #12]
 800501a:	4941      	ldr	r1, [pc, #260]	; (8005120 <HAL_RCC_OscConfig+0x4dc>)
 800501c:	4019      	ands	r1, r3
 800501e:	6a23      	ldr	r3, [r4, #32]
 8005020:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005022:	3801      	subs	r0, #1
 8005024:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005028:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800502a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800502e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005030:	0840      	lsrs	r0, r0, #1
 8005032:	3801      	subs	r0, #1
 8005034:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8005038:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800503a:	0840      	lsrs	r0, r0, #1
 800503c:	3801      	subs	r0, #1
 800503e:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8005042:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005044:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8005048:	430b      	orrs	r3, r1
 800504a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 800504c:	6813      	ldr	r3, [r2, #0]
 800504e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005052:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005054:	68d3      	ldr	r3, [r2, #12]
 8005056:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800505a:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 800505c:	f7fe fbce 	bl	80037fc <HAL_GetTick>
 8005060:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005062:	4b2e      	ldr	r3, [pc, #184]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800506a:	d106      	bne.n	800507a <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800506c:	f7fe fbc6 	bl	80037fc <HAL_GetTick>
 8005070:	1b00      	subs	r0, r0, r4
 8005072:	2802      	cmp	r0, #2
 8005074:	d9f5      	bls.n	8005062 <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8005076:	2003      	movs	r0, #3
 8005078:	e03f      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 800507a:	2000      	movs	r0, #0
 800507c:	e03d      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800507e:	4a27      	ldr	r2, [pc, #156]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8005080:	68d1      	ldr	r1, [r2, #12]
 8005082:	4b28      	ldr	r3, [pc, #160]	; (8005124 <HAL_RCC_OscConfig+0x4e0>)
 8005084:	400b      	ands	r3, r1
 8005086:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8005088:	2000      	movs	r0, #0
 800508a:	e036      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800508c:	2b01      	cmp	r3, #1
 800508e:	d036      	beq.n	80050fe <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 8005090:	4b22      	ldr	r3, [pc, #136]	; (800511c <HAL_RCC_OscConfig+0x4d8>)
 8005092:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005094:	f003 0103 	and.w	r1, r3, #3
 8005098:	6a22      	ldr	r2, [r4, #32]
 800509a:	4291      	cmp	r1, r2
 800509c:	d131      	bne.n	8005102 <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800509e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80050a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80050a4:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050a6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80050aa:	d12c      	bne.n	8005106 <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80050ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80050b0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050b2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80050b6:	d128      	bne.n	800510a <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050b8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80050bc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80050be:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80050c2:	d124      	bne.n	800510e <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050c4:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80050c8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80050ca:	0852      	lsrs	r2, r2, #1
 80050cc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050ce:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80050d2:	d11e      	bne.n	8005112 <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80050d4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80050d8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80050da:	0852      	lsrs	r2, r2, #1
 80050dc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050de:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80050e2:	d118      	bne.n	8005116 <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 80050e4:	2000      	movs	r0, #0
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 80050e8:	2001      	movs	r0, #1
}
 80050ea:	4770      	bx	lr
        return HAL_ERROR;
 80050ec:	2001      	movs	r0, #1
 80050ee:	e004      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 80050f0:	2001      	movs	r0, #1
 80050f2:	e002      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 80050f4:	2001      	movs	r0, #1
 80050f6:	e000      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80050f8:	2000      	movs	r0, #0
}
 80050fa:	b002      	add	sp, #8
 80050fc:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80050fe:	2001      	movs	r0, #1
 8005100:	e7fb      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8005102:	2001      	movs	r0, #1
 8005104:	e7f9      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 8005106:	2001      	movs	r0, #1
 8005108:	e7f7      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 800510a:	2001      	movs	r0, #1
 800510c:	e7f5      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 800510e:	2001      	movs	r0, #1
 8005110:	e7f3      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 8005112:	2001      	movs	r0, #1
 8005114:	e7f1      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 8005116:	2001      	movs	r0, #1
 8005118:	e7ef      	b.n	80050fa <HAL_RCC_OscConfig+0x4b6>
 800511a:	bf00      	nop
 800511c:	40021000 	.word	0x40021000
 8005120:	019f800c 	.word	0x019f800c
 8005124:	feeefffc 	.word	0xfeeefffc

08005128 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005128:	4b1e      	ldr	r3, [pc, #120]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 030c 	and.w	r3, r3, #12
 8005130:	2b04      	cmp	r3, #4
 8005132:	d032      	beq.n	800519a <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005134:	4b1b      	ldr	r3, [pc, #108]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f003 030c 	and.w	r3, r3, #12
 800513c:	2b08      	cmp	r3, #8
 800513e:	d02e      	beq.n	800519e <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005140:	4b18      	ldr	r3, [pc, #96]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 030c 	and.w	r3, r3, #12
 8005148:	2b0c      	cmp	r3, #12
 800514a:	d001      	beq.n	8005150 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 800514c:	2000      	movs	r0, #0
}
 800514e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005150:	4a14      	ldr	r2, [pc, #80]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005152:	68d3      	ldr	r3, [r2, #12]
 8005154:	f003 0303 	and.w	r3, r3, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005158:	68d0      	ldr	r0, [r2, #12]
 800515a:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800515e:	3001      	adds	r0, #1
    switch (pllsource)
 8005160:	2b03      	cmp	r3, #3
 8005162:	d011      	beq.n	8005188 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005164:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <HAL_RCC_GetSysClockFreq+0x80>)
 8005166:	fbb3 f3f0 	udiv	r3, r3, r0
 800516a:	4a0e      	ldr	r2, [pc, #56]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 800516c:	68d0      	ldr	r0, [r2, #12]
 800516e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005172:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005176:	4b0b      	ldr	r3, [pc, #44]	; (80051a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800517e:	3301      	adds	r3, #1
 8005180:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005182:	fbb0 f0f3 	udiv	r0, r0, r3
 8005186:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005188:	4b08      	ldr	r3, [pc, #32]	; (80051ac <HAL_RCC_GetSysClockFreq+0x84>)
 800518a:	fbb3 f3f0 	udiv	r3, r3, r0
 800518e:	68d0      	ldr	r0, [r2, #12]
 8005190:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005194:	fb00 f003 	mul.w	r0, r0, r3
      break;
 8005198:	e7ed      	b.n	8005176 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 800519a:	4803      	ldr	r0, [pc, #12]	; (80051a8 <HAL_RCC_GetSysClockFreq+0x80>)
 800519c:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800519e:	4803      	ldr	r0, [pc, #12]	; (80051ac <HAL_RCC_GetSysClockFreq+0x84>)
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	40021000 	.word	0x40021000
 80051a8:	00f42400 	.word	0x00f42400
 80051ac:	007a1200 	.word	0x007a1200

080051b0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80051b0:	2800      	cmp	r0, #0
 80051b2:	f000 80e6 	beq.w	8005382 <HAL_RCC_ClockConfig+0x1d2>
{
 80051b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051b8:	460c      	mov	r4, r1
 80051ba:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051bc:	4b74      	ldr	r3, [pc, #464]	; (8005390 <HAL_RCC_ClockConfig+0x1e0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 030f 	and.w	r3, r3, #15
 80051c4:	428b      	cmp	r3, r1
 80051c6:	d20b      	bcs.n	80051e0 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c8:	4a71      	ldr	r2, [pc, #452]	; (8005390 <HAL_RCC_ClockConfig+0x1e0>)
 80051ca:	6813      	ldr	r3, [r2, #0]
 80051cc:	f023 030f 	bic.w	r3, r3, #15
 80051d0:	430b      	orrs	r3, r1
 80051d2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d4:	6813      	ldr	r3, [r2, #0]
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	428b      	cmp	r3, r1
 80051dc:	f040 80d3 	bne.w	8005386 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051e0:	682e      	ldr	r6, [r5, #0]
 80051e2:	f016 0601 	ands.w	r6, r6, #1
 80051e6:	d05f      	beq.n	80052a8 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051e8:	686b      	ldr	r3, [r5, #4]
 80051ea:	2b03      	cmp	r3, #3
 80051ec:	d015      	beq.n	800521a <HAL_RCC_ClockConfig+0x6a>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d033      	beq.n	800525a <HAL_RCC_ClockConfig+0xaa>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051f2:	4b68      	ldr	r3, [pc, #416]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80051fa:	f000 80c6 	beq.w	800538a <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80051fe:	f7ff ff93 	bl	8005128 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005202:	4b65      	ldr	r3, [pc, #404]	; (8005398 <HAL_RCC_ClockConfig+0x1e8>)
 8005204:	4298      	cmp	r0, r3
 8005206:	d933      	bls.n	8005270 <HAL_RCC_ClockConfig+0xc0>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005208:	4a62      	ldr	r2, [pc, #392]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 800520a:	6893      	ldr	r3, [r2, #8]
 800520c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005214:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005216:	2680      	movs	r6, #128	; 0x80
 8005218:	e02b      	b.n	8005272 <HAL_RCC_ClockConfig+0xc2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800521a:	4b5e      	ldr	r3, [pc, #376]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005222:	d101      	bne.n	8005228 <HAL_RCC_ClockConfig+0x78>
        return HAL_ERROR;
 8005224:	2001      	movs	r0, #1
 8005226:	e08b      	b.n	8005340 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005228:	f7ff fce0 	bl	8004bec <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 800522c:	4b5a      	ldr	r3, [pc, #360]	; (8005398 <HAL_RCC_ClockConfig+0x1e8>)
 800522e:	4298      	cmp	r0, r3
 8005230:	d91a      	bls.n	8005268 <HAL_RCC_ClockConfig+0xb8>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005232:	4b58      	ldr	r3, [pc, #352]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 800523a:	d005      	beq.n	8005248 <HAL_RCC_ClockConfig+0x98>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800523c:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800523e:	f016 0602 	ands.w	r6, r6, #2
 8005242:	d016      	beq.n	8005272 <HAL_RCC_ClockConfig+0xc2>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005244:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005246:	b98b      	cbnz	r3, 800526c <HAL_RCC_ClockConfig+0xbc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005248:	4a52      	ldr	r2, [pc, #328]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 800524a:	6893      	ldr	r3, [r2, #8]
 800524c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005254:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005256:	2680      	movs	r6, #128	; 0x80
 8005258:	e00b      	b.n	8005272 <HAL_RCC_ClockConfig+0xc2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800525a:	4b4e      	ldr	r3, [pc, #312]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005262:	d1cc      	bne.n	80051fe <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8005264:	2001      	movs	r0, #1
 8005266:	e06b      	b.n	8005340 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005268:	2600      	movs	r6, #0
 800526a:	e002      	b.n	8005272 <HAL_RCC_ClockConfig+0xc2>
 800526c:	2600      	movs	r6, #0
 800526e:	e000      	b.n	8005272 <HAL_RCC_ClockConfig+0xc2>
 8005270:	2600      	movs	r6, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005272:	4a48      	ldr	r2, [pc, #288]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 8005274:	6893      	ldr	r3, [r2, #8]
 8005276:	f023 0303 	bic.w	r3, r3, #3
 800527a:	6869      	ldr	r1, [r5, #4]
 800527c:	430b      	orrs	r3, r1
 800527e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005280:	f7fe fabc 	bl	80037fc <HAL_GetTick>
 8005284:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005286:	4b43      	ldr	r3, [pc, #268]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	686a      	ldr	r2, [r5, #4]
 8005290:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005294:	d008      	beq.n	80052a8 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005296:	f7fe fab1 	bl	80037fc <HAL_GetTick>
 800529a:	1bc0      	subs	r0, r0, r7
 800529c:	f241 3388 	movw	r3, #5000	; 0x1388
 80052a0:	4298      	cmp	r0, r3
 80052a2:	d9f0      	bls.n	8005286 <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 80052a4:	2003      	movs	r0, #3
 80052a6:	e04b      	b.n	8005340 <HAL_RCC_ClockConfig+0x190>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052a8:	682b      	ldr	r3, [r5, #0]
 80052aa:	f013 0f02 	tst.w	r3, #2
 80052ae:	d048      	beq.n	8005342 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b0:	f013 0f04 	tst.w	r3, #4
 80052b4:	d004      	beq.n	80052c0 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052b6:	4a37      	ldr	r2, [pc, #220]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 80052b8:	6893      	ldr	r3, [r2, #8]
 80052ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80052be:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	f013 0f08 	tst.w	r3, #8
 80052c6:	d006      	beq.n	80052d6 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80052c8:	4a32      	ldr	r2, [pc, #200]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 80052ca:	6893      	ldr	r3, [r2, #8]
 80052cc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80052d0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80052d4:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052d6:	4a2f      	ldr	r2, [pc, #188]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 80052d8:	6893      	ldr	r3, [r2, #8]
 80052da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052de:	68a9      	ldr	r1, [r5, #8]
 80052e0:	430b      	orrs	r3, r1
 80052e2:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052e4:	4b2a      	ldr	r3, [pc, #168]	; (8005390 <HAL_RCC_ClockConfig+0x1e0>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 030f 	and.w	r3, r3, #15
 80052ec:	42a3      	cmp	r3, r4
 80052ee:	d830      	bhi.n	8005352 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	f013 0f04 	tst.w	r3, #4
 80052f6:	d006      	beq.n	8005306 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052f8:	4a26      	ldr	r2, [pc, #152]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 80052fa:	6893      	ldr	r3, [r2, #8]
 80052fc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005300:	68e9      	ldr	r1, [r5, #12]
 8005302:	430b      	orrs	r3, r1
 8005304:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005306:	682b      	ldr	r3, [r5, #0]
 8005308:	f013 0f08 	tst.w	r3, #8
 800530c:	d007      	beq.n	800531e <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800530e:	4a21      	ldr	r2, [pc, #132]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 8005310:	6893      	ldr	r3, [r2, #8]
 8005312:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005316:	6929      	ldr	r1, [r5, #16]
 8005318:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800531c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800531e:	f7ff ff03 	bl	8005128 <HAL_RCC_GetSysClockFreq>
 8005322:	4b1c      	ldr	r3, [pc, #112]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800532a:	4a1c      	ldr	r2, [pc, #112]	; (800539c <HAL_RCC_ClockConfig+0x1ec>)
 800532c:	5cd3      	ldrb	r3, [r2, r3]
 800532e:	f003 031f 	and.w	r3, r3, #31
 8005332:	40d8      	lsrs	r0, r3
 8005334:	4b1a      	ldr	r3, [pc, #104]	; (80053a0 <HAL_RCC_ClockConfig+0x1f0>)
 8005336:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8005338:	4b1a      	ldr	r3, [pc, #104]	; (80053a4 <HAL_RCC_ClockConfig+0x1f4>)
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	f7fe fa1a 	bl	8003774 <HAL_InitTick>
}
 8005340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8005342:	2e80      	cmp	r6, #128	; 0x80
 8005344:	d1ce      	bne.n	80052e4 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005346:	4a13      	ldr	r2, [pc, #76]	; (8005394 <HAL_RCC_ClockConfig+0x1e4>)
 8005348:	6893      	ldr	r3, [r2, #8]
 800534a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800534e:	6093      	str	r3, [r2, #8]
 8005350:	e7c8      	b.n	80052e4 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005352:	4a0f      	ldr	r2, [pc, #60]	; (8005390 <HAL_RCC_ClockConfig+0x1e0>)
 8005354:	6813      	ldr	r3, [r2, #0]
 8005356:	f023 030f 	bic.w	r3, r3, #15
 800535a:	4323      	orrs	r3, r4
 800535c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800535e:	f7fe fa4d 	bl	80037fc <HAL_GetTick>
 8005362:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005364:	4b0a      	ldr	r3, [pc, #40]	; (8005390 <HAL_RCC_ClockConfig+0x1e0>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 030f 	and.w	r3, r3, #15
 800536c:	42a3      	cmp	r3, r4
 800536e:	d0bf      	beq.n	80052f0 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005370:	f7fe fa44 	bl	80037fc <HAL_GetTick>
 8005374:	1b80      	subs	r0, r0, r6
 8005376:	f241 3388 	movw	r3, #5000	; 0x1388
 800537a:	4298      	cmp	r0, r3
 800537c:	d9f2      	bls.n	8005364 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 800537e:	2003      	movs	r0, #3
 8005380:	e7de      	b.n	8005340 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8005382:	2001      	movs	r0, #1
}
 8005384:	4770      	bx	lr
      return HAL_ERROR;
 8005386:	2001      	movs	r0, #1
 8005388:	e7da      	b.n	8005340 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 800538a:	2001      	movs	r0, #1
 800538c:	e7d8      	b.n	8005340 <HAL_RCC_ClockConfig+0x190>
 800538e:	bf00      	nop
 8005390:	40022000 	.word	0x40022000
 8005394:	40021000 	.word	0x40021000
 8005398:	04c4b400 	.word	0x04c4b400
 800539c:	0800addc 	.word	0x0800addc
 80053a0:	20000004 	.word	0x20000004
 80053a4:	2000000c 	.word	0x2000000c

080053a8 <HAL_RCC_GetHCLKFreq>:
}
 80053a8:	4b01      	ldr	r3, [pc, #4]	; (80053b0 <HAL_RCC_GetHCLKFreq+0x8>)
 80053aa:	6818      	ldr	r0, [r3, #0]
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	20000004 	.word	0x20000004

080053b4 <HAL_RCC_GetPCLK1Freq>:
{
 80053b4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053b6:	f7ff fff7 	bl	80053a8 <HAL_RCC_GetHCLKFreq>
 80053ba:	4b05      	ldr	r3, [pc, #20]	; (80053d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80053c2:	4a04      	ldr	r2, [pc, #16]	; (80053d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053c4:	5cd3      	ldrb	r3, [r2, r3]
 80053c6:	f003 031f 	and.w	r3, r3, #31
}
 80053ca:	40d8      	lsrs	r0, r3
 80053cc:	bd08      	pop	{r3, pc}
 80053ce:	bf00      	nop
 80053d0:	40021000 	.word	0x40021000
 80053d4:	0800adec 	.word	0x0800adec

080053d8 <HAL_RCC_GetPCLK2Freq>:
{
 80053d8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053da:	f7ff ffe5 	bl	80053a8 <HAL_RCC_GetHCLKFreq>
 80053de:	4b05      	ldr	r3, [pc, #20]	; (80053f4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80053e6:	4a04      	ldr	r2, [pc, #16]	; (80053f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053e8:	5cd3      	ldrb	r3, [r2, r3]
 80053ea:	f003 031f 	and.w	r3, r3, #31
}
 80053ee:	40d8      	lsrs	r0, r3
 80053f0:	bd08      	pop	{r3, pc}
 80053f2:	bf00      	nop
 80053f4:	40021000 	.word	0x40021000
 80053f8:	0800adec 	.word	0x0800adec

080053fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053fe:	b083      	sub	sp, #12
 8005400:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005402:	6803      	ldr	r3, [r0, #0]
 8005404:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8005408:	d069      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800540a:	4bb3      	ldr	r3, [pc, #716]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800540c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8005412:	d11e      	bne.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005414:	4bb0      	ldr	r3, [pc, #704]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005416:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005418:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800541c:	659a      	str	r2, [r3, #88]	; 0x58
 800541e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005424:	9301      	str	r3, [sp, #4]
 8005426:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005428:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800542a:	4aac      	ldr	r2, [pc, #688]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800542c:	6813      	ldr	r3, [r2, #0]
 800542e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005432:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005434:	f7fe f9e2 	bl	80037fc <HAL_GetTick>
 8005438:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800543a:	4ba8      	ldr	r3, [pc, #672]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005442:	d108      	bne.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005444:	f7fe f9da 	bl	80037fc <HAL_GetTick>
 8005448:	1b40      	subs	r0, r0, r5
 800544a:	2802      	cmp	r0, #2
 800544c:	d9f5      	bls.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 800544e:	2503      	movs	r5, #3
 8005450:	e002      	b.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8005452:	2600      	movs	r6, #0
 8005454:	e7e9      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005456:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8005458:	bb45      	cbnz	r5, 80054ac <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800545a:	4b9f      	ldr	r3, [pc, #636]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800545c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005460:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005464:	d015      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8005466:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005468:	429a      	cmp	r2, r3
 800546a:	d012      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800546c:	4a9a      	ldr	r2, [pc, #616]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800546e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005476:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800547a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800547e:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005482:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8005486:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800548a:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800548e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005492:	f013 0f01 	tst.w	r3, #1
 8005496:	d110      	bne.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8005498:	b945      	cbnz	r5, 80054ac <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800549a:	4a8f      	ldr	r2, [pc, #572]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800549c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80054a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054a4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80054a6:	430b      	orrs	r3, r1
 80054a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054ac:	b1c6      	cbz	r6, 80054e0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054ae:	4a8a      	ldr	r2, [pc, #552]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80054b0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80054b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054b6:	6593      	str	r3, [r2, #88]	; 0x58
 80054b8:	e012      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 80054ba:	f7fe f99f 	bl	80037fc <HAL_GetTick>
 80054be:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054c0:	4b85      	ldr	r3, [pc, #532]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80054c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c6:	f013 0f02 	tst.w	r3, #2
 80054ca:	d1e5      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054cc:	f7fe f996 	bl	80037fc <HAL_GetTick>
 80054d0:	1bc0      	subs	r0, r0, r7
 80054d2:	f241 3388 	movw	r3, #5000	; 0x1388
 80054d6:	4298      	cmp	r0, r3
 80054d8:	d9f2      	bls.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 80054da:	2503      	movs	r5, #3
 80054dc:	e7dc      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054de:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	f013 0f01 	tst.w	r3, #1
 80054e6:	d008      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054e8:	4a7b      	ldr	r2, [pc, #492]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80054ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80054ee:	f023 0303 	bic.w	r3, r3, #3
 80054f2:	6861      	ldr	r1, [r4, #4]
 80054f4:	430b      	orrs	r3, r1
 80054f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054fa:	6823      	ldr	r3, [r4, #0]
 80054fc:	f013 0f02 	tst.w	r3, #2
 8005500:	d008      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005502:	4a75      	ldr	r2, [pc, #468]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005504:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005508:	f023 030c 	bic.w	r3, r3, #12
 800550c:	68a1      	ldr	r1, [r4, #8]
 800550e:	430b      	orrs	r3, r1
 8005510:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005514:	6823      	ldr	r3, [r4, #0]
 8005516:	f013 0f04 	tst.w	r3, #4
 800551a:	d008      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800551c:	4a6e      	ldr	r2, [pc, #440]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800551e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005522:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005526:	68e1      	ldr	r1, [r4, #12]
 8005528:	430b      	orrs	r3, r1
 800552a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	f013 0f08 	tst.w	r3, #8
 8005534:	d008      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005536:	4a68      	ldr	r2, [pc, #416]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005538:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800553c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005540:	6921      	ldr	r1, [r4, #16]
 8005542:	430b      	orrs	r3, r1
 8005544:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	f013 0f20 	tst.w	r3, #32
 800554e:	d008      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005550:	4a61      	ldr	r2, [pc, #388]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005552:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005556:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800555a:	6961      	ldr	r1, [r4, #20]
 800555c:	430b      	orrs	r3, r1
 800555e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005568:	d008      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800556a:	4a5b      	ldr	r2, [pc, #364]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800556c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005570:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005574:	69a1      	ldr	r1, [r4, #24]
 8005576:	430b      	orrs	r3, r1
 8005578:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005582:	d008      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005584:	4a54      	ldr	r2, [pc, #336]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005586:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800558a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800558e:	69e1      	ldr	r1, [r4, #28]
 8005590:	430b      	orrs	r3, r1
 8005592:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	f413 7f80 	tst.w	r3, #256	; 0x100
 800559c:	d008      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800559e:	4a4e      	ldr	r2, [pc, #312]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055a0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055a4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80055a8:	6a21      	ldr	r1, [r4, #32]
 80055aa:	430b      	orrs	r3, r1
 80055ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055b0:	6823      	ldr	r3, [r4, #0]
 80055b2:	f413 7f00 	tst.w	r3, #512	; 0x200
 80055b6:	d008      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055b8:	4a47      	ldr	r2, [pc, #284]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055be:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80055c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80055c4:	430b      	orrs	r3, r1
 80055c6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80055d0:	d00c      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055d2:	4a41      	ldr	r2, [pc, #260]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055d4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055d8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80055dc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80055de:	430b      	orrs	r3, r1
 80055e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80055e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80055e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055ea:	d057      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80055ec:	6823      	ldr	r3, [r4, #0]
 80055ee:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80055f2:	d00c      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80055f4:	4a38      	ldr	r2, [pc, #224]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055fa:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80055fe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005600:	430b      	orrs	r3, r1
 8005602:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005606:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005608:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800560c:	d04b      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8005614:	d00c      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005616:	4a30      	ldr	r2, [pc, #192]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005618:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800561c:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8005620:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005622:	430b      	orrs	r3, r1
 8005624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005628:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800562a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800562e:	d03f      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005636:	d00c      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005638:	4a27      	ldr	r2, [pc, #156]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800563a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800563e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005642:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005644:	430b      	orrs	r3, r1
 8005646:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800564a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800564c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005650:	d033      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005658:	d00c      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800565a:	4a1f      	ldr	r2, [pc, #124]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800565c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005660:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005664:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005666:	430b      	orrs	r3, r1
 8005668:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800566c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800566e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005672:	d027      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005674:	6823      	ldr	r3, [r4, #0]
 8005676:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800567a:	d00c      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800567c:	4a16      	ldr	r2, [pc, #88]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800567e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005682:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005686:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005688:	430b      	orrs	r3, r1
 800568a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800568e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005690:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005694:	d01b      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  }

#endif /* QUADSPI */

  return status;
}
 8005696:	4628      	mov	r0, r5
 8005698:	b003      	add	sp, #12
 800569a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800569c:	68d3      	ldr	r3, [r2, #12]
 800569e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056a2:	60d3      	str	r3, [r2, #12]
 80056a4:	e7a2      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a6:	68d3      	ldr	r3, [r2, #12]
 80056a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056ac:	60d3      	str	r3, [r2, #12]
 80056ae:	e7ae      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056b0:	68d3      	ldr	r3, [r2, #12]
 80056b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056b6:	60d3      	str	r3, [r2, #12]
 80056b8:	e7ba      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056ba:	68d3      	ldr	r3, [r2, #12]
 80056bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056c0:	60d3      	str	r3, [r2, #12]
 80056c2:	e7c6      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056c4:	68d3      	ldr	r3, [r2, #12]
 80056c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056ca:	60d3      	str	r3, [r2, #12]
 80056cc:	e7d2      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80056ce:	68d3      	ldr	r3, [r2, #12]
 80056d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056d4:	60d3      	str	r3, [r2, #12]
 80056d6:	e7de      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80056d8:	40021000 	.word	0x40021000
 80056dc:	40007000 	.word	0x40007000

080056e0 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80056e0:	4770      	bx	lr
	...

080056e4 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056e4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d132      	bne.n	8005754 <HAL_TIM_Base_Start_IT+0x70>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ee:	2302      	movs	r3, #2
 80056f0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056f4:	6802      	ldr	r2, [r0, #0]
 80056f6:	68d3      	ldr	r3, [r2, #12]
 80056f8:	f043 0301 	orr.w	r3, r3, #1
 80056fc:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fe:	6803      	ldr	r3, [r0, #0]
 8005700:	4a17      	ldr	r2, [pc, #92]	; (8005760 <HAL_TIM_Base_Start_IT+0x7c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d018      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x54>
 8005706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800570a:	d015      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x54>
 800570c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005710:	4293      	cmp	r3, r2
 8005712:	d011      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x54>
 8005714:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005718:	4293      	cmp	r3, r2
 800571a:	d00d      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x54>
 800571c:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8005720:	4293      	cmp	r3, r2
 8005722:	d009      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x54>
 8005724:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005728:	4293      	cmp	r3, r2
 800572a:	d005      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	f042 0201 	orr.w	r2, r2, #1
 8005732:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005734:	2000      	movs	r0, #0
 8005736:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005738:	6899      	ldr	r1, [r3, #8]
 800573a:	4a0a      	ldr	r2, [pc, #40]	; (8005764 <HAL_TIM_Base_Start_IT+0x80>)
 800573c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573e:	2a06      	cmp	r2, #6
 8005740:	d00a      	beq.n	8005758 <HAL_TIM_Base_Start_IT+0x74>
 8005742:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005746:	d009      	beq.n	800575c <HAL_TIM_Base_Start_IT+0x78>
      __HAL_TIM_ENABLE(htim);
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	f042 0201 	orr.w	r2, r2, #1
 800574e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005750:	2000      	movs	r0, #0
 8005752:	4770      	bx	lr
    return HAL_ERROR;
 8005754:	2001      	movs	r0, #1
 8005756:	4770      	bx	lr
  return HAL_OK;
 8005758:	2000      	movs	r0, #0
 800575a:	4770      	bx	lr
 800575c:	2000      	movs	r0, #0
}
 800575e:	4770      	bx	lr
 8005760:	40012c00 	.word	0x40012c00
 8005764:	00010007 	.word	0x00010007

08005768 <HAL_TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005768:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800576c:	2b01      	cmp	r3, #1
 800576e:	d00c      	beq.n	800578a <HAL_TIM_GenerateEvent+0x22>

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005770:	2302      	movs	r3, #2
 8005772:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8005776:	6803      	ldr	r3, [r0, #0]
 8005778:	6159      	str	r1, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800577a:	2301      	movs	r3, #1
 800577c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005780:	2300      	movs	r3, #0
 8005782:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8005786:	4618      	mov	r0, r3
 8005788:	4770      	bx	lr
  __HAL_LOCK(htim);
 800578a:	2002      	movs	r0, #2
}
 800578c:	4770      	bx	lr
	...

08005790 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005790:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005792:	4a30      	ldr	r2, [pc, #192]	; (8005854 <TIM_Base_SetConfig+0xc4>)
 8005794:	4290      	cmp	r0, r2
 8005796:	d00e      	beq.n	80057b6 <TIM_Base_SetConfig+0x26>
 8005798:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800579c:	d00b      	beq.n	80057b6 <TIM_Base_SetConfig+0x26>
 800579e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80057a2:	4290      	cmp	r0, r2
 80057a4:	d007      	beq.n	80057b6 <TIM_Base_SetConfig+0x26>
 80057a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057aa:	4290      	cmp	r0, r2
 80057ac:	d003      	beq.n	80057b6 <TIM_Base_SetConfig+0x26>
 80057ae:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80057b2:	4290      	cmp	r0, r2
 80057b4:	d103      	bne.n	80057be <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80057ba:	684a      	ldr	r2, [r1, #4]
 80057bc:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057be:	4a25      	ldr	r2, [pc, #148]	; (8005854 <TIM_Base_SetConfig+0xc4>)
 80057c0:	4290      	cmp	r0, r2
 80057c2:	d01a      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057c4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80057c8:	d017      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057ca:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80057ce:	4290      	cmp	r0, r2
 80057d0:	d013      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057d6:	4290      	cmp	r0, r2
 80057d8:	d00f      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057da:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80057de:	4290      	cmp	r0, r2
 80057e0:	d00b      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057e2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80057e6:	4290      	cmp	r0, r2
 80057e8:	d007      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057ee:	4290      	cmp	r0, r2
 80057f0:	d003      	beq.n	80057fa <TIM_Base_SetConfig+0x6a>
 80057f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057f6:	4290      	cmp	r0, r2
 80057f8:	d103      	bne.n	8005802 <TIM_Base_SetConfig+0x72>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057fe:	68ca      	ldr	r2, [r1, #12]
 8005800:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005802:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005806:	694a      	ldr	r2, [r1, #20]
 8005808:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800580a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800580c:	688b      	ldr	r3, [r1, #8]
 800580e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005810:	680b      	ldr	r3, [r1, #0]
 8005812:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005814:	4b0f      	ldr	r3, [pc, #60]	; (8005854 <TIM_Base_SetConfig+0xc4>)
 8005816:	4298      	cmp	r0, r3
 8005818:	d00f      	beq.n	800583a <TIM_Base_SetConfig+0xaa>
 800581a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800581e:	4298      	cmp	r0, r3
 8005820:	d00b      	beq.n	800583a <TIM_Base_SetConfig+0xaa>
 8005822:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8005826:	4298      	cmp	r0, r3
 8005828:	d007      	beq.n	800583a <TIM_Base_SetConfig+0xaa>
 800582a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800582e:	4298      	cmp	r0, r3
 8005830:	d003      	beq.n	800583a <TIM_Base_SetConfig+0xaa>
 8005832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005836:	4298      	cmp	r0, r3
 8005838:	d101      	bne.n	800583e <TIM_Base_SetConfig+0xae>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800583a:	690b      	ldr	r3, [r1, #16]
 800583c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800583e:	2301      	movs	r3, #1
 8005840:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005842:	6903      	ldr	r3, [r0, #16]
 8005844:	f013 0f01 	tst.w	r3, #1
 8005848:	d003      	beq.n	8005852 <TIM_Base_SetConfig+0xc2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800584a:	6903      	ldr	r3, [r0, #16]
 800584c:	f023 0301 	bic.w	r3, r3, #1
 8005850:	6103      	str	r3, [r0, #16]
  }
}
 8005852:	4770      	bx	lr
 8005854:	40012c00 	.word	0x40012c00

08005858 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005858:	b360      	cbz	r0, 80058b4 <HAL_TIM_Base_Init+0x5c>
{
 800585a:	b510      	push	{r4, lr}
 800585c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800585e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005862:	b313      	cbz	r3, 80058aa <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005864:	2302      	movs	r3, #2
 8005866:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800586a:	4621      	mov	r1, r4
 800586c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005870:	f7ff ff8e 	bl	8005790 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005874:	2301      	movs	r3, #1
 8005876:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800587e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005882:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005886:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800588a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800588e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005892:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005896:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800589a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800589e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80058a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80058a6:	2000      	movs	r0, #0
}
 80058a8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80058aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80058ae:	f7ff ff17 	bl	80056e0 <HAL_TIM_Base_MspInit>
 80058b2:	e7d7      	b.n	8005864 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80058b4:	2001      	movs	r0, #1
}
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058b8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d040      	beq.n	8005942 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
{
 80058c0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80058c2:	2301      	movs	r3, #1
 80058c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c8:	2302      	movs	r3, #2
 80058ca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058ce:	6802      	ldr	r2, [r0, #0]
 80058d0:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d2:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058d4:	4c1c      	ldr	r4, [pc, #112]	; (8005948 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80058d6:	42a2      	cmp	r2, r4
 80058d8:	d003      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 80058da:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80058de:	42a2      	cmp	r2, r4
 80058e0:	d103      	bne.n	80058ea <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058e6:	684c      	ldr	r4, [r1, #4]
 80058e8:	4323      	orrs	r3, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058ea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80058ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058f2:	680c      	ldr	r4, [r1, #0]
 80058f4:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058f6:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058f8:	6803      	ldr	r3, [r0, #0]
 80058fa:	4a13      	ldr	r2, [pc, #76]	; (8005948 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d012      	beq.n	8005926 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005904:	d00f      	beq.n	8005926 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005906:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800590a:	4293      	cmp	r3, r2
 800590c:	d00b      	beq.n	8005926 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800590e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005912:	4293      	cmp	r3, r2
 8005914:	d007      	beq.n	8005926 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005916:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800591a:	4293      	cmp	r3, r2
 800591c:	d003      	beq.n	8005926 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800591e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005922:	4293      	cmp	r3, r2
 8005924:	d104      	bne.n	8005930 <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005926:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800592a:	688a      	ldr	r2, [r1, #8]
 800592c:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800592e:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005930:	2301      	movs	r3, #1
 8005932:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005936:	2300      	movs	r3, #0
 8005938:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800593c:	4618      	mov	r0, r3
}
 800593e:	bc30      	pop	{r4, r5}
 8005940:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005942:	2002      	movs	r0, #2
}
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	40012c00 	.word	0x40012c00

0800594c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800594c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594e:	e852 3f00 	ldrex	r3, [r2]
 8005952:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005956:	e842 3100 	strex	r1, r3, [r2]
 800595a:	2900      	cmp	r1, #0
 800595c:	d1f6      	bne.n	800594c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800595e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	f102 0308 	add.w	r3, r2, #8
 8005964:	e853 3f00 	ldrex	r3, [r3]
 8005968:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800596c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005970:	3208      	adds	r2, #8
 8005972:	e842 3100 	strex	r1, r3, [r2]
 8005976:	2900      	cmp	r1, #0
 8005978:	d1f1      	bne.n	800595e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800597c:	2b01      	cmp	r3, #1
 800597e:	d006      	beq.n	800598e <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005980:	2320      	movs	r3, #32
 8005982:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005986:	2300      	movs	r3, #0
 8005988:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800598a:	6743      	str	r3, [r0, #116]	; 0x74
}
 800598c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800598e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005990:	e852 3f00 	ldrex	r3, [r2]
 8005994:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005998:	e842 3100 	strex	r1, r3, [r2]
 800599c:	2900      	cmp	r1, #0
 800599e:	d1f6      	bne.n	800598e <UART_EndRxTransfer+0x42>
 80059a0:	e7ee      	b.n	8005980 <UART_EndRxTransfer+0x34>

080059a2 <HAL_UART_TxCpltCallback>:
}
 80059a2:	4770      	bx	lr

080059a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059a4:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059a6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a8:	e852 3f00 	ldrex	r3, [r2]
 80059ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b0:	e842 3100 	strex	r1, r3, [r2]
 80059b4:	2900      	cmp	r1, #0
 80059b6:	d1f6      	bne.n	80059a6 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059b8:	2320      	movs	r3, #32
 80059ba:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059be:	2300      	movs	r3, #0
 80059c0:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059c2:	f7ff ffee 	bl	80059a2 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059c6:	bd08      	pop	{r3, pc}

080059c8 <UART_DMAAbortOnError>:
{
 80059c8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059ca:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80059d2:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80059d6:	f7fd fe81 	bl	80036dc <HAL_UART_ErrorCallback>
}
 80059da:	bd08      	pop	{r3, pc}

080059dc <HAL_UARTEx_RxEventCallback>:
}
 80059dc:	4770      	bx	lr
	...

080059e0 <HAL_UART_IRQHandler>:
{
 80059e0:	b570      	push	{r4, r5, r6, lr}
 80059e2:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80059e4:	6801      	ldr	r1, [r0, #0]
 80059e6:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059e8:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059ea:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059ec:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 80059f0:	401a      	ands	r2, r3
 80059f2:	d108      	bne.n	8005a06 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80059f4:	f013 0f20 	tst.w	r3, #32
 80059f8:	d005      	beq.n	8005a06 <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80059fa:	f010 0f20 	tst.w	r0, #32
 80059fe:	d134      	bne.n	8005a6a <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a00:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8005a04:	d131      	bne.n	8005a6a <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 8005a06:	b12a      	cbz	r2, 8005a14 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005a08:	4abe      	ldr	r2, [pc, #760]	; (8005d04 <HAL_UART_IRQHandler+0x324>)
 8005a0a:	402a      	ands	r2, r5
 8005a0c:	d133      	bne.n	8005a76 <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005a0e:	4ebe      	ldr	r6, [pc, #760]	; (8005d08 <HAL_UART_IRQHandler+0x328>)
 8005a10:	4230      	tst	r0, r6
 8005a12:	d130      	bne.n	8005a76 <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a14:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8005a16:	2a01      	cmp	r2, #1
 8005a18:	f000 80c6 	beq.w	8005ba8 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a1c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005a20:	d003      	beq.n	8005a2a <HAL_UART_IRQHandler+0x4a>
 8005a22:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8005a26:	f040 815e 	bne.w	8005ce6 <HAL_UART_IRQHandler+0x306>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005a2a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005a2e:	d007      	beq.n	8005a40 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005a30:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005a34:	f040 815e 	bne.w	8005cf4 <HAL_UART_IRQHandler+0x314>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a38:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8005a3c:	f040 815a 	bne.w	8005cf4 <HAL_UART_IRQHandler+0x314>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a40:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005a44:	d003      	beq.n	8005a4e <HAL_UART_IRQHandler+0x6e>
 8005a46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a4a:	f040 8161 	bne.w	8005d10 <HAL_UART_IRQHandler+0x330>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a4e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005a52:	d003      	beq.n	8005a5c <HAL_UART_IRQHandler+0x7c>
 8005a54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005a58:	f040 815e 	bne.w	8005d18 <HAL_UART_IRQHandler+0x338>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a5c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8005a60:	d002      	beq.n	8005a68 <HAL_UART_IRQHandler+0x88>
 8005a62:	2800      	cmp	r0, #0
 8005a64:	f2c0 815c 	blt.w	8005d20 <HAL_UART_IRQHandler+0x340>
}
 8005a68:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8005a6a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0fb      	beq.n	8005a68 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 8005a70:	4620      	mov	r0, r4
 8005a72:	4798      	blx	r3
      return;
 8005a74:	e7f8      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a76:	f013 0f01 	tst.w	r3, #1
 8005a7a:	d009      	beq.n	8005a90 <HAL_UART_IRQHandler+0xb0>
 8005a7c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005a80:	d006      	beq.n	8005a90 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a82:	2601      	movs	r6, #1
 8005a84:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a86:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8005a8a:	4331      	orrs	r1, r6
 8005a8c:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a90:	f013 0f02 	tst.w	r3, #2
 8005a94:	d00b      	beq.n	8005aae <HAL_UART_IRQHandler+0xce>
 8005a96:	f015 0f01 	tst.w	r5, #1
 8005a9a:	d008      	beq.n	8005aae <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a9c:	6821      	ldr	r1, [r4, #0]
 8005a9e:	2602      	movs	r6, #2
 8005aa0:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005aa2:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8005aa6:	f041 0104 	orr.w	r1, r1, #4
 8005aaa:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005aae:	f013 0f04 	tst.w	r3, #4
 8005ab2:	d00b      	beq.n	8005acc <HAL_UART_IRQHandler+0xec>
 8005ab4:	f015 0f01 	tst.w	r5, #1
 8005ab8:	d008      	beq.n	8005acc <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005aba:	6821      	ldr	r1, [r4, #0]
 8005abc:	2604      	movs	r6, #4
 8005abe:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ac0:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8005ac4:	f041 0102 	orr.w	r1, r1, #2
 8005ac8:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005acc:	f013 0f08 	tst.w	r3, #8
 8005ad0:	d00b      	beq.n	8005aea <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ad2:	f010 0f20 	tst.w	r0, #32
 8005ad6:	d100      	bne.n	8005ada <HAL_UART_IRQHandler+0xfa>
 8005ad8:	b13a      	cbz	r2, 8005aea <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ada:	6822      	ldr	r2, [r4, #0]
 8005adc:	2108      	movs	r1, #8
 8005ade:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ae0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005aea:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005aee:	d00c      	beq.n	8005b0a <HAL_UART_IRQHandler+0x12a>
 8005af0:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8005af4:	d009      	beq.n	8005b0a <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005af6:	6822      	ldr	r2, [r4, #0]
 8005af8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005afc:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005afe:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005b02:	f042 0220 	orr.w	r2, r2, #32
 8005b06:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b0a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005b0e:	2a00      	cmp	r2, #0
 8005b10:	d0aa      	beq.n	8005a68 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b12:	f013 0f20 	tst.w	r3, #32
 8005b16:	d009      	beq.n	8005b2c <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b18:	f010 0f20 	tst.w	r0, #32
 8005b1c:	d102      	bne.n	8005b24 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b1e:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8005b22:	d003      	beq.n	8005b2c <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 8005b24:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005b26:	b10b      	cbz	r3, 8005b2c <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8005b28:	4620      	mov	r0, r4
 8005b2a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8005b2c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b30:	6823      	ldr	r3, [r4, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005b38:	d102      	bne.n	8005b40 <HAL_UART_IRQHandler+0x160>
 8005b3a:	f012 0f28 	tst.w	r2, #40	; 0x28
 8005b3e:	d02c      	beq.n	8005b9a <HAL_UART_IRQHandler+0x1ba>
        UART_EndRxTransfer(huart);
 8005b40:	4620      	mov	r0, r4
 8005b42:	f7ff ff03 	bl	800594c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005b4e:	d020      	beq.n	8005b92 <HAL_UART_IRQHandler+0x1b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b50:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	f102 0308 	add.w	r3, r2, #8
 8005b56:	e853 3f00 	ldrex	r3, [r3]
 8005b5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	3208      	adds	r2, #8
 8005b60:	e842 3100 	strex	r1, r3, [r2]
 8005b64:	2900      	cmp	r1, #0
 8005b66:	d1f3      	bne.n	8005b50 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8005b68:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005b6c:	b16b      	cbz	r3, 8005b8a <HAL_UART_IRQHandler+0x1aa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b6e:	4a67      	ldr	r2, [pc, #412]	; (8005d0c <HAL_UART_IRQHandler+0x32c>)
 8005b70:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b72:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005b76:	f7fe fe27 	bl	80047c8 <HAL_DMA_Abort_IT>
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	f43f af74 	beq.w	8005a68 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b80:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005b84:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005b86:	4798      	blx	r3
 8005b88:	e76e      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8005b8a:	4620      	mov	r0, r4
 8005b8c:	f7fd fda6 	bl	80036dc <HAL_UART_ErrorCallback>
 8005b90:	e76a      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 8005b92:	4620      	mov	r0, r4
 8005b94:	f7fd fda2 	bl	80036dc <HAL_UART_ErrorCallback>
 8005b98:	e766      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 8005b9a:	4620      	mov	r0, r4
 8005b9c:	f7fd fd9e 	bl	80036dc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    return;
 8005ba6:	e75f      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005ba8:	f013 0f10 	tst.w	r3, #16
 8005bac:	f43f af36 	beq.w	8005a1c <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005bb0:	f010 0f10 	tst.w	r0, #16
 8005bb4:	f43f af32 	beq.w	8005a1c <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bb8:	2310      	movs	r3, #16
 8005bba:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005bc4:	d053      	beq.n	8005c6e <HAL_UART_IRQHandler+0x28e>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bc6:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005bca:	6813      	ldr	r3, [r2, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f43f af49 	beq.w	8005a68 <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bd6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005bda:	4299      	cmp	r1, r3
 8005bdc:	f67f af44 	bls.w	8005a68 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 8005be0:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005be4:	6813      	ldr	r3, [r2, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f013 0f20 	tst.w	r3, #32
 8005bec:	d132      	bne.n	8005c54 <HAL_UART_IRQHandler+0x274>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	e852 3f00 	ldrex	r3, [r2]
 8005bf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf8:	e842 3100 	strex	r1, r3, [r2]
 8005bfc:	2900      	cmp	r1, #0
 8005bfe:	d1f6      	bne.n	8005bee <HAL_UART_IRQHandler+0x20e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c00:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c02:	f102 0308 	add.w	r3, r2, #8
 8005c06:	e853 3f00 	ldrex	r3, [r3]
 8005c0a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	3208      	adds	r2, #8
 8005c10:	e842 3100 	strex	r1, r3, [r2]
 8005c14:	2900      	cmp	r1, #0
 8005c16:	d1f3      	bne.n	8005c00 <HAL_UART_IRQHandler+0x220>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c18:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	f102 0308 	add.w	r3, r2, #8
 8005c1e:	e853 3f00 	ldrex	r3, [r3]
 8005c22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c26:	3208      	adds	r2, #8
 8005c28:	e842 3100 	strex	r1, r3, [r2]
 8005c2c:	2900      	cmp	r1, #0
 8005c2e:	d1f3      	bne.n	8005c18 <HAL_UART_IRQHandler+0x238>
          huart->RxState = HAL_UART_STATE_READY;
 8005c30:	2320      	movs	r3, #32
 8005c32:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c36:	2300      	movs	r3, #0
 8005c38:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c3a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3c:	e852 3f00 	ldrex	r3, [r2]
 8005c40:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c44:	e842 3100 	strex	r1, r3, [r2]
 8005c48:	2900      	cmp	r1, #0
 8005c4a:	d1f6      	bne.n	8005c3a <HAL_UART_IRQHandler+0x25a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c4c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005c50:	f7fe fd84 	bl	800475c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c54:	2302      	movs	r3, #2
 8005c56:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c58:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005c5c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	1ac9      	subs	r1, r1, r3
 8005c64:	b289      	uxth	r1, r1
 8005c66:	4620      	mov	r0, r4
 8005c68:	f7ff feb8 	bl	80059dc <HAL_UARTEx_RxEventCallback>
      return;
 8005c6c:	e6fc      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c6e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005c72:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	1ac9      	subs	r1, r1, r3
 8005c7a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8005c7c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f43f aef0 	beq.w	8005a68 <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 8005c88:	2900      	cmp	r1, #0
 8005c8a:	f43f aeed 	beq.w	8005a68 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	e852 3f00 	ldrex	r3, [r2]
 8005c94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	e842 3000 	strex	r0, r3, [r2]
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	d1f6      	bne.n	8005c8e <HAL_UART_IRQHandler+0x2ae>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ca0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca2:	f102 0308 	add.w	r3, r2, #8
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cae:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb2:	3208      	adds	r2, #8
 8005cb4:	e842 3000 	strex	r0, r3, [r2]
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d1f1      	bne.n	8005ca0 <HAL_UART_IRQHandler+0x2c0>
        huart->RxState = HAL_UART_STATE_READY;
 8005cbc:	2320      	movs	r3, #32
 8005cbe:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8005cc6:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cca:	e852 3f00 	ldrex	r3, [r2]
 8005cce:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	e842 3000 	strex	r0, r3, [r2]
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	d1f6      	bne.n	8005cc8 <HAL_UART_IRQHandler+0x2e8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cda:	2302      	movs	r3, #2
 8005cdc:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f7ff fe7c 	bl	80059dc <HAL_UARTEx_RxEventCallback>
      return;
 8005ce4:	e6c0      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ce6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cea:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8005cec:	4620      	mov	r0, r4
 8005cee:	f000 ff05 	bl	8006afc <HAL_UARTEx_WakeupCallback>
    return;
 8005cf2:	e6b9      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 8005cf4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f43f aeb6 	beq.w	8005a68 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4798      	blx	r3
    return;
 8005d00:	e6b2      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
 8005d02:	bf00      	nop
 8005d04:	10000001 	.word	0x10000001
 8005d08:	04000120 	.word	0x04000120
 8005d0c:	080059c9 	.word	0x080059c9
    UART_EndTransmit_IT(huart);
 8005d10:	4620      	mov	r0, r4
 8005d12:	f7ff fe47 	bl	80059a4 <UART_EndTransmit_IT>
    return;
 8005d16:	e6a7      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005d18:	4620      	mov	r0, r4
 8005d1a:	f000 fef1 	bl	8006b00 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8005d1e:	e6a3      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005d20:	4620      	mov	r0, r4
 8005d22:	f000 feec 	bl	8006afe <HAL_UARTEx_RxFifoFullCallback>
    return;
 8005d26:	e69f      	b.n	8005a68 <HAL_UART_IRQHandler+0x88>

08005d28 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005d28:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8005d2a:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d2e:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8005d32:	2a22      	cmp	r2, #34	; 0x22
 8005d34:	d005      	beq.n	8005d42 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d36:	6802      	ldr	r2, [r0, #0]
 8005d38:	6993      	ldr	r3, [r2, #24]
 8005d3a:	f043 0308 	orr.w	r3, r3, #8
 8005d3e:	6193      	str	r3, [r2, #24]
  }
}
 8005d40:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d42:	6802      	ldr	r2, [r0, #0]
 8005d44:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005d4a:	400b      	ands	r3, r1
 8005d4c:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8005d4e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005d50:	3301      	adds	r3, #1
 8005d52:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8005d54:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8005d62:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1e9      	bne.n	8005d40 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d6c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	e852 3f00 	ldrex	r3, [r2]
 8005d72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d76:	e842 3100 	strex	r1, r3, [r2]
 8005d7a:	2900      	cmp	r1, #0
 8005d7c:	d1f6      	bne.n	8005d6c <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	f102 0308 	add.w	r3, r2, #8
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8c:	3208      	adds	r2, #8
 8005d8e:	e842 3100 	strex	r1, r3, [r2]
 8005d92:	2900      	cmp	r1, #0
 8005d94:	d1f3      	bne.n	8005d7e <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8005d96:	2320      	movs	r3, #32
 8005d98:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005da0:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005da2:	6803      	ldr	r3, [r0, #0]
 8005da4:	4a16      	ldr	r2, [pc, #88]	; (8005e00 <UART_RxISR_8BIT+0xd8>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00c      	beq.n	8005dc4 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005db0:	d008      	beq.n	8005dc4 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005db2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	e852 3f00 	ldrex	r3, [r2]
 8005db8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbc:	e842 3100 	strex	r1, r3, [r2]
 8005dc0:	2900      	cmp	r1, #0
 8005dc2:	d1f6      	bne.n	8005db2 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dc4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d116      	bne.n	8005df8 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd0:	e852 3f00 	ldrex	r3, [r2]
 8005dd4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd8:	e842 3100 	strex	r1, r3, [r2]
 8005ddc:	2900      	cmp	r1, #0
 8005dde:	d1f6      	bne.n	8005dce <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005de0:	6803      	ldr	r3, [r0, #0]
 8005de2:	69da      	ldr	r2, [r3, #28]
 8005de4:	f012 0f10 	tst.w	r2, #16
 8005de8:	d001      	beq.n	8005dee <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dea:	2210      	movs	r2, #16
 8005dec:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dee:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8005df2:	f7ff fdf3 	bl	80059dc <HAL_UARTEx_RxEventCallback>
 8005df6:	e7a3      	b.n	8005d40 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8005df8:	f7fd fc80 	bl	80036fc <HAL_UART_RxCpltCallback>
 8005dfc:	e7a0      	b.n	8005d40 <UART_RxISR_8BIT+0x18>
 8005dfe:	bf00      	nop
 8005e00:	40008000 	.word	0x40008000

08005e04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e04:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e06:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e0a:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8005e0e:	2b22      	cmp	r3, #34	; 0x22
 8005e10:	d005      	beq.n	8005e1e <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e12:	6802      	ldr	r2, [r0, #0]
 8005e14:	6993      	ldr	r3, [r2, #24]
 8005e16:	f043 0308 	orr.w	r3, r3, #8
 8005e1a:	6193      	str	r3, [r2, #24]
  }
}
 8005e1c:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e1e:	6803      	ldr	r3, [r0, #0]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e22:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e24:	4013      	ands	r3, r2
 8005e26:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8005e28:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005e2a:	3302      	adds	r3, #2
 8005e2c:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8005e2e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	3b01      	subs	r3, #1
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8005e3c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1ea      	bne.n	8005e1c <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e46:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e48:	e852 3f00 	ldrex	r3, [r2]
 8005e4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e50:	e842 3100 	strex	r1, r3, [r2]
 8005e54:	2900      	cmp	r1, #0
 8005e56:	d1f6      	bne.n	8005e46 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e58:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5a:	f102 0308 	add.w	r3, r2, #8
 8005e5e:	e853 3f00 	ldrex	r3, [r3]
 8005e62:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e66:	3208      	adds	r2, #8
 8005e68:	e842 3100 	strex	r1, r3, [r2]
 8005e6c:	2900      	cmp	r1, #0
 8005e6e:	d1f3      	bne.n	8005e58 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8005e70:	2320      	movs	r3, #32
 8005e72:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8005e76:	2300      	movs	r3, #0
 8005e78:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e7a:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e7c:	6803      	ldr	r3, [r0, #0]
 8005e7e:	4a16      	ldr	r2, [pc, #88]	; (8005ed8 <UART_RxISR_16BIT+0xd4>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d00c      	beq.n	8005e9e <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005e8a:	d008      	beq.n	8005e9e <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e8c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	e852 3f00 	ldrex	r3, [r2]
 8005e92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e96:	e842 3100 	strex	r1, r3, [r2]
 8005e9a:	2900      	cmp	r1, #0
 8005e9c:	d1f6      	bne.n	8005e8c <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e9e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d116      	bne.n	8005ed2 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	e852 3f00 	ldrex	r3, [r2]
 8005eae:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	e842 3100 	strex	r1, r3, [r2]
 8005eb6:	2900      	cmp	r1, #0
 8005eb8:	d1f6      	bne.n	8005ea8 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005eba:	6803      	ldr	r3, [r0, #0]
 8005ebc:	69da      	ldr	r2, [r3, #28]
 8005ebe:	f012 0f10 	tst.w	r2, #16
 8005ec2:	d001      	beq.n	8005ec8 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ec4:	2210      	movs	r2, #16
 8005ec6:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ec8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8005ecc:	f7ff fd86 	bl	80059dc <HAL_UARTEx_RxEventCallback>
 8005ed0:	e7a4      	b.n	8005e1c <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8005ed2:	f7fd fc13 	bl	80036fc <HAL_UART_RxCpltCallback>
 8005ed6:	e7a1      	b.n	8005e1c <UART_RxISR_16BIT+0x18>
 8005ed8:	40008000 	.word	0x40008000

08005edc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8005ee0:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005ee4:	6803      	ldr	r3, [r0, #0]
 8005ee6:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005ee8:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005eec:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ef0:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8005ef4:	2a22      	cmp	r2, #34	; 0x22
 8005ef6:	d005      	beq.n	8005f04 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	f042 0208 	orr.w	r2, r2, #8
 8005efe:	619a      	str	r2, [r3, #24]
  }
}
 8005f00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f04:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8005f06:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f0a:	e008      	b.n	8005f1e <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f0c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d14c      	bne.n	8005fae <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8005f14:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d04e      	beq.n	8005fbc <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f1e:	2f00      	cmp	r7, #0
 8005f20:	f000 809a 	beq.w	8006058 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8005f24:	f015 0f20 	tst.w	r5, #32
 8005f28:	f000 8096 	beq.w	8006058 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005f30:	b2f3      	uxtb	r3, r6
 8005f32:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f34:	400b      	ands	r3, r1
 8005f36:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8005f38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f3a:	3301      	adds	r3, #1
 8005f3c:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8005f3e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	3b01      	subs	r3, #1
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005f50:	f015 0f07 	tst.w	r5, #7
 8005f54:	d0de      	beq.n	8005f14 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f56:	f015 0f01 	tst.w	r5, #1
 8005f5a:	d009      	beq.n	8005f70 <UART_RxISR_8BIT_FIFOEN+0x94>
 8005f5c:	f419 7f80 	tst.w	r9, #256	; 0x100
 8005f60:	d006      	beq.n	8005f70 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f62:	2201      	movs	r2, #1
 8005f64:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f66:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f70:	f015 0f02 	tst.w	r5, #2
 8005f74:	d00b      	beq.n	8005f8e <UART_RxISR_8BIT_FIFOEN+0xb2>
 8005f76:	f018 0f01 	tst.w	r8, #1
 8005f7a:	d008      	beq.n	8005f8e <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f7c:	6823      	ldr	r3, [r4, #0]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f82:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005f86:	f043 0304 	orr.w	r3, r3, #4
 8005f8a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f8e:	f015 0f04 	tst.w	r5, #4
 8005f92:	d0bb      	beq.n	8005f0c <UART_RxISR_8BIT_FIFOEN+0x30>
 8005f94:	f018 0f01 	tst.w	r8, #1
 8005f98:	d0b8      	beq.n	8005f0c <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f9a:	6823      	ldr	r3, [r4, #0]
 8005f9c:	2204      	movs	r2, #4
 8005f9e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fa0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005fa4:	f043 0302 	orr.w	r3, r3, #2
 8005fa8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8005fac:	e7ae      	b.n	8005f0c <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f7fd fb94 	bl	80036dc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8005fba:	e7ab      	b.n	8005f14 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fbc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbe:	e852 3f00 	ldrex	r3, [r2]
 8005fc2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc6:	e842 3100 	strex	r1, r3, [r2]
 8005fca:	2900      	cmp	r1, #0
 8005fcc:	d1f6      	bne.n	8005fbc <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	f102 0308 	add.w	r3, r2, #8
 8005fd4:	e853 3f00 	ldrex	r3, [r3]
 8005fd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fdc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe0:	3208      	adds	r2, #8
 8005fe2:	e842 3100 	strex	r1, r3, [r2]
 8005fe6:	2900      	cmp	r1, #0
 8005fe8:	d1f1      	bne.n	8005fce <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 8005fea:	2320      	movs	r3, #32
 8005fec:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff4:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005ff6:	6823      	ldr	r3, [r4, #0]
 8005ff8:	4a29      	ldr	r2, [pc, #164]	; (80060a0 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d003      	beq.n	8006006 <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006004:	d106      	bne.n	8006014 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006006:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8006008:	2b01      	cmp	r3, #1
 800600a:	d00d      	beq.n	8006028 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 800600c:	4620      	mov	r0, r4
 800600e:	f7fd fb75 	bl	80036fc <HAL_UART_RxCpltCallback>
 8006012:	e784      	b.n	8005f1e <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006014:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	e852 3f00 	ldrex	r3, [r2]
 800601a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601e:	e842 3100 	strex	r1, r3, [r2]
 8006022:	2900      	cmp	r1, #0
 8006024:	d1f6      	bne.n	8006014 <UART_RxISR_8BIT_FIFOEN+0x138>
 8006026:	e7ee      	b.n	8006006 <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006028:	2300      	movs	r3, #0
 800602a:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800602c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602e:	e852 3f00 	ldrex	r3, [r2]
 8006032:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006036:	e842 3100 	strex	r1, r3, [r2]
 800603a:	2900      	cmp	r1, #0
 800603c:	d1f6      	bne.n	800602c <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	69da      	ldr	r2, [r3, #28]
 8006042:	f012 0f10 	tst.w	r2, #16
 8006046:	d001      	beq.n	800604c <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006048:	2210      	movs	r2, #16
 800604a:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800604c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8006050:	4620      	mov	r0, r4
 8006052:	f7ff fcc3 	bl	80059dc <HAL_UARTEx_RxEventCallback>
 8006056:	e762      	b.n	8005f1e <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8006058:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800605c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800605e:	2b00      	cmp	r3, #0
 8006060:	f43f af4e 	beq.w	8005f00 <UART_RxISR_8BIT_FIFOEN+0x24>
 8006064:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8006068:	429a      	cmp	r2, r3
 800606a:	f67f af49 	bls.w	8005f00 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800606e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006070:	f102 0308 	add.w	r3, r2, #8
 8006074:	e853 3f00 	ldrex	r3, [r3]
 8006078:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607c:	3208      	adds	r2, #8
 800607e:	e842 3100 	strex	r1, r3, [r2]
 8006082:	2900      	cmp	r1, #0
 8006084:	d1f3      	bne.n	800606e <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8006086:	4b07      	ldr	r3, [pc, #28]	; (80060a4 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8006088:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800608a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608c:	e852 3f00 	ldrex	r3, [r2]
 8006090:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006094:	e842 3100 	strex	r1, r3, [r2]
 8006098:	2900      	cmp	r1, #0
 800609a:	d1f6      	bne.n	800608a <UART_RxISR_8BIT_FIFOEN+0x1ae>
 800609c:	e730      	b.n	8005f00 <UART_RxISR_8BIT_FIFOEN+0x24>
 800609e:	bf00      	nop
 80060a0:	40008000 	.word	0x40008000
 80060a4:	08005d29 	.word	0x08005d29

080060a8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80060a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80060ac:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80060b0:	6803      	ldr	r3, [r0, #0]
 80060b2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80060b4:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80060b8:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060bc:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 80060c0:	2a22      	cmp	r2, #34	; 0x22
 80060c2:	d005      	beq.n	80060d0 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80060c4:	699a      	ldr	r2, [r3, #24]
 80060c6:	f042 0208 	orr.w	r2, r2, #8
 80060ca:	619a      	str	r2, [r3, #24]
  }
}
 80060cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060d0:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 80060d2:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80060d6:	e008      	b.n	80060ea <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060d8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d14b      	bne.n	8006178 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 80060e0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d04d      	beq.n	8006186 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80060ea:	2f00      	cmp	r7, #0
 80060ec:	f000 8099 	beq.w	8006222 <UART_RxISR_16BIT_FIFOEN+0x17a>
 80060f0:	f015 0f20 	tst.w	r5, #32
 80060f4:	f000 8095 	beq.w	8006222 <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80060f8:	6823      	ldr	r3, [r4, #0]
 80060fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80060fc:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 80060fe:	4033      	ands	r3, r6
 8006100:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8006102:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006104:	3302      	adds	r3, #2
 8006106:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8006108:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800610c:	b29b      	uxth	r3, r3
 800610e:	3b01      	subs	r3, #1
 8006110:	b29b      	uxth	r3, r3
 8006112:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800611a:	f015 0f07 	tst.w	r5, #7
 800611e:	d0df      	beq.n	80060e0 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006120:	f015 0f01 	tst.w	r5, #1
 8006124:	d009      	beq.n	800613a <UART_RxISR_16BIT_FIFOEN+0x92>
 8006126:	f419 7f80 	tst.w	r9, #256	; 0x100
 800612a:	d006      	beq.n	800613a <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800612c:	2201      	movs	r2, #1
 800612e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006130:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8006134:	4313      	orrs	r3, r2
 8006136:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800613a:	f015 0f02 	tst.w	r5, #2
 800613e:	d00b      	beq.n	8006158 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8006140:	f018 0f01 	tst.w	r8, #1
 8006144:	d008      	beq.n	8006158 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006146:	6823      	ldr	r3, [r4, #0]
 8006148:	2202      	movs	r2, #2
 800614a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800614c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8006150:	f043 0304 	orr.w	r3, r3, #4
 8006154:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006158:	f015 0f04 	tst.w	r5, #4
 800615c:	d0bc      	beq.n	80060d8 <UART_RxISR_16BIT_FIFOEN+0x30>
 800615e:	f018 0f01 	tst.w	r8, #1
 8006162:	d0b9      	beq.n	80060d8 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	2204      	movs	r2, #4
 8006168:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800616a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800616e:	f043 0302 	orr.w	r3, r3, #2
 8006172:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8006176:	e7af      	b.n	80060d8 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8006178:	4620      	mov	r0, r4
 800617a:	f7fd faaf 	bl	80036dc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800617e:	2300      	movs	r3, #0
 8006180:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8006184:	e7ac      	b.n	80060e0 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006186:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006188:	e852 3f00 	ldrex	r3, [r2]
 800618c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006190:	e842 3100 	strex	r1, r3, [r2]
 8006194:	2900      	cmp	r1, #0
 8006196:	d1f6      	bne.n	8006186 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006198:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619a:	f102 0308 	add.w	r3, r2, #8
 800619e:	e853 3f00 	ldrex	r3, [r3]
 80061a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061a6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061aa:	3208      	adds	r2, #8
 80061ac:	e842 3100 	strex	r1, r3, [r2]
 80061b0:	2900      	cmp	r1, #0
 80061b2:	d1f1      	bne.n	8006198 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 80061b4:	2320      	movs	r3, #32
 80061b6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 80061ba:	2300      	movs	r3, #0
 80061bc:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061be:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	4a29      	ldr	r2, [pc, #164]	; (8006268 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d003      	beq.n	80061d0 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80061ce:	d106      	bne.n	80061de <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061d0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d00d      	beq.n	80061f2 <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 80061d6:	4620      	mov	r0, r4
 80061d8:	f7fd fa90 	bl	80036fc <HAL_UART_RxCpltCallback>
 80061dc:	e785      	b.n	80060ea <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061de:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e0:	e852 3f00 	ldrex	r3, [r2]
 80061e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e8:	e842 3100 	strex	r1, r3, [r2]
 80061ec:	2900      	cmp	r1, #0
 80061ee:	d1f6      	bne.n	80061de <UART_RxISR_16BIT_FIFOEN+0x136>
 80061f0:	e7ee      	b.n	80061d0 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f2:	2300      	movs	r3, #0
 80061f4:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061f6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	e852 3f00 	ldrex	r3, [r2]
 80061fc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006200:	e842 3100 	strex	r1, r3, [r2]
 8006204:	2900      	cmp	r1, #0
 8006206:	d1f6      	bne.n	80061f6 <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	f012 0f10 	tst.w	r2, #16
 8006210:	d001      	beq.n	8006216 <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006212:	2210      	movs	r2, #16
 8006214:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006216:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800621a:	4620      	mov	r0, r4
 800621c:	f7ff fbde 	bl	80059dc <HAL_UARTEx_RxEventCallback>
 8006220:	e763      	b.n	80060ea <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8006222:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8006226:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006228:	2b00      	cmp	r3, #0
 800622a:	f43f af4f 	beq.w	80060cc <UART_RxISR_16BIT_FIFOEN+0x24>
 800622e:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8006232:	429a      	cmp	r2, r3
 8006234:	f67f af4a 	bls.w	80060cc <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006238:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623a:	f102 0308 	add.w	r3, r2, #8
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006246:	3208      	adds	r2, #8
 8006248:	e842 3100 	strex	r1, r3, [r2]
 800624c:	2900      	cmp	r1, #0
 800624e:	d1f3      	bne.n	8006238 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8006250:	4b06      	ldr	r3, [pc, #24]	; (800626c <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8006252:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006254:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006256:	e852 3f00 	ldrex	r3, [r2]
 800625a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625e:	e842 3100 	strex	r1, r3, [r2]
 8006262:	2900      	cmp	r1, #0
 8006264:	d1f6      	bne.n	8006254 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8006266:	e731      	b.n	80060cc <UART_RxISR_16BIT_FIFOEN+0x24>
 8006268:	40008000 	.word	0x40008000
 800626c:	08005e05 	.word	0x08005e05

08006270 <UART_SetConfig>:
{
 8006270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006274:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8006276:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006278:	6883      	ldr	r3, [r0, #8]
 800627a:	6902      	ldr	r2, [r0, #16]
 800627c:	4313      	orrs	r3, r2
 800627e:	6942      	ldr	r2, [r0, #20]
 8006280:	4313      	orrs	r3, r2
 8006282:	69c2      	ldr	r2, [r0, #28]
 8006284:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006286:	6808      	ldr	r0, [r1, #0]
 8006288:	4a9d      	ldr	r2, [pc, #628]	; (8006500 <UART_SetConfig+0x290>)
 800628a:	4002      	ands	r2, r0
 800628c:	4313      	orrs	r3, r2
 800628e:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006290:	6822      	ldr	r2, [r4, #0]
 8006292:	6853      	ldr	r3, [r2, #4]
 8006294:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006298:	68e1      	ldr	r1, [r4, #12]
 800629a:	430b      	orrs	r3, r1
 800629c:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800629e:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062a0:	6822      	ldr	r2, [r4, #0]
 80062a2:	4b98      	ldr	r3, [pc, #608]	; (8006504 <UART_SetConfig+0x294>)
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d001      	beq.n	80062ac <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 80062a8:	6a23      	ldr	r3, [r4, #32]
 80062aa:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062ac:	6893      	ldr	r3, [r2, #8]
 80062ae:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80062b2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80062b6:	430b      	orrs	r3, r1
 80062b8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80062be:	f023 030f 	bic.w	r3, r3, #15
 80062c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80062c4:	430b      	orrs	r3, r1
 80062c6:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062c8:	6822      	ldr	r2, [r4, #0]
 80062ca:	4b8f      	ldr	r3, [pc, #572]	; (8006508 <UART_SetConfig+0x298>)
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d023      	beq.n	8006318 <UART_SetConfig+0xa8>
 80062d0:	4b8e      	ldr	r3, [pc, #568]	; (800650c <UART_SetConfig+0x29c>)
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d034      	beq.n	8006340 <UART_SetConfig+0xd0>
 80062d6:	4b8e      	ldr	r3, [pc, #568]	; (8006510 <UART_SetConfig+0x2a0>)
 80062d8:	429a      	cmp	r2, r3
 80062da:	d04a      	beq.n	8006372 <UART_SetConfig+0x102>
 80062dc:	4b8d      	ldr	r3, [pc, #564]	; (8006514 <UART_SetConfig+0x2a4>)
 80062de:	429a      	cmp	r2, r3
 80062e0:	d059      	beq.n	8006396 <UART_SetConfig+0x126>
 80062e2:	4b88      	ldr	r3, [pc, #544]	; (8006504 <UART_SetConfig+0x294>)
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d068      	beq.n	80063ba <UART_SetConfig+0x14a>
 80062e8:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 80062ea:	4986      	ldr	r1, [pc, #536]	; (8006504 <UART_SetConfig+0x294>)
 80062ec:	428a      	cmp	r2, r1
 80062ee:	f000 8095 	beq.w	800641c <UART_SetConfig+0x1ac>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062f2:	69e0      	ldr	r0, [r4, #28]
 80062f4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80062f8:	f000 80d4 	beq.w	80064a4 <UART_SetConfig+0x234>
    switch (clocksource)
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	f200 8152 	bhi.w	80065a6 <UART_SetConfig+0x336>
 8006302:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006306:	0114      	.short	0x0114
 8006308:	01120137 	.word	0x01120137
 800630c:	013a0150 	.word	0x013a0150
 8006310:	01500150 	.word	0x01500150
 8006314:	013d0150 	.word	0x013d0150
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006318:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006320:	f003 0303 	and.w	r3, r3, #3
 8006324:	2b03      	cmp	r3, #3
 8006326:	d809      	bhi.n	800633c <UART_SetConfig+0xcc>
 8006328:	e8df f003 	tbb	[pc, r3]
 800632c:	065c0402 	.word	0x065c0402
 8006330:	2301      	movs	r3, #1
 8006332:	e7da      	b.n	80062ea <UART_SetConfig+0x7a>
 8006334:	2304      	movs	r3, #4
 8006336:	e7d8      	b.n	80062ea <UART_SetConfig+0x7a>
 8006338:	2308      	movs	r3, #8
 800633a:	e7d6      	b.n	80062ea <UART_SetConfig+0x7a>
 800633c:	2310      	movs	r3, #16
 800633e:	e7d4      	b.n	80062ea <UART_SetConfig+0x7a>
 8006340:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8006344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006348:	f003 030c 	and.w	r3, r3, #12
 800634c:	2b0c      	cmp	r3, #12
 800634e:	d80e      	bhi.n	800636e <UART_SetConfig+0xfe>
 8006350:	e8df f003 	tbb	[pc, r3]
 8006354:	0d0d0d07 	.word	0x0d0d0d07
 8006358:	0d0d0d09 	.word	0x0d0d0d09
 800635c:	0d0d0d4a 	.word	0x0d0d0d4a
 8006360:	0b          	.byte	0x0b
 8006361:	00          	.byte	0x00
 8006362:	2300      	movs	r3, #0
 8006364:	e7c1      	b.n	80062ea <UART_SetConfig+0x7a>
 8006366:	2304      	movs	r3, #4
 8006368:	e7bf      	b.n	80062ea <UART_SetConfig+0x7a>
 800636a:	2308      	movs	r3, #8
 800636c:	e7bd      	b.n	80062ea <UART_SetConfig+0x7a>
 800636e:	2310      	movs	r3, #16
 8006370:	e7bb      	b.n	80062ea <UART_SetConfig+0x7a>
 8006372:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8006376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800637a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800637e:	2b20      	cmp	r3, #32
 8006380:	d034      	beq.n	80063ec <UART_SetConfig+0x17c>
 8006382:	d804      	bhi.n	800638e <UART_SetConfig+0x11e>
 8006384:	b3a3      	cbz	r3, 80063f0 <UART_SetConfig+0x180>
 8006386:	2b10      	cmp	r3, #16
 8006388:	d134      	bne.n	80063f4 <UART_SetConfig+0x184>
 800638a:	2304      	movs	r3, #4
 800638c:	e7ad      	b.n	80062ea <UART_SetConfig+0x7a>
 800638e:	2b30      	cmp	r3, #48	; 0x30
 8006390:	d132      	bne.n	80063f8 <UART_SetConfig+0x188>
 8006392:	2308      	movs	r3, #8
 8006394:	e7a9      	b.n	80062ea <UART_SetConfig+0x7a>
 8006396:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800639a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80063a2:	2b80      	cmp	r3, #128	; 0x80
 80063a4:	d02a      	beq.n	80063fc <UART_SetConfig+0x18c>
 80063a6:	d804      	bhi.n	80063b2 <UART_SetConfig+0x142>
 80063a8:	b353      	cbz	r3, 8006400 <UART_SetConfig+0x190>
 80063aa:	2b40      	cmp	r3, #64	; 0x40
 80063ac:	d12a      	bne.n	8006404 <UART_SetConfig+0x194>
 80063ae:	2304      	movs	r3, #4
 80063b0:	e79b      	b.n	80062ea <UART_SetConfig+0x7a>
 80063b2:	2bc0      	cmp	r3, #192	; 0xc0
 80063b4:	d128      	bne.n	8006408 <UART_SetConfig+0x198>
 80063b6:	2308      	movs	r3, #8
 80063b8:	e797      	b.n	80062ea <UART_SetConfig+0x7a>
 80063ba:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80063be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80063c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063ca:	d01f      	beq.n	800640c <UART_SetConfig+0x19c>
 80063cc:	d805      	bhi.n	80063da <UART_SetConfig+0x16a>
 80063ce:	b1fb      	cbz	r3, 8006410 <UART_SetConfig+0x1a0>
 80063d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063d4:	d11e      	bne.n	8006414 <UART_SetConfig+0x1a4>
 80063d6:	2304      	movs	r3, #4
 80063d8:	e787      	b.n	80062ea <UART_SetConfig+0x7a>
 80063da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80063de:	d11b      	bne.n	8006418 <UART_SetConfig+0x1a8>
 80063e0:	2308      	movs	r3, #8
 80063e2:	e782      	b.n	80062ea <UART_SetConfig+0x7a>
 80063e4:	2302      	movs	r3, #2
 80063e6:	e780      	b.n	80062ea <UART_SetConfig+0x7a>
 80063e8:	2302      	movs	r3, #2
 80063ea:	e77e      	b.n	80062ea <UART_SetConfig+0x7a>
 80063ec:	2302      	movs	r3, #2
 80063ee:	e77c      	b.n	80062ea <UART_SetConfig+0x7a>
 80063f0:	2300      	movs	r3, #0
 80063f2:	e77a      	b.n	80062ea <UART_SetConfig+0x7a>
 80063f4:	2310      	movs	r3, #16
 80063f6:	e778      	b.n	80062ea <UART_SetConfig+0x7a>
 80063f8:	2310      	movs	r3, #16
 80063fa:	e776      	b.n	80062ea <UART_SetConfig+0x7a>
 80063fc:	2302      	movs	r3, #2
 80063fe:	e774      	b.n	80062ea <UART_SetConfig+0x7a>
 8006400:	2300      	movs	r3, #0
 8006402:	e772      	b.n	80062ea <UART_SetConfig+0x7a>
 8006404:	2310      	movs	r3, #16
 8006406:	e770      	b.n	80062ea <UART_SetConfig+0x7a>
 8006408:	2310      	movs	r3, #16
 800640a:	e76e      	b.n	80062ea <UART_SetConfig+0x7a>
 800640c:	2302      	movs	r3, #2
 800640e:	e76c      	b.n	80062ea <UART_SetConfig+0x7a>
 8006410:	2300      	movs	r3, #0
 8006412:	e76a      	b.n	80062ea <UART_SetConfig+0x7a>
 8006414:	2310      	movs	r3, #16
 8006416:	e768      	b.n	80062ea <UART_SetConfig+0x7a>
 8006418:	2310      	movs	r3, #16
 800641a:	e766      	b.n	80062ea <UART_SetConfig+0x7a>
    switch (clocksource)
 800641c:	2b08      	cmp	r3, #8
 800641e:	f200 80b2 	bhi.w	8006586 <UART_SetConfig+0x316>
 8006422:	e8df f003 	tbb	[pc, r3]
 8006426:	b008      	.short	0xb008
 8006428:	b03ab03d 	.word	0xb03ab03d
 800642c:	b0b0      	.short	0xb0b0
 800642e:	05          	.byte	0x05
 800642f:	00          	.byte	0x00
  if (UART_INSTANCE_LOWPOWER(huart))
 8006430:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006434:	e004      	b.n	8006440 <UART_SetConfig+0x1d0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006436:	f7fe ffbd 	bl	80053b4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800643a:	2800      	cmp	r0, #0
 800643c:	f000 80a5 	beq.w	800658a <UART_SetConfig+0x31a>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006440:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006442:	4b35      	ldr	r3, [pc, #212]	; (8006518 <UART_SetConfig+0x2a8>)
 8006444:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006448:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800644c:	6865      	ldr	r5, [r4, #4]
 800644e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8006452:	4299      	cmp	r1, r3
 8006454:	f200 809b 	bhi.w	800658e <UART_SetConfig+0x31e>
 8006458:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800645c:	f200 8099 	bhi.w	8006592 <UART_SetConfig+0x322>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006460:	f04f 0800 	mov.w	r8, #0
 8006464:	b292      	uxth	r2, r2
 8006466:	2300      	movs	r3, #0
 8006468:	4641      	mov	r1, r8
 800646a:	f7fb fb75 	bl	8001b58 <__aeabi_uldivmod>
 800646e:	020f      	lsls	r7, r1, #8
 8006470:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8006474:	0206      	lsls	r6, r0, #8
 8006476:	0868      	lsrs	r0, r5, #1
 8006478:	462a      	mov	r2, r5
 800647a:	4643      	mov	r3, r8
 800647c:	1830      	adds	r0, r6, r0
 800647e:	f147 0100 	adc.w	r1, r7, #0
 8006482:	f7fb fb69 	bl	8001b58 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006486:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800648a:	4b24      	ldr	r3, [pc, #144]	; (800651c <UART_SetConfig+0x2ac>)
 800648c:	429a      	cmp	r2, r3
 800648e:	f200 8082 	bhi.w	8006596 <UART_SetConfig+0x326>
          huart->Instance->BRR = usartdiv;
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	60d8      	str	r0, [r3, #12]
 8006496:	4640      	mov	r0, r8
 8006498:	e062      	b.n	8006560 <UART_SetConfig+0x2f0>
        pclk = HAL_RCC_GetSysClockFreq();
 800649a:	f7fe fe45 	bl	8005128 <HAL_RCC_GetSysClockFreq>
        break;
 800649e:	e7cc      	b.n	800643a <UART_SetConfig+0x1ca>
        pclk = (uint32_t) HSI_VALUE;
 80064a0:	481f      	ldr	r0, [pc, #124]	; (8006520 <UART_SetConfig+0x2b0>)
 80064a2:	e7cd      	b.n	8006440 <UART_SetConfig+0x1d0>
    switch (clocksource)
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d878      	bhi.n	800659a <UART_SetConfig+0x32a>
 80064a8:	e8df f003 	tbb	[pc, r3]
 80064ac:	77052707 	.word	0x77052707
 80064b0:	7777773c 	.word	0x7777773c
 80064b4:	0b          	.byte	0x0b
 80064b5:	00          	.byte	0x00
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064b6:	481a      	ldr	r0, [pc, #104]	; (8006520 <UART_SetConfig+0x2b0>)
 80064b8:	e003      	b.n	80064c2 <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 80064ba:	f7fe ff7b 	bl	80053b4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80064be:	2800      	cmp	r0, #0
 80064c0:	d06d      	beq.n	800659e <UART_SetConfig+0x32e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80064c4:	4b14      	ldr	r3, [pc, #80]	; (8006518 <UART_SetConfig+0x2a8>)
 80064c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80064ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80064ce:	6862      	ldr	r2, [r4, #4]
 80064d0:	0853      	lsrs	r3, r2, #1
 80064d2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80064d6:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064da:	f1a0 0210 	sub.w	r2, r0, #16
 80064de:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d85d      	bhi.n	80065a2 <UART_SetConfig+0x332>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064e6:	b283      	uxth	r3, r0
 80064e8:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064ec:	f3c0 0042 	ubfx	r0, r0, #1, #3
 80064f0:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	60d8      	str	r0, [r3, #12]
 80064f6:	2000      	movs	r0, #0
 80064f8:	e032      	b.n	8006560 <UART_SetConfig+0x2f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 80064fa:	f7fe ff6d 	bl	80053d8 <HAL_RCC_GetPCLK2Freq>
        break;
 80064fe:	e7de      	b.n	80064be <UART_SetConfig+0x24e>
 8006500:	cfff69f3 	.word	0xcfff69f3
 8006504:	40008000 	.word	0x40008000
 8006508:	40013800 	.word	0x40013800
 800650c:	40004400 	.word	0x40004400
 8006510:	40004800 	.word	0x40004800
 8006514:	40004c00 	.word	0x40004c00
 8006518:	0800af20 	.word	0x0800af20
 800651c:	000ffcff 	.word	0x000ffcff
 8006520:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetSysClockFreq();
 8006524:	f7fe fe00 	bl	8005128 <HAL_RCC_GetSysClockFreq>
        break;
 8006528:	e7c9      	b.n	80064be <UART_SetConfig+0x24e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800652a:	4822      	ldr	r0, [pc, #136]	; (80065b4 <UART_SetConfig+0x344>)
 800652c:	e003      	b.n	8006536 <UART_SetConfig+0x2c6>
        pclk = HAL_RCC_GetPCLK1Freq();
 800652e:	f7fe ff41 	bl	80053b4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006532:	2800      	cmp	r0, #0
 8006534:	d039      	beq.n	80065aa <UART_SetConfig+0x33a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006536:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006538:	4b1f      	ldr	r3, [pc, #124]	; (80065b8 <UART_SetConfig+0x348>)
 800653a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800653e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006542:	6863      	ldr	r3, [r4, #4]
 8006544:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006548:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800654c:	f1a0 0210 	sub.w	r2, r0, #16
 8006550:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006554:	429a      	cmp	r2, r3
 8006556:	d82a      	bhi.n	80065ae <UART_SetConfig+0x33e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	b280      	uxth	r0, r0
 800655c:	60d8      	str	r0, [r3, #12]
 800655e:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8006560:	2301      	movs	r3, #1
 8006562:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006566:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 800656a:	2300      	movs	r3, #0
 800656c:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800656e:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8006570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8006574:	f7fe ff30 	bl	80053d8 <HAL_RCC_GetPCLK2Freq>
        break;
 8006578:	e7db      	b.n	8006532 <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800657a:	f7fe fdd5 	bl	8005128 <HAL_RCC_GetSysClockFreq>
        break;
 800657e:	e7d8      	b.n	8006532 <UART_SetConfig+0x2c2>
        pclk = (uint32_t) LSE_VALUE;
 8006580:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006584:	e7d7      	b.n	8006536 <UART_SetConfig+0x2c6>
  if (UART_INSTANCE_LOWPOWER(huart))
 8006586:	2001      	movs	r0, #1
 8006588:	e7ea      	b.n	8006560 <UART_SetConfig+0x2f0>
 800658a:	2000      	movs	r0, #0
 800658c:	e7e8      	b.n	8006560 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 800658e:	2001      	movs	r0, #1
 8006590:	e7e6      	b.n	8006560 <UART_SetConfig+0x2f0>
 8006592:	2001      	movs	r0, #1
 8006594:	e7e4      	b.n	8006560 <UART_SetConfig+0x2f0>
          ret = HAL_ERROR;
 8006596:	2001      	movs	r0, #1
 8006598:	e7e2      	b.n	8006560 <UART_SetConfig+0x2f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800659a:	2001      	movs	r0, #1
 800659c:	e7e0      	b.n	8006560 <UART_SetConfig+0x2f0>
 800659e:	2000      	movs	r0, #0
 80065a0:	e7de      	b.n	8006560 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 80065a2:	2001      	movs	r0, #1
 80065a4:	e7dc      	b.n	8006560 <UART_SetConfig+0x2f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065a6:	2001      	movs	r0, #1
 80065a8:	e7da      	b.n	8006560 <UART_SetConfig+0x2f0>
 80065aa:	2000      	movs	r0, #0
 80065ac:	e7d8      	b.n	8006560 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 80065ae:	2001      	movs	r0, #1
 80065b0:	e7d6      	b.n	8006560 <UART_SetConfig+0x2f0>
 80065b2:	bf00      	nop
 80065b4:	00f42400 	.word	0x00f42400
 80065b8:	0800af20 	.word	0x0800af20

080065bc <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065bc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80065be:	f013 0f08 	tst.w	r3, #8
 80065c2:	d006      	beq.n	80065d2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065c4:	6802      	ldr	r2, [r0, #0]
 80065c6:	6853      	ldr	r3, [r2, #4]
 80065c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80065cc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80065ce:	430b      	orrs	r3, r1
 80065d0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065d2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80065d4:	f013 0f01 	tst.w	r3, #1
 80065d8:	d006      	beq.n	80065e8 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065da:	6802      	ldr	r2, [r0, #0]
 80065dc:	6853      	ldr	r3, [r2, #4]
 80065de:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80065e2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80065e4:	430b      	orrs	r3, r1
 80065e6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80065ea:	f013 0f02 	tst.w	r3, #2
 80065ee:	d006      	beq.n	80065fe <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065f0:	6802      	ldr	r2, [r0, #0]
 80065f2:	6853      	ldr	r3, [r2, #4]
 80065f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065f8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80065fa:	430b      	orrs	r3, r1
 80065fc:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006600:	f013 0f04 	tst.w	r3, #4
 8006604:	d006      	beq.n	8006614 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006606:	6802      	ldr	r2, [r0, #0]
 8006608:	6853      	ldr	r3, [r2, #4]
 800660a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800660e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006610:	430b      	orrs	r3, r1
 8006612:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006614:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006616:	f013 0f10 	tst.w	r3, #16
 800661a:	d006      	beq.n	800662a <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800661c:	6802      	ldr	r2, [r0, #0]
 800661e:	6893      	ldr	r3, [r2, #8]
 8006620:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006624:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006626:	430b      	orrs	r3, r1
 8006628:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800662a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800662c:	f013 0f20 	tst.w	r3, #32
 8006630:	d006      	beq.n	8006640 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006632:	6802      	ldr	r2, [r0, #0]
 8006634:	6893      	ldr	r3, [r2, #8]
 8006636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800663a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800663c:	430b      	orrs	r3, r1
 800663e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006640:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006642:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006646:	d00a      	beq.n	800665e <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006648:	6802      	ldr	r2, [r0, #0]
 800664a:	6853      	ldr	r3, [r2, #4]
 800664c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006650:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006652:	430b      	orrs	r3, r1
 8006654:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006656:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006658:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800665c:	d00b      	beq.n	8006676 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800665e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006660:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006664:	d006      	beq.n	8006674 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006666:	6802      	ldr	r2, [r0, #0]
 8006668:	6853      	ldr	r3, [r2, #4]
 800666a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800666e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006670:	430b      	orrs	r3, r1
 8006672:	6053      	str	r3, [r2, #4]
}
 8006674:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006676:	6802      	ldr	r2, [r0, #0]
 8006678:	6853      	ldr	r3, [r2, #4]
 800667a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800667e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006680:	430b      	orrs	r3, r1
 8006682:	6053      	str	r3, [r2, #4]
 8006684:	e7eb      	b.n	800665e <UART_AdvFeatureConfig+0xa2>

08006686 <UART_WaitOnFlagUntilTimeout>:
{
 8006686:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800668a:	4605      	mov	r5, r0
 800668c:	460e      	mov	r6, r1
 800668e:	4617      	mov	r7, r2
 8006690:	4699      	mov	r9, r3
 8006692:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006696:	682c      	ldr	r4, [r5, #0]
 8006698:	69e4      	ldr	r4, [r4, #28]
 800669a:	ea36 0304 	bics.w	r3, r6, r4
 800669e:	bf0c      	ite	eq
 80066a0:	2401      	moveq	r4, #1
 80066a2:	2400      	movne	r4, #0
 80066a4:	42bc      	cmp	r4, r7
 80066a6:	d136      	bne.n	8006716 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 80066a8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80066ac:	d0f3      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ae:	f7fd f8a5 	bl	80037fc <HAL_GetTick>
 80066b2:	eba0 0009 	sub.w	r0, r0, r9
 80066b6:	4540      	cmp	r0, r8
 80066b8:	d830      	bhi.n	800671c <UART_WaitOnFlagUntilTimeout+0x96>
 80066ba:	f1b8 0f00 	cmp.w	r8, #0
 80066be:	d02f      	beq.n	8006720 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066c0:	682b      	ldr	r3, [r5, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	f012 0f04 	tst.w	r2, #4
 80066c8:	d0e5      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x10>
 80066ca:	2e80      	cmp	r6, #128	; 0x80
 80066cc:	d0e3      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x10>
 80066ce:	2e40      	cmp	r6, #64	; 0x40
 80066d0:	d0e1      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066d2:	69da      	ldr	r2, [r3, #28]
 80066d4:	f012 0f08 	tst.w	r2, #8
 80066d8:	d111      	bne.n	80066fe <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066da:	69da      	ldr	r2, [r3, #28]
 80066dc:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80066e0:	d0d9      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066e6:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80066e8:	4628      	mov	r0, r5
 80066ea:	f7ff f92f 	bl	800594c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066ee:	2320      	movs	r3, #32
 80066f0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 80066f4:	2300      	movs	r3, #0
 80066f6:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 80066fa:	2003      	movs	r0, #3
 80066fc:	e00c      	b.n	8006718 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066fe:	2408      	movs	r4, #8
 8006700:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8006702:	4628      	mov	r0, r5
 8006704:	f7ff f922 	bl	800594c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006708:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800670c:	2300      	movs	r3, #0
 800670e:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_ERROR;
 8006712:	2001      	movs	r0, #1
 8006714:	e000      	b.n	8006718 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8006716:	2000      	movs	r0, #0
}
 8006718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800671c:	2003      	movs	r0, #3
 800671e:	e7fb      	b.n	8006718 <UART_WaitOnFlagUntilTimeout+0x92>
 8006720:	2003      	movs	r0, #3
 8006722:	e7f9      	b.n	8006718 <UART_WaitOnFlagUntilTimeout+0x92>

08006724 <HAL_UART_Transmit>:
{
 8006724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006728:	b082      	sub	sp, #8
 800672a:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800672c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8006730:	2b20      	cmp	r3, #32
 8006732:	d15a      	bne.n	80067ea <HAL_UART_Transmit+0xc6>
 8006734:	4604      	mov	r4, r0
 8006736:	460d      	mov	r5, r1
 8006738:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800673a:	2900      	cmp	r1, #0
 800673c:	d059      	beq.n	80067f2 <HAL_UART_Transmit+0xce>
 800673e:	b90a      	cbnz	r2, 8006744 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8006740:	2001      	movs	r0, #1
 8006742:	e053      	b.n	80067ec <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006744:	2300      	movs	r3, #0
 8006746:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800674a:	2321      	movs	r3, #33	; 0x21
 800674c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    tickstart = HAL_GetTick();
 8006750:	f7fd f854 	bl	80037fc <HAL_GetTick>
 8006754:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8006756:	f8a4 8054 	strh.w	r8, [r4, #84]	; 0x54
    huart->TxXferCount = Size;
 800675a:	f8a4 8056 	strh.w	r8, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800675e:	68a3      	ldr	r3, [r4, #8]
 8006760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006764:	d002      	beq.n	800676c <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8006766:	f04f 0800 	mov.w	r8, #0
 800676a:	e016      	b.n	800679a <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800676c:	6923      	ldr	r3, [r4, #16]
 800676e:	b343      	cbz	r3, 80067c2 <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8006770:	f04f 0800 	mov.w	r8, #0
 8006774:	e011      	b.n	800679a <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8006776:	2320      	movs	r3, #32
 8006778:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_TIMEOUT;
 800677c:	2003      	movs	r0, #3
 800677e:	e035      	b.n	80067ec <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006780:	f838 3b02 	ldrh.w	r3, [r8], #2
 8006784:	6822      	ldr	r2, [r4, #0]
 8006786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800678a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800678c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 8006790:	b292      	uxth	r2, r2
 8006792:	3a01      	subs	r2, #1
 8006794:	b292      	uxth	r2, r2
 8006796:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800679a:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 800679e:	b29b      	uxth	r3, r3
 80067a0:	b193      	cbz	r3, 80067c8 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067a2:	9600      	str	r6, [sp, #0]
 80067a4:	463b      	mov	r3, r7
 80067a6:	2200      	movs	r2, #0
 80067a8:	2180      	movs	r1, #128	; 0x80
 80067aa:	4620      	mov	r0, r4
 80067ac:	f7ff ff6b 	bl	8006686 <UART_WaitOnFlagUntilTimeout>
 80067b0:	2800      	cmp	r0, #0
 80067b2:	d1e0      	bne.n	8006776 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 80067b4:	2d00      	cmp	r5, #0
 80067b6:	d0e3      	beq.n	8006780 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80067b8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80067c0:	e7e4      	b.n	800678c <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 80067c2:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80067c4:	2500      	movs	r5, #0
 80067c6:	e7e8      	b.n	800679a <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067c8:	9600      	str	r6, [sp, #0]
 80067ca:	463b      	mov	r3, r7
 80067cc:	2200      	movs	r2, #0
 80067ce:	2140      	movs	r1, #64	; 0x40
 80067d0:	4620      	mov	r0, r4
 80067d2:	f7ff ff58 	bl	8006686 <UART_WaitOnFlagUntilTimeout>
 80067d6:	b918      	cbnz	r0, 80067e0 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 80067d8:	2320      	movs	r3, #32
 80067da:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
    return HAL_OK;
 80067de:	e005      	b.n	80067ec <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 80067e0:	2320      	movs	r3, #32
 80067e2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 80067e6:	2003      	movs	r0, #3
 80067e8:	e000      	b.n	80067ec <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 80067ea:	2002      	movs	r0, #2
}
 80067ec:	b002      	add	sp, #8
 80067ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80067f2:	2001      	movs	r0, #1
 80067f4:	e7fa      	b.n	80067ec <HAL_UART_Transmit+0xc8>

080067f6 <UART_CheckIdleState>:
{
 80067f6:	b530      	push	{r4, r5, lr}
 80067f8:	b083      	sub	sp, #12
 80067fa:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067fc:	2300      	movs	r3, #0
 80067fe:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 8006802:	f7fc fffb 	bl	80037fc <HAL_GetTick>
 8006806:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f013 0f08 	tst.w	r3, #8
 8006810:	d110      	bne.n	8006834 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f013 0f04 	tst.w	r3, #4
 800681a:	d128      	bne.n	800686e <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800681c:	2320      	movs	r3, #32
 800681e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006822:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006826:	2000      	movs	r0, #0
 8006828:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800682a:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 800682c:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8006830:	b003      	add	sp, #12
 8006832:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006834:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006838:	9300      	str	r3, [sp, #0]
 800683a:	4603      	mov	r3, r0
 800683c:	2200      	movs	r2, #0
 800683e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006842:	4620      	mov	r0, r4
 8006844:	f7ff ff1f 	bl	8006686 <UART_WaitOnFlagUntilTimeout>
 8006848:	2800      	cmp	r0, #0
 800684a:	d0e2      	beq.n	8006812 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800684c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684e:	e852 3f00 	ldrex	r3, [r2]
 8006852:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006856:	e842 3100 	strex	r1, r3, [r2]
 800685a:	2900      	cmp	r1, #0
 800685c:	d1f6      	bne.n	800684c <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800685e:	2320      	movs	r3, #32
 8006860:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      __HAL_UNLOCK(huart);
 8006864:	2300      	movs	r3, #0
 8006866:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 800686a:	2003      	movs	r0, #3
 800686c:	e7e0      	b.n	8006830 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800686e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006872:	9300      	str	r3, [sp, #0]
 8006874:	462b      	mov	r3, r5
 8006876:	2200      	movs	r2, #0
 8006878:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800687c:	4620      	mov	r0, r4
 800687e:	f7ff ff02 	bl	8006686 <UART_WaitOnFlagUntilTimeout>
 8006882:	2800      	cmp	r0, #0
 8006884:	d0ca      	beq.n	800681c <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006886:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	e852 3f00 	ldrex	r3, [r2]
 800688c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006890:	e842 3100 	strex	r1, r3, [r2]
 8006894:	2900      	cmp	r1, #0
 8006896:	d1f6      	bne.n	8006886 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006898:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689a:	f102 0308 	add.w	r3, r2, #8
 800689e:	e853 3f00 	ldrex	r3, [r3]
 80068a2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	3208      	adds	r2, #8
 80068a8:	e842 3100 	strex	r1, r3, [r2]
 80068ac:	2900      	cmp	r1, #0
 80068ae:	d1f3      	bne.n	8006898 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80068b0:	2320      	movs	r3, #32
 80068b2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      __HAL_UNLOCK(huart);
 80068b6:	2300      	movs	r3, #0
 80068b8:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 80068bc:	2003      	movs	r0, #3
 80068be:	e7b7      	b.n	8006830 <UART_CheckIdleState+0x3a>

080068c0 <HAL_UART_Init>:
  if (huart == NULL)
 80068c0:	b378      	cbz	r0, 8006922 <HAL_UART_Init+0x62>
{
 80068c2:	b510      	push	{r4, lr}
 80068c4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80068c6:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80068ca:	b30b      	cbz	r3, 8006910 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80068cc:	2324      	movs	r3, #36	; 0x24
 80068ce:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 80068d2:	6822      	ldr	r2, [r4, #0]
 80068d4:	6813      	ldr	r3, [r2, #0]
 80068d6:	f023 0301 	bic.w	r3, r3, #1
 80068da:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80068de:	b9e3      	cbnz	r3, 800691a <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068e0:	4620      	mov	r0, r4
 80068e2:	f7ff fcc5 	bl	8006270 <UART_SetConfig>
 80068e6:	2801      	cmp	r0, #1
 80068e8:	d011      	beq.n	800690e <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068ea:	6822      	ldr	r2, [r4, #0]
 80068ec:	6853      	ldr	r3, [r2, #4]
 80068ee:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80068f2:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068f4:	6822      	ldr	r2, [r4, #0]
 80068f6:	6893      	ldr	r3, [r2, #8]
 80068f8:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80068fc:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80068fe:	6822      	ldr	r2, [r4, #0]
 8006900:	6813      	ldr	r3, [r2, #0]
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006908:	4620      	mov	r0, r4
 800690a:	f7ff ff74 	bl	80067f6 <UART_CheckIdleState>
}
 800690e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006910:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8006914:	f7fc fe64 	bl	80035e0 <HAL_UART_MspInit>
 8006918:	e7d8      	b.n	80068cc <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800691a:	4620      	mov	r0, r4
 800691c:	f7ff fe4e 	bl	80065bc <UART_AdvFeatureConfig>
 8006920:	e7de      	b.n	80068e0 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8006922:	2001      	movs	r0, #1
}
 8006924:	4770      	bx	lr
	...

08006928 <UART_Start_Receive_IT>:
{
 8006928:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 800692a:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 800692c:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8006930:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8006934:	2300      	movs	r3, #0
 8006936:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8006938:	6883      	ldr	r3, [r0, #8]
 800693a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800693e:	d006      	beq.n	800694e <UART_Start_Receive_IT+0x26>
 8006940:	b9a3      	cbnz	r3, 800696c <UART_Start_Receive_IT+0x44>
 8006942:	6903      	ldr	r3, [r0, #16]
 8006944:	b973      	cbnz	r3, 8006964 <UART_Start_Receive_IT+0x3c>
 8006946:	23ff      	movs	r3, #255	; 0xff
 8006948:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800694c:	e014      	b.n	8006978 <UART_Start_Receive_IT+0x50>
 800694e:	6903      	ldr	r3, [r0, #16]
 8006950:	b923      	cbnz	r3, 800695c <UART_Start_Receive_IT+0x34>
 8006952:	f240 13ff 	movw	r3, #511	; 0x1ff
 8006956:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800695a:	e00d      	b.n	8006978 <UART_Start_Receive_IT+0x50>
 800695c:	23ff      	movs	r3, #255	; 0xff
 800695e:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006962:	e009      	b.n	8006978 <UART_Start_Receive_IT+0x50>
 8006964:	237f      	movs	r3, #127	; 0x7f
 8006966:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800696a:	e005      	b.n	8006978 <UART_Start_Receive_IT+0x50>
 800696c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006970:	d02e      	beq.n	80069d0 <UART_Start_Receive_IT+0xa8>
 8006972:	2300      	movs	r3, #0
 8006974:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006978:	2300      	movs	r3, #0
 800697a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800697e:	2322      	movs	r3, #34	; 0x22
 8006980:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006984:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006986:	f101 0308 	add.w	r3, r1, #8
 800698a:	e853 3f00 	ldrex	r3, [r3]
 800698e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006992:	3108      	adds	r1, #8
 8006994:	e841 3400 	strex	r4, r3, [r1]
 8006998:	2c00      	cmp	r4, #0
 800699a:	d1f3      	bne.n	8006984 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800699c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800699e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069a2:	d01f      	beq.n	80069e4 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069a4:	6883      	ldr	r3, [r0, #8]
 80069a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069aa:	d043      	beq.n	8006a34 <UART_Start_Receive_IT+0x10c>
      huart->RxISR = UART_RxISR_8BIT;
 80069ac:	4b29      	ldr	r3, [pc, #164]	; (8006a54 <UART_Start_Receive_IT+0x12c>)
 80069ae:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80069b0:	6903      	ldr	r3, [r0, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d044      	beq.n	8006a40 <UART_Start_Receive_IT+0x118>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80069b6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b8:	e852 3f00 	ldrex	r3, [r2]
 80069bc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c0:	e842 3100 	strex	r1, r3, [r2]
 80069c4:	2900      	cmp	r1, #0
 80069c6:	d1f6      	bne.n	80069b6 <UART_Start_Receive_IT+0x8e>
}
 80069c8:	2000      	movs	r0, #0
 80069ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069ce:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80069d0:	6903      	ldr	r3, [r0, #16]
 80069d2:	b91b      	cbnz	r3, 80069dc <UART_Start_Receive_IT+0xb4>
 80069d4:	237f      	movs	r3, #127	; 0x7f
 80069d6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80069da:	e7cd      	b.n	8006978 <UART_Start_Receive_IT+0x50>
 80069dc:	233f      	movs	r3, #63	; 0x3f
 80069de:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80069e2:	e7c9      	b.n	8006978 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80069e4:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d8db      	bhi.n	80069a4 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ec:	6883      	ldr	r3, [r0, #8]
 80069ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069f2:	d019      	beq.n	8006a28 <UART_Start_Receive_IT+0x100>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80069f4:	4b18      	ldr	r3, [pc, #96]	; (8006a58 <UART_Start_Receive_IT+0x130>)
 80069f6:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80069f8:	6903      	ldr	r3, [r0, #16]
 80069fa:	b143      	cbz	r3, 8006a0e <UART_Start_Receive_IT+0xe6>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069fc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fe:	e852 3f00 	ldrex	r3, [r2]
 8006a02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a06:	e842 3100 	strex	r1, r3, [r2]
 8006a0a:	2900      	cmp	r1, #0
 8006a0c:	d1f6      	bne.n	80069fc <UART_Start_Receive_IT+0xd4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006a0e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a10:	f102 0308 	add.w	r3, r2, #8
 8006a14:	e853 3f00 	ldrex	r3, [r3]
 8006a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1c:	3208      	adds	r2, #8
 8006a1e:	e842 3100 	strex	r1, r3, [r2]
 8006a22:	2900      	cmp	r1, #0
 8006a24:	d1f3      	bne.n	8006a0e <UART_Start_Receive_IT+0xe6>
 8006a26:	e7cf      	b.n	80069c8 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a28:	6903      	ldr	r3, [r0, #16]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1e2      	bne.n	80069f4 <UART_Start_Receive_IT+0xcc>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006a2e:	4b0b      	ldr	r3, [pc, #44]	; (8006a5c <UART_Start_Receive_IT+0x134>)
 8006a30:	6743      	str	r3, [r0, #116]	; 0x74
 8006a32:	e7e1      	b.n	80069f8 <UART_Start_Receive_IT+0xd0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a34:	6903      	ldr	r3, [r0, #16]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1b8      	bne.n	80069ac <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8006a3a:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <UART_Start_Receive_IT+0x138>)
 8006a3c:	6743      	str	r3, [r0, #116]	; 0x74
 8006a3e:	e7b7      	b.n	80069b0 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006a40:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a42:	e852 3f00 	ldrex	r3, [r2]
 8006a46:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4a:	e842 3100 	strex	r1, r3, [r2]
 8006a4e:	2900      	cmp	r1, #0
 8006a50:	d1f6      	bne.n	8006a40 <UART_Start_Receive_IT+0x118>
 8006a52:	e7b9      	b.n	80069c8 <UART_Start_Receive_IT+0xa0>
 8006a54:	08005d29 	.word	0x08005d29
 8006a58:	08005edd 	.word	0x08005edd
 8006a5c:	080060a9 	.word	0x080060a9
 8006a60:	08005e05 	.word	0x08005e05

08006a64 <HAL_UART_Receive_IT>:
{
 8006a64:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a66:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8006a6a:	2b20      	cmp	r3, #32
 8006a6c:	d117      	bne.n	8006a9e <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8006a6e:	b1c1      	cbz	r1, 8006aa2 <HAL_UART_Receive_IT+0x3e>
 8006a70:	b1ca      	cbz	r2, 8006aa6 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a72:	2300      	movs	r3, #0
 8006a74:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a76:	6803      	ldr	r3, [r0, #0]
 8006a78:	4c0c      	ldr	r4, [pc, #48]	; (8006aac <HAL_UART_Receive_IT+0x48>)
 8006a7a:	42a3      	cmp	r3, r4
 8006a7c:	d00c      	beq.n	8006a98 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006a84:	d008      	beq.n	8006a98 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a86:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a88:	e854 3f00 	ldrex	r3, [r4]
 8006a8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	e844 3500 	strex	r5, r3, [r4]
 8006a94:	2d00      	cmp	r5, #0
 8006a96:	d1f6      	bne.n	8006a86 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8006a98:	f7ff ff46 	bl	8006928 <UART_Start_Receive_IT>
 8006a9c:	e000      	b.n	8006aa0 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 8006a9e:	2002      	movs	r0, #2
}
 8006aa0:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8006aa2:	2001      	movs	r0, #1
 8006aa4:	e7fc      	b.n	8006aa0 <HAL_UART_Receive_IT+0x3c>
 8006aa6:	2001      	movs	r0, #1
 8006aa8:	e7fa      	b.n	8006aa0 <HAL_UART_Receive_IT+0x3c>
 8006aaa:	bf00      	nop
 8006aac:	40008000 	.word	0x40008000

08006ab0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ab0:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006ab2:	b92b      	cbnz	r3, 8006ac0 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006aba:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8006abe:	4770      	bx	lr
{
 8006ac0:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ac2:	6803      	ldr	r3, [r0, #0]
 8006ac4:	689a      	ldr	r2, [r3, #8]
 8006ac6:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006aca:	6899      	ldr	r1, [r3, #8]
 8006acc:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ace:	4d09      	ldr	r5, [pc, #36]	; (8006af4 <UARTEx_SetNbDataToProcess+0x44>)
 8006ad0:	5c6b      	ldrb	r3, [r5, r1]
 8006ad2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ad4:	4c08      	ldr	r4, [pc, #32]	; (8006af8 <UARTEx_SetNbDataToProcess+0x48>)
 8006ad6:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ad8:	fb93 f3f1 	sdiv	r3, r3, r1
 8006adc:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ae0:	5cab      	ldrb	r3, [r5, r2]
 8006ae2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ae4:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ae6:	fb93 f3f2 	sdiv	r3, r3, r2
 8006aea:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8006aee:	bc30      	pop	{r4, r5}
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop
 8006af4:	0800af40 	.word	0x0800af40
 8006af8:	0800af38 	.word	0x0800af38

08006afc <HAL_UARTEx_WakeupCallback>:
}
 8006afc:	4770      	bx	lr

08006afe <HAL_UARTEx_RxFifoFullCallback>:
}
 8006afe:	4770      	bx	lr

08006b00 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8006b00:	4770      	bx	lr

08006b02 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006b02:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d018      	beq.n	8006b3c <HAL_UARTEx_DisableFifoMode+0x3a>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006b10:	2324      	movs	r3, #36	; 0x24
 8006b12:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b16:	6803      	ldr	r3, [r0, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006b1a:	6819      	ldr	r1, [r3, #0]
 8006b1c:	f021 0101 	bic.w	r1, r1, #1
 8006b20:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b22:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b26:	2300      	movs	r3, #0
 8006b28:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b2a:	6801      	ldr	r1, [r0, #0]
 8006b2c:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006b34:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8006b38:	4618      	mov	r0, r3
 8006b3a:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006b3c:	2002      	movs	r0, #2
}
 8006b3e:	4770      	bx	lr

08006b40 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006b40:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006b42:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d01d      	beq.n	8006b86 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006b52:	2324      	movs	r3, #36	; 0x24
 8006b54:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b58:	6803      	ldr	r3, [r0, #0]
 8006b5a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	f022 0201 	bic.w	r2, r2, #1
 8006b62:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b64:	6802      	ldr	r2, [r0, #0]
 8006b66:	6893      	ldr	r3, [r2, #8]
 8006b68:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006b6c:	4319      	orrs	r1, r3
 8006b6e:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006b70:	f7ff ff9e 	bl	8006ab0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006b78:	2320      	movs	r3, #32
 8006b7a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006b7e:	2000      	movs	r0, #0
 8006b80:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8006b84:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006b86:	2002      	movs	r0, #2
 8006b88:	e7fc      	b.n	8006b84 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006b8a <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006b8a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006b8c:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d01d      	beq.n	8006bd0 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006b94:	4604      	mov	r4, r0
 8006b96:	2301      	movs	r3, #1
 8006b98:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006b9c:	2324      	movs	r3, #36	; 0x24
 8006b9e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ba2:	6803      	ldr	r3, [r0, #0]
 8006ba4:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	f022 0201 	bic.w	r2, r2, #1
 8006bac:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006bae:	6802      	ldr	r2, [r0, #0]
 8006bb0:	6893      	ldr	r3, [r2, #8]
 8006bb2:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8006bb6:	4319      	orrs	r1, r3
 8006bb8:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006bba:	f7ff ff79 	bl	8006ab0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006bc2:	2320      	movs	r3, #32
 8006bc4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006bc8:	2000      	movs	r0, #0
 8006bca:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8006bce:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006bd0:	2002      	movs	r0, #2
 8006bd2:	e7fc      	b.n	8006bce <HAL_UARTEx_SetRxFifoThreshold+0x44>

08006bd4 <__assert_func>:
 8006bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006bd6:	4614      	mov	r4, r2
 8006bd8:	461a      	mov	r2, r3
 8006bda:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <__assert_func+0x2c>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4605      	mov	r5, r0
 8006be0:	68d8      	ldr	r0, [r3, #12]
 8006be2:	b14c      	cbz	r4, 8006bf8 <__assert_func+0x24>
 8006be4:	4b07      	ldr	r3, [pc, #28]	; (8006c04 <__assert_func+0x30>)
 8006be6:	9100      	str	r1, [sp, #0]
 8006be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006bec:	4906      	ldr	r1, [pc, #24]	; (8006c08 <__assert_func+0x34>)
 8006bee:	462b      	mov	r3, r5
 8006bf0:	f000 f814 	bl	8006c1c <fiprintf>
 8006bf4:	f001 f958 	bl	8007ea8 <abort>
 8006bf8:	4b04      	ldr	r3, [pc, #16]	; (8006c0c <__assert_func+0x38>)
 8006bfa:	461c      	mov	r4, r3
 8006bfc:	e7f3      	b.n	8006be6 <__assert_func+0x12>
 8006bfe:	bf00      	nop
 8006c00:	20000010 	.word	0x20000010
 8006c04:	0800af48 	.word	0x0800af48
 8006c08:	0800af55 	.word	0x0800af55
 8006c0c:	0800af83 	.word	0x0800af83

08006c10 <__errno>:
 8006c10:	4b01      	ldr	r3, [pc, #4]	; (8006c18 <__errno+0x8>)
 8006c12:	6818      	ldr	r0, [r3, #0]
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop
 8006c18:	20000010 	.word	0x20000010

08006c1c <fiprintf>:
 8006c1c:	b40e      	push	{r1, r2, r3}
 8006c1e:	b503      	push	{r0, r1, lr}
 8006c20:	4601      	mov	r1, r0
 8006c22:	ab03      	add	r3, sp, #12
 8006c24:	4805      	ldr	r0, [pc, #20]	; (8006c3c <fiprintf+0x20>)
 8006c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c2a:	6800      	ldr	r0, [r0, #0]
 8006c2c:	9301      	str	r3, [sp, #4]
 8006c2e:	f000 f90f 	bl	8006e50 <_vfiprintf_r>
 8006c32:	b002      	add	sp, #8
 8006c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c38:	b003      	add	sp, #12
 8006c3a:	4770      	bx	lr
 8006c3c:	20000010 	.word	0x20000010

08006c40 <__libc_init_array>:
 8006c40:	b570      	push	{r4, r5, r6, lr}
 8006c42:	4d0d      	ldr	r5, [pc, #52]	; (8006c78 <__libc_init_array+0x38>)
 8006c44:	4c0d      	ldr	r4, [pc, #52]	; (8006c7c <__libc_init_array+0x3c>)
 8006c46:	1b64      	subs	r4, r4, r5
 8006c48:	10a4      	asrs	r4, r4, #2
 8006c4a:	2600      	movs	r6, #0
 8006c4c:	42a6      	cmp	r6, r4
 8006c4e:	d109      	bne.n	8006c64 <__libc_init_array+0x24>
 8006c50:	4d0b      	ldr	r5, [pc, #44]	; (8006c80 <__libc_init_array+0x40>)
 8006c52:	4c0c      	ldr	r4, [pc, #48]	; (8006c84 <__libc_init_array+0x44>)
 8006c54:	f003 f8fa 	bl	8009e4c <_init>
 8006c58:	1b64      	subs	r4, r4, r5
 8006c5a:	10a4      	asrs	r4, r4, #2
 8006c5c:	2600      	movs	r6, #0
 8006c5e:	42a6      	cmp	r6, r4
 8006c60:	d105      	bne.n	8006c6e <__libc_init_array+0x2e>
 8006c62:	bd70      	pop	{r4, r5, r6, pc}
 8006c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c68:	4798      	blx	r3
 8006c6a:	3601      	adds	r6, #1
 8006c6c:	e7ee      	b.n	8006c4c <__libc_init_array+0xc>
 8006c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c72:	4798      	blx	r3
 8006c74:	3601      	adds	r6, #1
 8006c76:	e7f2      	b.n	8006c5e <__libc_init_array+0x1e>
 8006c78:	0800b400 	.word	0x0800b400
 8006c7c:	0800b400 	.word	0x0800b400
 8006c80:	0800b400 	.word	0x0800b400
 8006c84:	0800b404 	.word	0x0800b404

08006c88 <malloc>:
 8006c88:	4b02      	ldr	r3, [pc, #8]	; (8006c94 <malloc+0xc>)
 8006c8a:	4601      	mov	r1, r0
 8006c8c:	6818      	ldr	r0, [r3, #0]
 8006c8e:	f000 b85b 	b.w	8006d48 <_malloc_r>
 8006c92:	bf00      	nop
 8006c94:	20000010 	.word	0x20000010

08006c98 <memset>:
 8006c98:	4402      	add	r2, r0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d100      	bne.n	8006ca2 <memset+0xa>
 8006ca0:	4770      	bx	lr
 8006ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ca6:	e7f9      	b.n	8006c9c <memset+0x4>

08006ca8 <_free_r>:
 8006ca8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006caa:	2900      	cmp	r1, #0
 8006cac:	d048      	beq.n	8006d40 <_free_r+0x98>
 8006cae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cb2:	9001      	str	r0, [sp, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f1a1 0404 	sub.w	r4, r1, #4
 8006cba:	bfb8      	it	lt
 8006cbc:	18e4      	addlt	r4, r4, r3
 8006cbe:	f002 f9a5 	bl	800900c <__malloc_lock>
 8006cc2:	4a20      	ldr	r2, [pc, #128]	; (8006d44 <_free_r+0x9c>)
 8006cc4:	9801      	ldr	r0, [sp, #4]
 8006cc6:	6813      	ldr	r3, [r2, #0]
 8006cc8:	4615      	mov	r5, r2
 8006cca:	b933      	cbnz	r3, 8006cda <_free_r+0x32>
 8006ccc:	6063      	str	r3, [r4, #4]
 8006cce:	6014      	str	r4, [r2, #0]
 8006cd0:	b003      	add	sp, #12
 8006cd2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cd6:	f002 b99f 	b.w	8009018 <__malloc_unlock>
 8006cda:	42a3      	cmp	r3, r4
 8006cdc:	d90b      	bls.n	8006cf6 <_free_r+0x4e>
 8006cde:	6821      	ldr	r1, [r4, #0]
 8006ce0:	1862      	adds	r2, r4, r1
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	bf04      	itt	eq
 8006ce6:	681a      	ldreq	r2, [r3, #0]
 8006ce8:	685b      	ldreq	r3, [r3, #4]
 8006cea:	6063      	str	r3, [r4, #4]
 8006cec:	bf04      	itt	eq
 8006cee:	1852      	addeq	r2, r2, r1
 8006cf0:	6022      	streq	r2, [r4, #0]
 8006cf2:	602c      	str	r4, [r5, #0]
 8006cf4:	e7ec      	b.n	8006cd0 <_free_r+0x28>
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	b10b      	cbz	r3, 8006d00 <_free_r+0x58>
 8006cfc:	42a3      	cmp	r3, r4
 8006cfe:	d9fa      	bls.n	8006cf6 <_free_r+0x4e>
 8006d00:	6811      	ldr	r1, [r2, #0]
 8006d02:	1855      	adds	r5, r2, r1
 8006d04:	42a5      	cmp	r5, r4
 8006d06:	d10b      	bne.n	8006d20 <_free_r+0x78>
 8006d08:	6824      	ldr	r4, [r4, #0]
 8006d0a:	4421      	add	r1, r4
 8006d0c:	1854      	adds	r4, r2, r1
 8006d0e:	42a3      	cmp	r3, r4
 8006d10:	6011      	str	r1, [r2, #0]
 8006d12:	d1dd      	bne.n	8006cd0 <_free_r+0x28>
 8006d14:	681c      	ldr	r4, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	6053      	str	r3, [r2, #4]
 8006d1a:	4421      	add	r1, r4
 8006d1c:	6011      	str	r1, [r2, #0]
 8006d1e:	e7d7      	b.n	8006cd0 <_free_r+0x28>
 8006d20:	d902      	bls.n	8006d28 <_free_r+0x80>
 8006d22:	230c      	movs	r3, #12
 8006d24:	6003      	str	r3, [r0, #0]
 8006d26:	e7d3      	b.n	8006cd0 <_free_r+0x28>
 8006d28:	6825      	ldr	r5, [r4, #0]
 8006d2a:	1961      	adds	r1, r4, r5
 8006d2c:	428b      	cmp	r3, r1
 8006d2e:	bf04      	itt	eq
 8006d30:	6819      	ldreq	r1, [r3, #0]
 8006d32:	685b      	ldreq	r3, [r3, #4]
 8006d34:	6063      	str	r3, [r4, #4]
 8006d36:	bf04      	itt	eq
 8006d38:	1949      	addeq	r1, r1, r5
 8006d3a:	6021      	streq	r1, [r4, #0]
 8006d3c:	6054      	str	r4, [r2, #4]
 8006d3e:	e7c7      	b.n	8006cd0 <_free_r+0x28>
 8006d40:	b003      	add	sp, #12
 8006d42:	bd30      	pop	{r4, r5, pc}
 8006d44:	20000734 	.word	0x20000734

08006d48 <_malloc_r>:
 8006d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d4a:	1ccd      	adds	r5, r1, #3
 8006d4c:	f025 0503 	bic.w	r5, r5, #3
 8006d50:	3508      	adds	r5, #8
 8006d52:	2d0c      	cmp	r5, #12
 8006d54:	bf38      	it	cc
 8006d56:	250c      	movcc	r5, #12
 8006d58:	2d00      	cmp	r5, #0
 8006d5a:	4606      	mov	r6, r0
 8006d5c:	db01      	blt.n	8006d62 <_malloc_r+0x1a>
 8006d5e:	42a9      	cmp	r1, r5
 8006d60:	d903      	bls.n	8006d6a <_malloc_r+0x22>
 8006d62:	230c      	movs	r3, #12
 8006d64:	6033      	str	r3, [r6, #0]
 8006d66:	2000      	movs	r0, #0
 8006d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d6a:	f002 f94f 	bl	800900c <__malloc_lock>
 8006d6e:	4921      	ldr	r1, [pc, #132]	; (8006df4 <_malloc_r+0xac>)
 8006d70:	680a      	ldr	r2, [r1, #0]
 8006d72:	4614      	mov	r4, r2
 8006d74:	b99c      	cbnz	r4, 8006d9e <_malloc_r+0x56>
 8006d76:	4f20      	ldr	r7, [pc, #128]	; (8006df8 <_malloc_r+0xb0>)
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	b923      	cbnz	r3, 8006d86 <_malloc_r+0x3e>
 8006d7c:	4621      	mov	r1, r4
 8006d7e:	4630      	mov	r0, r6
 8006d80:	f000 fefc 	bl	8007b7c <_sbrk_r>
 8006d84:	6038      	str	r0, [r7, #0]
 8006d86:	4629      	mov	r1, r5
 8006d88:	4630      	mov	r0, r6
 8006d8a:	f000 fef7 	bl	8007b7c <_sbrk_r>
 8006d8e:	1c43      	adds	r3, r0, #1
 8006d90:	d123      	bne.n	8006dda <_malloc_r+0x92>
 8006d92:	230c      	movs	r3, #12
 8006d94:	6033      	str	r3, [r6, #0]
 8006d96:	4630      	mov	r0, r6
 8006d98:	f002 f93e 	bl	8009018 <__malloc_unlock>
 8006d9c:	e7e3      	b.n	8006d66 <_malloc_r+0x1e>
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	1b5b      	subs	r3, r3, r5
 8006da2:	d417      	bmi.n	8006dd4 <_malloc_r+0x8c>
 8006da4:	2b0b      	cmp	r3, #11
 8006da6:	d903      	bls.n	8006db0 <_malloc_r+0x68>
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	441c      	add	r4, r3
 8006dac:	6025      	str	r5, [r4, #0]
 8006dae:	e004      	b.n	8006dba <_malloc_r+0x72>
 8006db0:	6863      	ldr	r3, [r4, #4]
 8006db2:	42a2      	cmp	r2, r4
 8006db4:	bf0c      	ite	eq
 8006db6:	600b      	streq	r3, [r1, #0]
 8006db8:	6053      	strne	r3, [r2, #4]
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f002 f92c 	bl	8009018 <__malloc_unlock>
 8006dc0:	f104 000b 	add.w	r0, r4, #11
 8006dc4:	1d23      	adds	r3, r4, #4
 8006dc6:	f020 0007 	bic.w	r0, r0, #7
 8006dca:	1ac2      	subs	r2, r0, r3
 8006dcc:	d0cc      	beq.n	8006d68 <_malloc_r+0x20>
 8006dce:	1a1b      	subs	r3, r3, r0
 8006dd0:	50a3      	str	r3, [r4, r2]
 8006dd2:	e7c9      	b.n	8006d68 <_malloc_r+0x20>
 8006dd4:	4622      	mov	r2, r4
 8006dd6:	6864      	ldr	r4, [r4, #4]
 8006dd8:	e7cc      	b.n	8006d74 <_malloc_r+0x2c>
 8006dda:	1cc4      	adds	r4, r0, #3
 8006ddc:	f024 0403 	bic.w	r4, r4, #3
 8006de0:	42a0      	cmp	r0, r4
 8006de2:	d0e3      	beq.n	8006dac <_malloc_r+0x64>
 8006de4:	1a21      	subs	r1, r4, r0
 8006de6:	4630      	mov	r0, r6
 8006de8:	f000 fec8 	bl	8007b7c <_sbrk_r>
 8006dec:	3001      	adds	r0, #1
 8006dee:	d1dd      	bne.n	8006dac <_malloc_r+0x64>
 8006df0:	e7cf      	b.n	8006d92 <_malloc_r+0x4a>
 8006df2:	bf00      	nop
 8006df4:	20000734 	.word	0x20000734
 8006df8:	20000738 	.word	0x20000738

08006dfc <__sfputc_r>:
 8006dfc:	6893      	ldr	r3, [r2, #8]
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	b410      	push	{r4}
 8006e04:	6093      	str	r3, [r2, #8]
 8006e06:	da08      	bge.n	8006e1a <__sfputc_r+0x1e>
 8006e08:	6994      	ldr	r4, [r2, #24]
 8006e0a:	42a3      	cmp	r3, r4
 8006e0c:	db01      	blt.n	8006e12 <__sfputc_r+0x16>
 8006e0e:	290a      	cmp	r1, #10
 8006e10:	d103      	bne.n	8006e1a <__sfputc_r+0x1e>
 8006e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e16:	f000 bf87 	b.w	8007d28 <__swbuf_r>
 8006e1a:	6813      	ldr	r3, [r2, #0]
 8006e1c:	1c58      	adds	r0, r3, #1
 8006e1e:	6010      	str	r0, [r2, #0]
 8006e20:	7019      	strb	r1, [r3, #0]
 8006e22:	4608      	mov	r0, r1
 8006e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <__sfputs_r>:
 8006e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e2c:	4606      	mov	r6, r0
 8006e2e:	460f      	mov	r7, r1
 8006e30:	4614      	mov	r4, r2
 8006e32:	18d5      	adds	r5, r2, r3
 8006e34:	42ac      	cmp	r4, r5
 8006e36:	d101      	bne.n	8006e3c <__sfputs_r+0x12>
 8006e38:	2000      	movs	r0, #0
 8006e3a:	e007      	b.n	8006e4c <__sfputs_r+0x22>
 8006e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e40:	463a      	mov	r2, r7
 8006e42:	4630      	mov	r0, r6
 8006e44:	f7ff ffda 	bl	8006dfc <__sfputc_r>
 8006e48:	1c43      	adds	r3, r0, #1
 8006e4a:	d1f3      	bne.n	8006e34 <__sfputs_r+0xa>
 8006e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e50 <_vfiprintf_r>:
 8006e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e54:	460d      	mov	r5, r1
 8006e56:	b09d      	sub	sp, #116	; 0x74
 8006e58:	4614      	mov	r4, r2
 8006e5a:	4698      	mov	r8, r3
 8006e5c:	4606      	mov	r6, r0
 8006e5e:	b118      	cbz	r0, 8006e68 <_vfiprintf_r+0x18>
 8006e60:	6983      	ldr	r3, [r0, #24]
 8006e62:	b90b      	cbnz	r3, 8006e68 <_vfiprintf_r+0x18>
 8006e64:	f001 ffba 	bl	8008ddc <__sinit>
 8006e68:	4b89      	ldr	r3, [pc, #548]	; (8007090 <_vfiprintf_r+0x240>)
 8006e6a:	429d      	cmp	r5, r3
 8006e6c:	d11b      	bne.n	8006ea6 <_vfiprintf_r+0x56>
 8006e6e:	6875      	ldr	r5, [r6, #4]
 8006e70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e72:	07d9      	lsls	r1, r3, #31
 8006e74:	d405      	bmi.n	8006e82 <_vfiprintf_r+0x32>
 8006e76:	89ab      	ldrh	r3, [r5, #12]
 8006e78:	059a      	lsls	r2, r3, #22
 8006e7a:	d402      	bmi.n	8006e82 <_vfiprintf_r+0x32>
 8006e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e7e:	f002 f850 	bl	8008f22 <__retarget_lock_acquire_recursive>
 8006e82:	89ab      	ldrh	r3, [r5, #12]
 8006e84:	071b      	lsls	r3, r3, #28
 8006e86:	d501      	bpl.n	8006e8c <_vfiprintf_r+0x3c>
 8006e88:	692b      	ldr	r3, [r5, #16]
 8006e8a:	b9eb      	cbnz	r3, 8006ec8 <_vfiprintf_r+0x78>
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f000 ff9c 	bl	8007dcc <__swsetup_r>
 8006e94:	b1c0      	cbz	r0, 8006ec8 <_vfiprintf_r+0x78>
 8006e96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e98:	07dc      	lsls	r4, r3, #31
 8006e9a:	d50e      	bpl.n	8006eba <_vfiprintf_r+0x6a>
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	b01d      	add	sp, #116	; 0x74
 8006ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea6:	4b7b      	ldr	r3, [pc, #492]	; (8007094 <_vfiprintf_r+0x244>)
 8006ea8:	429d      	cmp	r5, r3
 8006eaa:	d101      	bne.n	8006eb0 <_vfiprintf_r+0x60>
 8006eac:	68b5      	ldr	r5, [r6, #8]
 8006eae:	e7df      	b.n	8006e70 <_vfiprintf_r+0x20>
 8006eb0:	4b79      	ldr	r3, [pc, #484]	; (8007098 <_vfiprintf_r+0x248>)
 8006eb2:	429d      	cmp	r5, r3
 8006eb4:	bf08      	it	eq
 8006eb6:	68f5      	ldreq	r5, [r6, #12]
 8006eb8:	e7da      	b.n	8006e70 <_vfiprintf_r+0x20>
 8006eba:	89ab      	ldrh	r3, [r5, #12]
 8006ebc:	0598      	lsls	r0, r3, #22
 8006ebe:	d4ed      	bmi.n	8006e9c <_vfiprintf_r+0x4c>
 8006ec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ec2:	f002 f82f 	bl	8008f24 <__retarget_lock_release_recursive>
 8006ec6:	e7e9      	b.n	8006e9c <_vfiprintf_r+0x4c>
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9309      	str	r3, [sp, #36]	; 0x24
 8006ecc:	2320      	movs	r3, #32
 8006ece:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ed2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ed6:	2330      	movs	r3, #48	; 0x30
 8006ed8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800709c <_vfiprintf_r+0x24c>
 8006edc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ee0:	f04f 0901 	mov.w	r9, #1
 8006ee4:	4623      	mov	r3, r4
 8006ee6:	469a      	mov	sl, r3
 8006ee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006eec:	b10a      	cbz	r2, 8006ef2 <_vfiprintf_r+0xa2>
 8006eee:	2a25      	cmp	r2, #37	; 0x25
 8006ef0:	d1f9      	bne.n	8006ee6 <_vfiprintf_r+0x96>
 8006ef2:	ebba 0b04 	subs.w	fp, sl, r4
 8006ef6:	d00b      	beq.n	8006f10 <_vfiprintf_r+0xc0>
 8006ef8:	465b      	mov	r3, fp
 8006efa:	4622      	mov	r2, r4
 8006efc:	4629      	mov	r1, r5
 8006efe:	4630      	mov	r0, r6
 8006f00:	f7ff ff93 	bl	8006e2a <__sfputs_r>
 8006f04:	3001      	adds	r0, #1
 8006f06:	f000 80aa 	beq.w	800705e <_vfiprintf_r+0x20e>
 8006f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f0c:	445a      	add	r2, fp
 8006f0e:	9209      	str	r2, [sp, #36]	; 0x24
 8006f10:	f89a 3000 	ldrb.w	r3, [sl]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 80a2 	beq.w	800705e <_vfiprintf_r+0x20e>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006f20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f24:	f10a 0a01 	add.w	sl, sl, #1
 8006f28:	9304      	str	r3, [sp, #16]
 8006f2a:	9307      	str	r3, [sp, #28]
 8006f2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f30:	931a      	str	r3, [sp, #104]	; 0x68
 8006f32:	4654      	mov	r4, sl
 8006f34:	2205      	movs	r2, #5
 8006f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f3a:	4858      	ldr	r0, [pc, #352]	; (800709c <_vfiprintf_r+0x24c>)
 8006f3c:	f7fa f888 	bl	8001050 <memchr>
 8006f40:	9a04      	ldr	r2, [sp, #16]
 8006f42:	b9d8      	cbnz	r0, 8006f7c <_vfiprintf_r+0x12c>
 8006f44:	06d1      	lsls	r1, r2, #27
 8006f46:	bf44      	itt	mi
 8006f48:	2320      	movmi	r3, #32
 8006f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f4e:	0713      	lsls	r3, r2, #28
 8006f50:	bf44      	itt	mi
 8006f52:	232b      	movmi	r3, #43	; 0x2b
 8006f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f58:	f89a 3000 	ldrb.w	r3, [sl]
 8006f5c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f5e:	d015      	beq.n	8006f8c <_vfiprintf_r+0x13c>
 8006f60:	9a07      	ldr	r2, [sp, #28]
 8006f62:	4654      	mov	r4, sl
 8006f64:	2000      	movs	r0, #0
 8006f66:	f04f 0c0a 	mov.w	ip, #10
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f70:	3b30      	subs	r3, #48	; 0x30
 8006f72:	2b09      	cmp	r3, #9
 8006f74:	d94e      	bls.n	8007014 <_vfiprintf_r+0x1c4>
 8006f76:	b1b0      	cbz	r0, 8006fa6 <_vfiprintf_r+0x156>
 8006f78:	9207      	str	r2, [sp, #28]
 8006f7a:	e014      	b.n	8006fa6 <_vfiprintf_r+0x156>
 8006f7c:	eba0 0308 	sub.w	r3, r0, r8
 8006f80:	fa09 f303 	lsl.w	r3, r9, r3
 8006f84:	4313      	orrs	r3, r2
 8006f86:	9304      	str	r3, [sp, #16]
 8006f88:	46a2      	mov	sl, r4
 8006f8a:	e7d2      	b.n	8006f32 <_vfiprintf_r+0xe2>
 8006f8c:	9b03      	ldr	r3, [sp, #12]
 8006f8e:	1d19      	adds	r1, r3, #4
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	9103      	str	r1, [sp, #12]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	bfbb      	ittet	lt
 8006f98:	425b      	neglt	r3, r3
 8006f9a:	f042 0202 	orrlt.w	r2, r2, #2
 8006f9e:	9307      	strge	r3, [sp, #28]
 8006fa0:	9307      	strlt	r3, [sp, #28]
 8006fa2:	bfb8      	it	lt
 8006fa4:	9204      	strlt	r2, [sp, #16]
 8006fa6:	7823      	ldrb	r3, [r4, #0]
 8006fa8:	2b2e      	cmp	r3, #46	; 0x2e
 8006faa:	d10c      	bne.n	8006fc6 <_vfiprintf_r+0x176>
 8006fac:	7863      	ldrb	r3, [r4, #1]
 8006fae:	2b2a      	cmp	r3, #42	; 0x2a
 8006fb0:	d135      	bne.n	800701e <_vfiprintf_r+0x1ce>
 8006fb2:	9b03      	ldr	r3, [sp, #12]
 8006fb4:	1d1a      	adds	r2, r3, #4
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	9203      	str	r2, [sp, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	bfb8      	it	lt
 8006fbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8006fc2:	3402      	adds	r4, #2
 8006fc4:	9305      	str	r3, [sp, #20]
 8006fc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80070ac <_vfiprintf_r+0x25c>
 8006fca:	7821      	ldrb	r1, [r4, #0]
 8006fcc:	2203      	movs	r2, #3
 8006fce:	4650      	mov	r0, sl
 8006fd0:	f7fa f83e 	bl	8001050 <memchr>
 8006fd4:	b140      	cbz	r0, 8006fe8 <_vfiprintf_r+0x198>
 8006fd6:	2340      	movs	r3, #64	; 0x40
 8006fd8:	eba0 000a 	sub.w	r0, r0, sl
 8006fdc:	fa03 f000 	lsl.w	r0, r3, r0
 8006fe0:	9b04      	ldr	r3, [sp, #16]
 8006fe2:	4303      	orrs	r3, r0
 8006fe4:	3401      	adds	r4, #1
 8006fe6:	9304      	str	r3, [sp, #16]
 8006fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fec:	482c      	ldr	r0, [pc, #176]	; (80070a0 <_vfiprintf_r+0x250>)
 8006fee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ff2:	2206      	movs	r2, #6
 8006ff4:	f7fa f82c 	bl	8001050 <memchr>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d03f      	beq.n	800707c <_vfiprintf_r+0x22c>
 8006ffc:	4b29      	ldr	r3, [pc, #164]	; (80070a4 <_vfiprintf_r+0x254>)
 8006ffe:	bb1b      	cbnz	r3, 8007048 <_vfiprintf_r+0x1f8>
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	3307      	adds	r3, #7
 8007004:	f023 0307 	bic.w	r3, r3, #7
 8007008:	3308      	adds	r3, #8
 800700a:	9303      	str	r3, [sp, #12]
 800700c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800700e:	443b      	add	r3, r7
 8007010:	9309      	str	r3, [sp, #36]	; 0x24
 8007012:	e767      	b.n	8006ee4 <_vfiprintf_r+0x94>
 8007014:	fb0c 3202 	mla	r2, ip, r2, r3
 8007018:	460c      	mov	r4, r1
 800701a:	2001      	movs	r0, #1
 800701c:	e7a5      	b.n	8006f6a <_vfiprintf_r+0x11a>
 800701e:	2300      	movs	r3, #0
 8007020:	3401      	adds	r4, #1
 8007022:	9305      	str	r3, [sp, #20]
 8007024:	4619      	mov	r1, r3
 8007026:	f04f 0c0a 	mov.w	ip, #10
 800702a:	4620      	mov	r0, r4
 800702c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007030:	3a30      	subs	r2, #48	; 0x30
 8007032:	2a09      	cmp	r2, #9
 8007034:	d903      	bls.n	800703e <_vfiprintf_r+0x1ee>
 8007036:	2b00      	cmp	r3, #0
 8007038:	d0c5      	beq.n	8006fc6 <_vfiprintf_r+0x176>
 800703a:	9105      	str	r1, [sp, #20]
 800703c:	e7c3      	b.n	8006fc6 <_vfiprintf_r+0x176>
 800703e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007042:	4604      	mov	r4, r0
 8007044:	2301      	movs	r3, #1
 8007046:	e7f0      	b.n	800702a <_vfiprintf_r+0x1da>
 8007048:	ab03      	add	r3, sp, #12
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	462a      	mov	r2, r5
 800704e:	4b16      	ldr	r3, [pc, #88]	; (80070a8 <_vfiprintf_r+0x258>)
 8007050:	a904      	add	r1, sp, #16
 8007052:	4630      	mov	r0, r6
 8007054:	f000 f8cc 	bl	80071f0 <_printf_float>
 8007058:	4607      	mov	r7, r0
 800705a:	1c78      	adds	r0, r7, #1
 800705c:	d1d6      	bne.n	800700c <_vfiprintf_r+0x1bc>
 800705e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007060:	07d9      	lsls	r1, r3, #31
 8007062:	d405      	bmi.n	8007070 <_vfiprintf_r+0x220>
 8007064:	89ab      	ldrh	r3, [r5, #12]
 8007066:	059a      	lsls	r2, r3, #22
 8007068:	d402      	bmi.n	8007070 <_vfiprintf_r+0x220>
 800706a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800706c:	f001 ff5a 	bl	8008f24 <__retarget_lock_release_recursive>
 8007070:	89ab      	ldrh	r3, [r5, #12]
 8007072:	065b      	lsls	r3, r3, #25
 8007074:	f53f af12 	bmi.w	8006e9c <_vfiprintf_r+0x4c>
 8007078:	9809      	ldr	r0, [sp, #36]	; 0x24
 800707a:	e711      	b.n	8006ea0 <_vfiprintf_r+0x50>
 800707c:	ab03      	add	r3, sp, #12
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	462a      	mov	r2, r5
 8007082:	4b09      	ldr	r3, [pc, #36]	; (80070a8 <_vfiprintf_r+0x258>)
 8007084:	a904      	add	r1, sp, #16
 8007086:	4630      	mov	r0, r6
 8007088:	f000 fb56 	bl	8007738 <_printf_i>
 800708c:	e7e4      	b.n	8007058 <_vfiprintf_r+0x208>
 800708e:	bf00      	nop
 8007090:	0800b0e0 	.word	0x0800b0e0
 8007094:	0800b100 	.word	0x0800b100
 8007098:	0800b0c0 	.word	0x0800b0c0
 800709c:	0800af88 	.word	0x0800af88
 80070a0:	0800af92 	.word	0x0800af92
 80070a4:	080071f1 	.word	0x080071f1
 80070a8:	08006e2b 	.word	0x08006e2b
 80070ac:	0800af8e 	.word	0x0800af8e

080070b0 <__cvt>:
 80070b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070b4:	ec55 4b10 	vmov	r4, r5, d0
 80070b8:	2d00      	cmp	r5, #0
 80070ba:	460e      	mov	r6, r1
 80070bc:	4619      	mov	r1, r3
 80070be:	462b      	mov	r3, r5
 80070c0:	bfbb      	ittet	lt
 80070c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80070c6:	461d      	movlt	r5, r3
 80070c8:	2300      	movge	r3, #0
 80070ca:	232d      	movlt	r3, #45	; 0x2d
 80070cc:	700b      	strb	r3, [r1, #0]
 80070ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070d4:	4691      	mov	r9, r2
 80070d6:	f023 0820 	bic.w	r8, r3, #32
 80070da:	bfbc      	itt	lt
 80070dc:	4622      	movlt	r2, r4
 80070de:	4614      	movlt	r4, r2
 80070e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070e4:	d005      	beq.n	80070f2 <__cvt+0x42>
 80070e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80070ea:	d100      	bne.n	80070ee <__cvt+0x3e>
 80070ec:	3601      	adds	r6, #1
 80070ee:	2102      	movs	r1, #2
 80070f0:	e000      	b.n	80070f4 <__cvt+0x44>
 80070f2:	2103      	movs	r1, #3
 80070f4:	ab03      	add	r3, sp, #12
 80070f6:	9301      	str	r3, [sp, #4]
 80070f8:	ab02      	add	r3, sp, #8
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	ec45 4b10 	vmov	d0, r4, r5
 8007100:	4653      	mov	r3, sl
 8007102:	4632      	mov	r2, r6
 8007104:	f000 ff64 	bl	8007fd0 <_dtoa_r>
 8007108:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800710c:	4607      	mov	r7, r0
 800710e:	d102      	bne.n	8007116 <__cvt+0x66>
 8007110:	f019 0f01 	tst.w	r9, #1
 8007114:	d022      	beq.n	800715c <__cvt+0xac>
 8007116:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800711a:	eb07 0906 	add.w	r9, r7, r6
 800711e:	d110      	bne.n	8007142 <__cvt+0x92>
 8007120:	783b      	ldrb	r3, [r7, #0]
 8007122:	2b30      	cmp	r3, #48	; 0x30
 8007124:	d10a      	bne.n	800713c <__cvt+0x8c>
 8007126:	2200      	movs	r2, #0
 8007128:	2300      	movs	r3, #0
 800712a:	4620      	mov	r0, r4
 800712c:	4629      	mov	r1, r5
 800712e:	f7fa fc03 	bl	8001938 <__aeabi_dcmpeq>
 8007132:	b918      	cbnz	r0, 800713c <__cvt+0x8c>
 8007134:	f1c6 0601 	rsb	r6, r6, #1
 8007138:	f8ca 6000 	str.w	r6, [sl]
 800713c:	f8da 3000 	ldr.w	r3, [sl]
 8007140:	4499      	add	r9, r3
 8007142:	2200      	movs	r2, #0
 8007144:	2300      	movs	r3, #0
 8007146:	4620      	mov	r0, r4
 8007148:	4629      	mov	r1, r5
 800714a:	f7fa fbf5 	bl	8001938 <__aeabi_dcmpeq>
 800714e:	b108      	cbz	r0, 8007154 <__cvt+0xa4>
 8007150:	f8cd 900c 	str.w	r9, [sp, #12]
 8007154:	2230      	movs	r2, #48	; 0x30
 8007156:	9b03      	ldr	r3, [sp, #12]
 8007158:	454b      	cmp	r3, r9
 800715a:	d307      	bcc.n	800716c <__cvt+0xbc>
 800715c:	9b03      	ldr	r3, [sp, #12]
 800715e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007160:	1bdb      	subs	r3, r3, r7
 8007162:	4638      	mov	r0, r7
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	b004      	add	sp, #16
 8007168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800716c:	1c59      	adds	r1, r3, #1
 800716e:	9103      	str	r1, [sp, #12]
 8007170:	701a      	strb	r2, [r3, #0]
 8007172:	e7f0      	b.n	8007156 <__cvt+0xa6>

08007174 <__exponent>:
 8007174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007176:	4603      	mov	r3, r0
 8007178:	2900      	cmp	r1, #0
 800717a:	bfb8      	it	lt
 800717c:	4249      	neglt	r1, r1
 800717e:	f803 2b02 	strb.w	r2, [r3], #2
 8007182:	bfb4      	ite	lt
 8007184:	222d      	movlt	r2, #45	; 0x2d
 8007186:	222b      	movge	r2, #43	; 0x2b
 8007188:	2909      	cmp	r1, #9
 800718a:	7042      	strb	r2, [r0, #1]
 800718c:	dd2a      	ble.n	80071e4 <__exponent+0x70>
 800718e:	f10d 0407 	add.w	r4, sp, #7
 8007192:	46a4      	mov	ip, r4
 8007194:	270a      	movs	r7, #10
 8007196:	46a6      	mov	lr, r4
 8007198:	460a      	mov	r2, r1
 800719a:	fb91 f6f7 	sdiv	r6, r1, r7
 800719e:	fb07 1516 	mls	r5, r7, r6, r1
 80071a2:	3530      	adds	r5, #48	; 0x30
 80071a4:	2a63      	cmp	r2, #99	; 0x63
 80071a6:	f104 34ff 	add.w	r4, r4, #4294967295
 80071aa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80071ae:	4631      	mov	r1, r6
 80071b0:	dcf1      	bgt.n	8007196 <__exponent+0x22>
 80071b2:	3130      	adds	r1, #48	; 0x30
 80071b4:	f1ae 0502 	sub.w	r5, lr, #2
 80071b8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80071bc:	1c44      	adds	r4, r0, #1
 80071be:	4629      	mov	r1, r5
 80071c0:	4561      	cmp	r1, ip
 80071c2:	d30a      	bcc.n	80071da <__exponent+0x66>
 80071c4:	f10d 0209 	add.w	r2, sp, #9
 80071c8:	eba2 020e 	sub.w	r2, r2, lr
 80071cc:	4565      	cmp	r5, ip
 80071ce:	bf88      	it	hi
 80071d0:	2200      	movhi	r2, #0
 80071d2:	4413      	add	r3, r2
 80071d4:	1a18      	subs	r0, r3, r0
 80071d6:	b003      	add	sp, #12
 80071d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071de:	f804 2f01 	strb.w	r2, [r4, #1]!
 80071e2:	e7ed      	b.n	80071c0 <__exponent+0x4c>
 80071e4:	2330      	movs	r3, #48	; 0x30
 80071e6:	3130      	adds	r1, #48	; 0x30
 80071e8:	7083      	strb	r3, [r0, #2]
 80071ea:	70c1      	strb	r1, [r0, #3]
 80071ec:	1d03      	adds	r3, r0, #4
 80071ee:	e7f1      	b.n	80071d4 <__exponent+0x60>

080071f0 <_printf_float>:
 80071f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f4:	ed2d 8b02 	vpush	{d8}
 80071f8:	b08d      	sub	sp, #52	; 0x34
 80071fa:	460c      	mov	r4, r1
 80071fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007200:	4616      	mov	r6, r2
 8007202:	461f      	mov	r7, r3
 8007204:	4605      	mov	r5, r0
 8007206:	f001 fe87 	bl	8008f18 <_localeconv_r>
 800720a:	f8d0 a000 	ldr.w	sl, [r0]
 800720e:	4650      	mov	r0, sl
 8007210:	f7f9 ff16 	bl	8001040 <strlen>
 8007214:	2300      	movs	r3, #0
 8007216:	930a      	str	r3, [sp, #40]	; 0x28
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	9305      	str	r3, [sp, #20]
 800721c:	f8d8 3000 	ldr.w	r3, [r8]
 8007220:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007224:	3307      	adds	r3, #7
 8007226:	f023 0307 	bic.w	r3, r3, #7
 800722a:	f103 0208 	add.w	r2, r3, #8
 800722e:	f8c8 2000 	str.w	r2, [r8]
 8007232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007236:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800723a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800723e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007242:	9307      	str	r3, [sp, #28]
 8007244:	f8cd 8018 	str.w	r8, [sp, #24]
 8007248:	ee08 0a10 	vmov	s16, r0
 800724c:	4b9f      	ldr	r3, [pc, #636]	; (80074cc <_printf_float+0x2dc>)
 800724e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007252:	f04f 32ff 	mov.w	r2, #4294967295
 8007256:	f7fa fba1 	bl	800199c <__aeabi_dcmpun>
 800725a:	bb88      	cbnz	r0, 80072c0 <_printf_float+0xd0>
 800725c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007260:	4b9a      	ldr	r3, [pc, #616]	; (80074cc <_printf_float+0x2dc>)
 8007262:	f04f 32ff 	mov.w	r2, #4294967295
 8007266:	f7fa fb7b 	bl	8001960 <__aeabi_dcmple>
 800726a:	bb48      	cbnz	r0, 80072c0 <_printf_float+0xd0>
 800726c:	2200      	movs	r2, #0
 800726e:	2300      	movs	r3, #0
 8007270:	4640      	mov	r0, r8
 8007272:	4649      	mov	r1, r9
 8007274:	f7fa fb6a 	bl	800194c <__aeabi_dcmplt>
 8007278:	b110      	cbz	r0, 8007280 <_printf_float+0x90>
 800727a:	232d      	movs	r3, #45	; 0x2d
 800727c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007280:	4b93      	ldr	r3, [pc, #588]	; (80074d0 <_printf_float+0x2e0>)
 8007282:	4894      	ldr	r0, [pc, #592]	; (80074d4 <_printf_float+0x2e4>)
 8007284:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007288:	bf94      	ite	ls
 800728a:	4698      	movls	r8, r3
 800728c:	4680      	movhi	r8, r0
 800728e:	2303      	movs	r3, #3
 8007290:	6123      	str	r3, [r4, #16]
 8007292:	9b05      	ldr	r3, [sp, #20]
 8007294:	f023 0204 	bic.w	r2, r3, #4
 8007298:	6022      	str	r2, [r4, #0]
 800729a:	f04f 0900 	mov.w	r9, #0
 800729e:	9700      	str	r7, [sp, #0]
 80072a0:	4633      	mov	r3, r6
 80072a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80072a4:	4621      	mov	r1, r4
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 f9d8 	bl	800765c <_printf_common>
 80072ac:	3001      	adds	r0, #1
 80072ae:	f040 8090 	bne.w	80073d2 <_printf_float+0x1e2>
 80072b2:	f04f 30ff 	mov.w	r0, #4294967295
 80072b6:	b00d      	add	sp, #52	; 0x34
 80072b8:	ecbd 8b02 	vpop	{d8}
 80072bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c0:	4642      	mov	r2, r8
 80072c2:	464b      	mov	r3, r9
 80072c4:	4640      	mov	r0, r8
 80072c6:	4649      	mov	r1, r9
 80072c8:	f7fa fb68 	bl	800199c <__aeabi_dcmpun>
 80072cc:	b140      	cbz	r0, 80072e0 <_printf_float+0xf0>
 80072ce:	464b      	mov	r3, r9
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	bfbc      	itt	lt
 80072d4:	232d      	movlt	r3, #45	; 0x2d
 80072d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80072da:	487f      	ldr	r0, [pc, #508]	; (80074d8 <_printf_float+0x2e8>)
 80072dc:	4b7f      	ldr	r3, [pc, #508]	; (80074dc <_printf_float+0x2ec>)
 80072de:	e7d1      	b.n	8007284 <_printf_float+0x94>
 80072e0:	6863      	ldr	r3, [r4, #4]
 80072e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80072e6:	9206      	str	r2, [sp, #24]
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	d13f      	bne.n	800736c <_printf_float+0x17c>
 80072ec:	2306      	movs	r3, #6
 80072ee:	6063      	str	r3, [r4, #4]
 80072f0:	9b05      	ldr	r3, [sp, #20]
 80072f2:	6861      	ldr	r1, [r4, #4]
 80072f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80072f8:	2300      	movs	r3, #0
 80072fa:	9303      	str	r3, [sp, #12]
 80072fc:	ab0a      	add	r3, sp, #40	; 0x28
 80072fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007302:	ab09      	add	r3, sp, #36	; 0x24
 8007304:	ec49 8b10 	vmov	d0, r8, r9
 8007308:	9300      	str	r3, [sp, #0]
 800730a:	6022      	str	r2, [r4, #0]
 800730c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007310:	4628      	mov	r0, r5
 8007312:	f7ff fecd 	bl	80070b0 <__cvt>
 8007316:	9b06      	ldr	r3, [sp, #24]
 8007318:	9909      	ldr	r1, [sp, #36]	; 0x24
 800731a:	2b47      	cmp	r3, #71	; 0x47
 800731c:	4680      	mov	r8, r0
 800731e:	d108      	bne.n	8007332 <_printf_float+0x142>
 8007320:	1cc8      	adds	r0, r1, #3
 8007322:	db02      	blt.n	800732a <_printf_float+0x13a>
 8007324:	6863      	ldr	r3, [r4, #4]
 8007326:	4299      	cmp	r1, r3
 8007328:	dd41      	ble.n	80073ae <_printf_float+0x1be>
 800732a:	f1ab 0b02 	sub.w	fp, fp, #2
 800732e:	fa5f fb8b 	uxtb.w	fp, fp
 8007332:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007336:	d820      	bhi.n	800737a <_printf_float+0x18a>
 8007338:	3901      	subs	r1, #1
 800733a:	465a      	mov	r2, fp
 800733c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007340:	9109      	str	r1, [sp, #36]	; 0x24
 8007342:	f7ff ff17 	bl	8007174 <__exponent>
 8007346:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007348:	1813      	adds	r3, r2, r0
 800734a:	2a01      	cmp	r2, #1
 800734c:	4681      	mov	r9, r0
 800734e:	6123      	str	r3, [r4, #16]
 8007350:	dc02      	bgt.n	8007358 <_printf_float+0x168>
 8007352:	6822      	ldr	r2, [r4, #0]
 8007354:	07d2      	lsls	r2, r2, #31
 8007356:	d501      	bpl.n	800735c <_printf_float+0x16c>
 8007358:	3301      	adds	r3, #1
 800735a:	6123      	str	r3, [r4, #16]
 800735c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007360:	2b00      	cmp	r3, #0
 8007362:	d09c      	beq.n	800729e <_printf_float+0xae>
 8007364:	232d      	movs	r3, #45	; 0x2d
 8007366:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800736a:	e798      	b.n	800729e <_printf_float+0xae>
 800736c:	9a06      	ldr	r2, [sp, #24]
 800736e:	2a47      	cmp	r2, #71	; 0x47
 8007370:	d1be      	bne.n	80072f0 <_printf_float+0x100>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1bc      	bne.n	80072f0 <_printf_float+0x100>
 8007376:	2301      	movs	r3, #1
 8007378:	e7b9      	b.n	80072ee <_printf_float+0xfe>
 800737a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800737e:	d118      	bne.n	80073b2 <_printf_float+0x1c2>
 8007380:	2900      	cmp	r1, #0
 8007382:	6863      	ldr	r3, [r4, #4]
 8007384:	dd0b      	ble.n	800739e <_printf_float+0x1ae>
 8007386:	6121      	str	r1, [r4, #16]
 8007388:	b913      	cbnz	r3, 8007390 <_printf_float+0x1a0>
 800738a:	6822      	ldr	r2, [r4, #0]
 800738c:	07d0      	lsls	r0, r2, #31
 800738e:	d502      	bpl.n	8007396 <_printf_float+0x1a6>
 8007390:	3301      	adds	r3, #1
 8007392:	440b      	add	r3, r1
 8007394:	6123      	str	r3, [r4, #16]
 8007396:	65a1      	str	r1, [r4, #88]	; 0x58
 8007398:	f04f 0900 	mov.w	r9, #0
 800739c:	e7de      	b.n	800735c <_printf_float+0x16c>
 800739e:	b913      	cbnz	r3, 80073a6 <_printf_float+0x1b6>
 80073a0:	6822      	ldr	r2, [r4, #0]
 80073a2:	07d2      	lsls	r2, r2, #31
 80073a4:	d501      	bpl.n	80073aa <_printf_float+0x1ba>
 80073a6:	3302      	adds	r3, #2
 80073a8:	e7f4      	b.n	8007394 <_printf_float+0x1a4>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e7f2      	b.n	8007394 <_printf_float+0x1a4>
 80073ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80073b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b4:	4299      	cmp	r1, r3
 80073b6:	db05      	blt.n	80073c4 <_printf_float+0x1d4>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	6121      	str	r1, [r4, #16]
 80073bc:	07d8      	lsls	r0, r3, #31
 80073be:	d5ea      	bpl.n	8007396 <_printf_float+0x1a6>
 80073c0:	1c4b      	adds	r3, r1, #1
 80073c2:	e7e7      	b.n	8007394 <_printf_float+0x1a4>
 80073c4:	2900      	cmp	r1, #0
 80073c6:	bfd4      	ite	le
 80073c8:	f1c1 0202 	rsble	r2, r1, #2
 80073cc:	2201      	movgt	r2, #1
 80073ce:	4413      	add	r3, r2
 80073d0:	e7e0      	b.n	8007394 <_printf_float+0x1a4>
 80073d2:	6823      	ldr	r3, [r4, #0]
 80073d4:	055a      	lsls	r2, r3, #21
 80073d6:	d407      	bmi.n	80073e8 <_printf_float+0x1f8>
 80073d8:	6923      	ldr	r3, [r4, #16]
 80073da:	4642      	mov	r2, r8
 80073dc:	4631      	mov	r1, r6
 80073de:	4628      	mov	r0, r5
 80073e0:	47b8      	blx	r7
 80073e2:	3001      	adds	r0, #1
 80073e4:	d12c      	bne.n	8007440 <_printf_float+0x250>
 80073e6:	e764      	b.n	80072b2 <_printf_float+0xc2>
 80073e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073ec:	f240 80e0 	bls.w	80075b0 <_printf_float+0x3c0>
 80073f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073f4:	2200      	movs	r2, #0
 80073f6:	2300      	movs	r3, #0
 80073f8:	f7fa fa9e 	bl	8001938 <__aeabi_dcmpeq>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d034      	beq.n	800746a <_printf_float+0x27a>
 8007400:	4a37      	ldr	r2, [pc, #220]	; (80074e0 <_printf_float+0x2f0>)
 8007402:	2301      	movs	r3, #1
 8007404:	4631      	mov	r1, r6
 8007406:	4628      	mov	r0, r5
 8007408:	47b8      	blx	r7
 800740a:	3001      	adds	r0, #1
 800740c:	f43f af51 	beq.w	80072b2 <_printf_float+0xc2>
 8007410:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007414:	429a      	cmp	r2, r3
 8007416:	db02      	blt.n	800741e <_printf_float+0x22e>
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	07d8      	lsls	r0, r3, #31
 800741c:	d510      	bpl.n	8007440 <_printf_float+0x250>
 800741e:	ee18 3a10 	vmov	r3, s16
 8007422:	4652      	mov	r2, sl
 8007424:	4631      	mov	r1, r6
 8007426:	4628      	mov	r0, r5
 8007428:	47b8      	blx	r7
 800742a:	3001      	adds	r0, #1
 800742c:	f43f af41 	beq.w	80072b2 <_printf_float+0xc2>
 8007430:	f04f 0800 	mov.w	r8, #0
 8007434:	f104 091a 	add.w	r9, r4, #26
 8007438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800743a:	3b01      	subs	r3, #1
 800743c:	4543      	cmp	r3, r8
 800743e:	dc09      	bgt.n	8007454 <_printf_float+0x264>
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	079b      	lsls	r3, r3, #30
 8007444:	f100 8105 	bmi.w	8007652 <_printf_float+0x462>
 8007448:	68e0      	ldr	r0, [r4, #12]
 800744a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800744c:	4298      	cmp	r0, r3
 800744e:	bfb8      	it	lt
 8007450:	4618      	movlt	r0, r3
 8007452:	e730      	b.n	80072b6 <_printf_float+0xc6>
 8007454:	2301      	movs	r3, #1
 8007456:	464a      	mov	r2, r9
 8007458:	4631      	mov	r1, r6
 800745a:	4628      	mov	r0, r5
 800745c:	47b8      	blx	r7
 800745e:	3001      	adds	r0, #1
 8007460:	f43f af27 	beq.w	80072b2 <_printf_float+0xc2>
 8007464:	f108 0801 	add.w	r8, r8, #1
 8007468:	e7e6      	b.n	8007438 <_printf_float+0x248>
 800746a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800746c:	2b00      	cmp	r3, #0
 800746e:	dc39      	bgt.n	80074e4 <_printf_float+0x2f4>
 8007470:	4a1b      	ldr	r2, [pc, #108]	; (80074e0 <_printf_float+0x2f0>)
 8007472:	2301      	movs	r3, #1
 8007474:	4631      	mov	r1, r6
 8007476:	4628      	mov	r0, r5
 8007478:	47b8      	blx	r7
 800747a:	3001      	adds	r0, #1
 800747c:	f43f af19 	beq.w	80072b2 <_printf_float+0xc2>
 8007480:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007484:	4313      	orrs	r3, r2
 8007486:	d102      	bne.n	800748e <_printf_float+0x29e>
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	07d9      	lsls	r1, r3, #31
 800748c:	d5d8      	bpl.n	8007440 <_printf_float+0x250>
 800748e:	ee18 3a10 	vmov	r3, s16
 8007492:	4652      	mov	r2, sl
 8007494:	4631      	mov	r1, r6
 8007496:	4628      	mov	r0, r5
 8007498:	47b8      	blx	r7
 800749a:	3001      	adds	r0, #1
 800749c:	f43f af09 	beq.w	80072b2 <_printf_float+0xc2>
 80074a0:	f04f 0900 	mov.w	r9, #0
 80074a4:	f104 0a1a 	add.w	sl, r4, #26
 80074a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074aa:	425b      	negs	r3, r3
 80074ac:	454b      	cmp	r3, r9
 80074ae:	dc01      	bgt.n	80074b4 <_printf_float+0x2c4>
 80074b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b2:	e792      	b.n	80073da <_printf_float+0x1ea>
 80074b4:	2301      	movs	r3, #1
 80074b6:	4652      	mov	r2, sl
 80074b8:	4631      	mov	r1, r6
 80074ba:	4628      	mov	r0, r5
 80074bc:	47b8      	blx	r7
 80074be:	3001      	adds	r0, #1
 80074c0:	f43f aef7 	beq.w	80072b2 <_printf_float+0xc2>
 80074c4:	f109 0901 	add.w	r9, r9, #1
 80074c8:	e7ee      	b.n	80074a8 <_printf_float+0x2b8>
 80074ca:	bf00      	nop
 80074cc:	7fefffff 	.word	0x7fefffff
 80074d0:	0800af99 	.word	0x0800af99
 80074d4:	0800af9d 	.word	0x0800af9d
 80074d8:	0800afa5 	.word	0x0800afa5
 80074dc:	0800afa1 	.word	0x0800afa1
 80074e0:	0800afa9 	.word	0x0800afa9
 80074e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074e8:	429a      	cmp	r2, r3
 80074ea:	bfa8      	it	ge
 80074ec:	461a      	movge	r2, r3
 80074ee:	2a00      	cmp	r2, #0
 80074f0:	4691      	mov	r9, r2
 80074f2:	dc37      	bgt.n	8007564 <_printf_float+0x374>
 80074f4:	f04f 0b00 	mov.w	fp, #0
 80074f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074fc:	f104 021a 	add.w	r2, r4, #26
 8007500:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007502:	9305      	str	r3, [sp, #20]
 8007504:	eba3 0309 	sub.w	r3, r3, r9
 8007508:	455b      	cmp	r3, fp
 800750a:	dc33      	bgt.n	8007574 <_printf_float+0x384>
 800750c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007510:	429a      	cmp	r2, r3
 8007512:	db3b      	blt.n	800758c <_printf_float+0x39c>
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	07da      	lsls	r2, r3, #31
 8007518:	d438      	bmi.n	800758c <_printf_float+0x39c>
 800751a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800751c:	9b05      	ldr	r3, [sp, #20]
 800751e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	eba2 0901 	sub.w	r9, r2, r1
 8007526:	4599      	cmp	r9, r3
 8007528:	bfa8      	it	ge
 800752a:	4699      	movge	r9, r3
 800752c:	f1b9 0f00 	cmp.w	r9, #0
 8007530:	dc35      	bgt.n	800759e <_printf_float+0x3ae>
 8007532:	f04f 0800 	mov.w	r8, #0
 8007536:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800753a:	f104 0a1a 	add.w	sl, r4, #26
 800753e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007542:	1a9b      	subs	r3, r3, r2
 8007544:	eba3 0309 	sub.w	r3, r3, r9
 8007548:	4543      	cmp	r3, r8
 800754a:	f77f af79 	ble.w	8007440 <_printf_float+0x250>
 800754e:	2301      	movs	r3, #1
 8007550:	4652      	mov	r2, sl
 8007552:	4631      	mov	r1, r6
 8007554:	4628      	mov	r0, r5
 8007556:	47b8      	blx	r7
 8007558:	3001      	adds	r0, #1
 800755a:	f43f aeaa 	beq.w	80072b2 <_printf_float+0xc2>
 800755e:	f108 0801 	add.w	r8, r8, #1
 8007562:	e7ec      	b.n	800753e <_printf_float+0x34e>
 8007564:	4613      	mov	r3, r2
 8007566:	4631      	mov	r1, r6
 8007568:	4642      	mov	r2, r8
 800756a:	4628      	mov	r0, r5
 800756c:	47b8      	blx	r7
 800756e:	3001      	adds	r0, #1
 8007570:	d1c0      	bne.n	80074f4 <_printf_float+0x304>
 8007572:	e69e      	b.n	80072b2 <_printf_float+0xc2>
 8007574:	2301      	movs	r3, #1
 8007576:	4631      	mov	r1, r6
 8007578:	4628      	mov	r0, r5
 800757a:	9205      	str	r2, [sp, #20]
 800757c:	47b8      	blx	r7
 800757e:	3001      	adds	r0, #1
 8007580:	f43f ae97 	beq.w	80072b2 <_printf_float+0xc2>
 8007584:	9a05      	ldr	r2, [sp, #20]
 8007586:	f10b 0b01 	add.w	fp, fp, #1
 800758a:	e7b9      	b.n	8007500 <_printf_float+0x310>
 800758c:	ee18 3a10 	vmov	r3, s16
 8007590:	4652      	mov	r2, sl
 8007592:	4631      	mov	r1, r6
 8007594:	4628      	mov	r0, r5
 8007596:	47b8      	blx	r7
 8007598:	3001      	adds	r0, #1
 800759a:	d1be      	bne.n	800751a <_printf_float+0x32a>
 800759c:	e689      	b.n	80072b2 <_printf_float+0xc2>
 800759e:	9a05      	ldr	r2, [sp, #20]
 80075a0:	464b      	mov	r3, r9
 80075a2:	4442      	add	r2, r8
 80075a4:	4631      	mov	r1, r6
 80075a6:	4628      	mov	r0, r5
 80075a8:	47b8      	blx	r7
 80075aa:	3001      	adds	r0, #1
 80075ac:	d1c1      	bne.n	8007532 <_printf_float+0x342>
 80075ae:	e680      	b.n	80072b2 <_printf_float+0xc2>
 80075b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075b2:	2a01      	cmp	r2, #1
 80075b4:	dc01      	bgt.n	80075ba <_printf_float+0x3ca>
 80075b6:	07db      	lsls	r3, r3, #31
 80075b8:	d538      	bpl.n	800762c <_printf_float+0x43c>
 80075ba:	2301      	movs	r3, #1
 80075bc:	4642      	mov	r2, r8
 80075be:	4631      	mov	r1, r6
 80075c0:	4628      	mov	r0, r5
 80075c2:	47b8      	blx	r7
 80075c4:	3001      	adds	r0, #1
 80075c6:	f43f ae74 	beq.w	80072b2 <_printf_float+0xc2>
 80075ca:	ee18 3a10 	vmov	r3, s16
 80075ce:	4652      	mov	r2, sl
 80075d0:	4631      	mov	r1, r6
 80075d2:	4628      	mov	r0, r5
 80075d4:	47b8      	blx	r7
 80075d6:	3001      	adds	r0, #1
 80075d8:	f43f ae6b 	beq.w	80072b2 <_printf_float+0xc2>
 80075dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80075e0:	2200      	movs	r2, #0
 80075e2:	2300      	movs	r3, #0
 80075e4:	f7fa f9a8 	bl	8001938 <__aeabi_dcmpeq>
 80075e8:	b9d8      	cbnz	r0, 8007622 <_printf_float+0x432>
 80075ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ec:	f108 0201 	add.w	r2, r8, #1
 80075f0:	3b01      	subs	r3, #1
 80075f2:	4631      	mov	r1, r6
 80075f4:	4628      	mov	r0, r5
 80075f6:	47b8      	blx	r7
 80075f8:	3001      	adds	r0, #1
 80075fa:	d10e      	bne.n	800761a <_printf_float+0x42a>
 80075fc:	e659      	b.n	80072b2 <_printf_float+0xc2>
 80075fe:	2301      	movs	r3, #1
 8007600:	4652      	mov	r2, sl
 8007602:	4631      	mov	r1, r6
 8007604:	4628      	mov	r0, r5
 8007606:	47b8      	blx	r7
 8007608:	3001      	adds	r0, #1
 800760a:	f43f ae52 	beq.w	80072b2 <_printf_float+0xc2>
 800760e:	f108 0801 	add.w	r8, r8, #1
 8007612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007614:	3b01      	subs	r3, #1
 8007616:	4543      	cmp	r3, r8
 8007618:	dcf1      	bgt.n	80075fe <_printf_float+0x40e>
 800761a:	464b      	mov	r3, r9
 800761c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007620:	e6dc      	b.n	80073dc <_printf_float+0x1ec>
 8007622:	f04f 0800 	mov.w	r8, #0
 8007626:	f104 0a1a 	add.w	sl, r4, #26
 800762a:	e7f2      	b.n	8007612 <_printf_float+0x422>
 800762c:	2301      	movs	r3, #1
 800762e:	4642      	mov	r2, r8
 8007630:	e7df      	b.n	80075f2 <_printf_float+0x402>
 8007632:	2301      	movs	r3, #1
 8007634:	464a      	mov	r2, r9
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	f43f ae38 	beq.w	80072b2 <_printf_float+0xc2>
 8007642:	f108 0801 	add.w	r8, r8, #1
 8007646:	68e3      	ldr	r3, [r4, #12]
 8007648:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800764a:	1a5b      	subs	r3, r3, r1
 800764c:	4543      	cmp	r3, r8
 800764e:	dcf0      	bgt.n	8007632 <_printf_float+0x442>
 8007650:	e6fa      	b.n	8007448 <_printf_float+0x258>
 8007652:	f04f 0800 	mov.w	r8, #0
 8007656:	f104 0919 	add.w	r9, r4, #25
 800765a:	e7f4      	b.n	8007646 <_printf_float+0x456>

0800765c <_printf_common>:
 800765c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007660:	4616      	mov	r6, r2
 8007662:	4699      	mov	r9, r3
 8007664:	688a      	ldr	r2, [r1, #8]
 8007666:	690b      	ldr	r3, [r1, #16]
 8007668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800766c:	4293      	cmp	r3, r2
 800766e:	bfb8      	it	lt
 8007670:	4613      	movlt	r3, r2
 8007672:	6033      	str	r3, [r6, #0]
 8007674:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007678:	4607      	mov	r7, r0
 800767a:	460c      	mov	r4, r1
 800767c:	b10a      	cbz	r2, 8007682 <_printf_common+0x26>
 800767e:	3301      	adds	r3, #1
 8007680:	6033      	str	r3, [r6, #0]
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	0699      	lsls	r1, r3, #26
 8007686:	bf42      	ittt	mi
 8007688:	6833      	ldrmi	r3, [r6, #0]
 800768a:	3302      	addmi	r3, #2
 800768c:	6033      	strmi	r3, [r6, #0]
 800768e:	6825      	ldr	r5, [r4, #0]
 8007690:	f015 0506 	ands.w	r5, r5, #6
 8007694:	d106      	bne.n	80076a4 <_printf_common+0x48>
 8007696:	f104 0a19 	add.w	sl, r4, #25
 800769a:	68e3      	ldr	r3, [r4, #12]
 800769c:	6832      	ldr	r2, [r6, #0]
 800769e:	1a9b      	subs	r3, r3, r2
 80076a0:	42ab      	cmp	r3, r5
 80076a2:	dc26      	bgt.n	80076f2 <_printf_common+0x96>
 80076a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076a8:	1e13      	subs	r3, r2, #0
 80076aa:	6822      	ldr	r2, [r4, #0]
 80076ac:	bf18      	it	ne
 80076ae:	2301      	movne	r3, #1
 80076b0:	0692      	lsls	r2, r2, #26
 80076b2:	d42b      	bmi.n	800770c <_printf_common+0xb0>
 80076b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076b8:	4649      	mov	r1, r9
 80076ba:	4638      	mov	r0, r7
 80076bc:	47c0      	blx	r8
 80076be:	3001      	adds	r0, #1
 80076c0:	d01e      	beq.n	8007700 <_printf_common+0xa4>
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	68e5      	ldr	r5, [r4, #12]
 80076c6:	6832      	ldr	r2, [r6, #0]
 80076c8:	f003 0306 	and.w	r3, r3, #6
 80076cc:	2b04      	cmp	r3, #4
 80076ce:	bf08      	it	eq
 80076d0:	1aad      	subeq	r5, r5, r2
 80076d2:	68a3      	ldr	r3, [r4, #8]
 80076d4:	6922      	ldr	r2, [r4, #16]
 80076d6:	bf0c      	ite	eq
 80076d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076dc:	2500      	movne	r5, #0
 80076de:	4293      	cmp	r3, r2
 80076e0:	bfc4      	itt	gt
 80076e2:	1a9b      	subgt	r3, r3, r2
 80076e4:	18ed      	addgt	r5, r5, r3
 80076e6:	2600      	movs	r6, #0
 80076e8:	341a      	adds	r4, #26
 80076ea:	42b5      	cmp	r5, r6
 80076ec:	d11a      	bne.n	8007724 <_printf_common+0xc8>
 80076ee:	2000      	movs	r0, #0
 80076f0:	e008      	b.n	8007704 <_printf_common+0xa8>
 80076f2:	2301      	movs	r3, #1
 80076f4:	4652      	mov	r2, sl
 80076f6:	4649      	mov	r1, r9
 80076f8:	4638      	mov	r0, r7
 80076fa:	47c0      	blx	r8
 80076fc:	3001      	adds	r0, #1
 80076fe:	d103      	bne.n	8007708 <_printf_common+0xac>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295
 8007704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007708:	3501      	adds	r5, #1
 800770a:	e7c6      	b.n	800769a <_printf_common+0x3e>
 800770c:	18e1      	adds	r1, r4, r3
 800770e:	1c5a      	adds	r2, r3, #1
 8007710:	2030      	movs	r0, #48	; 0x30
 8007712:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007716:	4422      	add	r2, r4
 8007718:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800771c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007720:	3302      	adds	r3, #2
 8007722:	e7c7      	b.n	80076b4 <_printf_common+0x58>
 8007724:	2301      	movs	r3, #1
 8007726:	4622      	mov	r2, r4
 8007728:	4649      	mov	r1, r9
 800772a:	4638      	mov	r0, r7
 800772c:	47c0      	blx	r8
 800772e:	3001      	adds	r0, #1
 8007730:	d0e6      	beq.n	8007700 <_printf_common+0xa4>
 8007732:	3601      	adds	r6, #1
 8007734:	e7d9      	b.n	80076ea <_printf_common+0x8e>
	...

08007738 <_printf_i>:
 8007738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800773c:	460c      	mov	r4, r1
 800773e:	4691      	mov	r9, r2
 8007740:	7e27      	ldrb	r7, [r4, #24]
 8007742:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007744:	2f78      	cmp	r7, #120	; 0x78
 8007746:	4680      	mov	r8, r0
 8007748:	469a      	mov	sl, r3
 800774a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800774e:	d807      	bhi.n	8007760 <_printf_i+0x28>
 8007750:	2f62      	cmp	r7, #98	; 0x62
 8007752:	d80a      	bhi.n	800776a <_printf_i+0x32>
 8007754:	2f00      	cmp	r7, #0
 8007756:	f000 80d8 	beq.w	800790a <_printf_i+0x1d2>
 800775a:	2f58      	cmp	r7, #88	; 0x58
 800775c:	f000 80a3 	beq.w	80078a6 <_printf_i+0x16e>
 8007760:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007764:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007768:	e03a      	b.n	80077e0 <_printf_i+0xa8>
 800776a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800776e:	2b15      	cmp	r3, #21
 8007770:	d8f6      	bhi.n	8007760 <_printf_i+0x28>
 8007772:	a001      	add	r0, pc, #4	; (adr r0, 8007778 <_printf_i+0x40>)
 8007774:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007778:	080077d1 	.word	0x080077d1
 800777c:	080077e5 	.word	0x080077e5
 8007780:	08007761 	.word	0x08007761
 8007784:	08007761 	.word	0x08007761
 8007788:	08007761 	.word	0x08007761
 800778c:	08007761 	.word	0x08007761
 8007790:	080077e5 	.word	0x080077e5
 8007794:	08007761 	.word	0x08007761
 8007798:	08007761 	.word	0x08007761
 800779c:	08007761 	.word	0x08007761
 80077a0:	08007761 	.word	0x08007761
 80077a4:	080078f1 	.word	0x080078f1
 80077a8:	08007815 	.word	0x08007815
 80077ac:	080078d3 	.word	0x080078d3
 80077b0:	08007761 	.word	0x08007761
 80077b4:	08007761 	.word	0x08007761
 80077b8:	08007913 	.word	0x08007913
 80077bc:	08007761 	.word	0x08007761
 80077c0:	08007815 	.word	0x08007815
 80077c4:	08007761 	.word	0x08007761
 80077c8:	08007761 	.word	0x08007761
 80077cc:	080078db 	.word	0x080078db
 80077d0:	680b      	ldr	r3, [r1, #0]
 80077d2:	1d1a      	adds	r2, r3, #4
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	600a      	str	r2, [r1, #0]
 80077d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80077dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077e0:	2301      	movs	r3, #1
 80077e2:	e0a3      	b.n	800792c <_printf_i+0x1f4>
 80077e4:	6825      	ldr	r5, [r4, #0]
 80077e6:	6808      	ldr	r0, [r1, #0]
 80077e8:	062e      	lsls	r6, r5, #24
 80077ea:	f100 0304 	add.w	r3, r0, #4
 80077ee:	d50a      	bpl.n	8007806 <_printf_i+0xce>
 80077f0:	6805      	ldr	r5, [r0, #0]
 80077f2:	600b      	str	r3, [r1, #0]
 80077f4:	2d00      	cmp	r5, #0
 80077f6:	da03      	bge.n	8007800 <_printf_i+0xc8>
 80077f8:	232d      	movs	r3, #45	; 0x2d
 80077fa:	426d      	negs	r5, r5
 80077fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007800:	485e      	ldr	r0, [pc, #376]	; (800797c <_printf_i+0x244>)
 8007802:	230a      	movs	r3, #10
 8007804:	e019      	b.n	800783a <_printf_i+0x102>
 8007806:	f015 0f40 	tst.w	r5, #64	; 0x40
 800780a:	6805      	ldr	r5, [r0, #0]
 800780c:	600b      	str	r3, [r1, #0]
 800780e:	bf18      	it	ne
 8007810:	b22d      	sxthne	r5, r5
 8007812:	e7ef      	b.n	80077f4 <_printf_i+0xbc>
 8007814:	680b      	ldr	r3, [r1, #0]
 8007816:	6825      	ldr	r5, [r4, #0]
 8007818:	1d18      	adds	r0, r3, #4
 800781a:	6008      	str	r0, [r1, #0]
 800781c:	0628      	lsls	r0, r5, #24
 800781e:	d501      	bpl.n	8007824 <_printf_i+0xec>
 8007820:	681d      	ldr	r5, [r3, #0]
 8007822:	e002      	b.n	800782a <_printf_i+0xf2>
 8007824:	0669      	lsls	r1, r5, #25
 8007826:	d5fb      	bpl.n	8007820 <_printf_i+0xe8>
 8007828:	881d      	ldrh	r5, [r3, #0]
 800782a:	4854      	ldr	r0, [pc, #336]	; (800797c <_printf_i+0x244>)
 800782c:	2f6f      	cmp	r7, #111	; 0x6f
 800782e:	bf0c      	ite	eq
 8007830:	2308      	moveq	r3, #8
 8007832:	230a      	movne	r3, #10
 8007834:	2100      	movs	r1, #0
 8007836:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800783a:	6866      	ldr	r6, [r4, #4]
 800783c:	60a6      	str	r6, [r4, #8]
 800783e:	2e00      	cmp	r6, #0
 8007840:	bfa2      	ittt	ge
 8007842:	6821      	ldrge	r1, [r4, #0]
 8007844:	f021 0104 	bicge.w	r1, r1, #4
 8007848:	6021      	strge	r1, [r4, #0]
 800784a:	b90d      	cbnz	r5, 8007850 <_printf_i+0x118>
 800784c:	2e00      	cmp	r6, #0
 800784e:	d04d      	beq.n	80078ec <_printf_i+0x1b4>
 8007850:	4616      	mov	r6, r2
 8007852:	fbb5 f1f3 	udiv	r1, r5, r3
 8007856:	fb03 5711 	mls	r7, r3, r1, r5
 800785a:	5dc7      	ldrb	r7, [r0, r7]
 800785c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007860:	462f      	mov	r7, r5
 8007862:	42bb      	cmp	r3, r7
 8007864:	460d      	mov	r5, r1
 8007866:	d9f4      	bls.n	8007852 <_printf_i+0x11a>
 8007868:	2b08      	cmp	r3, #8
 800786a:	d10b      	bne.n	8007884 <_printf_i+0x14c>
 800786c:	6823      	ldr	r3, [r4, #0]
 800786e:	07df      	lsls	r7, r3, #31
 8007870:	d508      	bpl.n	8007884 <_printf_i+0x14c>
 8007872:	6923      	ldr	r3, [r4, #16]
 8007874:	6861      	ldr	r1, [r4, #4]
 8007876:	4299      	cmp	r1, r3
 8007878:	bfde      	ittt	le
 800787a:	2330      	movle	r3, #48	; 0x30
 800787c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007880:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007884:	1b92      	subs	r2, r2, r6
 8007886:	6122      	str	r2, [r4, #16]
 8007888:	f8cd a000 	str.w	sl, [sp]
 800788c:	464b      	mov	r3, r9
 800788e:	aa03      	add	r2, sp, #12
 8007890:	4621      	mov	r1, r4
 8007892:	4640      	mov	r0, r8
 8007894:	f7ff fee2 	bl	800765c <_printf_common>
 8007898:	3001      	adds	r0, #1
 800789a:	d14c      	bne.n	8007936 <_printf_i+0x1fe>
 800789c:	f04f 30ff 	mov.w	r0, #4294967295
 80078a0:	b004      	add	sp, #16
 80078a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a6:	4835      	ldr	r0, [pc, #212]	; (800797c <_printf_i+0x244>)
 80078a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80078ac:	6823      	ldr	r3, [r4, #0]
 80078ae:	680e      	ldr	r6, [r1, #0]
 80078b0:	061f      	lsls	r7, r3, #24
 80078b2:	f856 5b04 	ldr.w	r5, [r6], #4
 80078b6:	600e      	str	r6, [r1, #0]
 80078b8:	d514      	bpl.n	80078e4 <_printf_i+0x1ac>
 80078ba:	07d9      	lsls	r1, r3, #31
 80078bc:	bf44      	itt	mi
 80078be:	f043 0320 	orrmi.w	r3, r3, #32
 80078c2:	6023      	strmi	r3, [r4, #0]
 80078c4:	b91d      	cbnz	r5, 80078ce <_printf_i+0x196>
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	f023 0320 	bic.w	r3, r3, #32
 80078cc:	6023      	str	r3, [r4, #0]
 80078ce:	2310      	movs	r3, #16
 80078d0:	e7b0      	b.n	8007834 <_printf_i+0xfc>
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	f043 0320 	orr.w	r3, r3, #32
 80078d8:	6023      	str	r3, [r4, #0]
 80078da:	2378      	movs	r3, #120	; 0x78
 80078dc:	4828      	ldr	r0, [pc, #160]	; (8007980 <_printf_i+0x248>)
 80078de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80078e2:	e7e3      	b.n	80078ac <_printf_i+0x174>
 80078e4:	065e      	lsls	r6, r3, #25
 80078e6:	bf48      	it	mi
 80078e8:	b2ad      	uxthmi	r5, r5
 80078ea:	e7e6      	b.n	80078ba <_printf_i+0x182>
 80078ec:	4616      	mov	r6, r2
 80078ee:	e7bb      	b.n	8007868 <_printf_i+0x130>
 80078f0:	680b      	ldr	r3, [r1, #0]
 80078f2:	6826      	ldr	r6, [r4, #0]
 80078f4:	6960      	ldr	r0, [r4, #20]
 80078f6:	1d1d      	adds	r5, r3, #4
 80078f8:	600d      	str	r5, [r1, #0]
 80078fa:	0635      	lsls	r5, r6, #24
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	d501      	bpl.n	8007904 <_printf_i+0x1cc>
 8007900:	6018      	str	r0, [r3, #0]
 8007902:	e002      	b.n	800790a <_printf_i+0x1d2>
 8007904:	0671      	lsls	r1, r6, #25
 8007906:	d5fb      	bpl.n	8007900 <_printf_i+0x1c8>
 8007908:	8018      	strh	r0, [r3, #0]
 800790a:	2300      	movs	r3, #0
 800790c:	6123      	str	r3, [r4, #16]
 800790e:	4616      	mov	r6, r2
 8007910:	e7ba      	b.n	8007888 <_printf_i+0x150>
 8007912:	680b      	ldr	r3, [r1, #0]
 8007914:	1d1a      	adds	r2, r3, #4
 8007916:	600a      	str	r2, [r1, #0]
 8007918:	681e      	ldr	r6, [r3, #0]
 800791a:	6862      	ldr	r2, [r4, #4]
 800791c:	2100      	movs	r1, #0
 800791e:	4630      	mov	r0, r6
 8007920:	f7f9 fb96 	bl	8001050 <memchr>
 8007924:	b108      	cbz	r0, 800792a <_printf_i+0x1f2>
 8007926:	1b80      	subs	r0, r0, r6
 8007928:	6060      	str	r0, [r4, #4]
 800792a:	6863      	ldr	r3, [r4, #4]
 800792c:	6123      	str	r3, [r4, #16]
 800792e:	2300      	movs	r3, #0
 8007930:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007934:	e7a8      	b.n	8007888 <_printf_i+0x150>
 8007936:	6923      	ldr	r3, [r4, #16]
 8007938:	4632      	mov	r2, r6
 800793a:	4649      	mov	r1, r9
 800793c:	4640      	mov	r0, r8
 800793e:	47d0      	blx	sl
 8007940:	3001      	adds	r0, #1
 8007942:	d0ab      	beq.n	800789c <_printf_i+0x164>
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	079b      	lsls	r3, r3, #30
 8007948:	d413      	bmi.n	8007972 <_printf_i+0x23a>
 800794a:	68e0      	ldr	r0, [r4, #12]
 800794c:	9b03      	ldr	r3, [sp, #12]
 800794e:	4298      	cmp	r0, r3
 8007950:	bfb8      	it	lt
 8007952:	4618      	movlt	r0, r3
 8007954:	e7a4      	b.n	80078a0 <_printf_i+0x168>
 8007956:	2301      	movs	r3, #1
 8007958:	4632      	mov	r2, r6
 800795a:	4649      	mov	r1, r9
 800795c:	4640      	mov	r0, r8
 800795e:	47d0      	blx	sl
 8007960:	3001      	adds	r0, #1
 8007962:	d09b      	beq.n	800789c <_printf_i+0x164>
 8007964:	3501      	adds	r5, #1
 8007966:	68e3      	ldr	r3, [r4, #12]
 8007968:	9903      	ldr	r1, [sp, #12]
 800796a:	1a5b      	subs	r3, r3, r1
 800796c:	42ab      	cmp	r3, r5
 800796e:	dcf2      	bgt.n	8007956 <_printf_i+0x21e>
 8007970:	e7eb      	b.n	800794a <_printf_i+0x212>
 8007972:	2500      	movs	r5, #0
 8007974:	f104 0619 	add.w	r6, r4, #25
 8007978:	e7f5      	b.n	8007966 <_printf_i+0x22e>
 800797a:	bf00      	nop
 800797c:	0800afab 	.word	0x0800afab
 8007980:	0800afbc 	.word	0x0800afbc

08007984 <iprintf>:
 8007984:	b40f      	push	{r0, r1, r2, r3}
 8007986:	4b0a      	ldr	r3, [pc, #40]	; (80079b0 <iprintf+0x2c>)
 8007988:	b513      	push	{r0, r1, r4, lr}
 800798a:	681c      	ldr	r4, [r3, #0]
 800798c:	b124      	cbz	r4, 8007998 <iprintf+0x14>
 800798e:	69a3      	ldr	r3, [r4, #24]
 8007990:	b913      	cbnz	r3, 8007998 <iprintf+0x14>
 8007992:	4620      	mov	r0, r4
 8007994:	f001 fa22 	bl	8008ddc <__sinit>
 8007998:	ab05      	add	r3, sp, #20
 800799a:	9a04      	ldr	r2, [sp, #16]
 800799c:	68a1      	ldr	r1, [r4, #8]
 800799e:	9301      	str	r3, [sp, #4]
 80079a0:	4620      	mov	r0, r4
 80079a2:	f7ff fa55 	bl	8006e50 <_vfiprintf_r>
 80079a6:	b002      	add	sp, #8
 80079a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ac:	b004      	add	sp, #16
 80079ae:	4770      	bx	lr
 80079b0:	20000010 	.word	0x20000010

080079b4 <_puts_r>:
 80079b4:	b570      	push	{r4, r5, r6, lr}
 80079b6:	460e      	mov	r6, r1
 80079b8:	4605      	mov	r5, r0
 80079ba:	b118      	cbz	r0, 80079c4 <_puts_r+0x10>
 80079bc:	6983      	ldr	r3, [r0, #24]
 80079be:	b90b      	cbnz	r3, 80079c4 <_puts_r+0x10>
 80079c0:	f001 fa0c 	bl	8008ddc <__sinit>
 80079c4:	69ab      	ldr	r3, [r5, #24]
 80079c6:	68ac      	ldr	r4, [r5, #8]
 80079c8:	b913      	cbnz	r3, 80079d0 <_puts_r+0x1c>
 80079ca:	4628      	mov	r0, r5
 80079cc:	f001 fa06 	bl	8008ddc <__sinit>
 80079d0:	4b2c      	ldr	r3, [pc, #176]	; (8007a84 <_puts_r+0xd0>)
 80079d2:	429c      	cmp	r4, r3
 80079d4:	d120      	bne.n	8007a18 <_puts_r+0x64>
 80079d6:	686c      	ldr	r4, [r5, #4]
 80079d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079da:	07db      	lsls	r3, r3, #31
 80079dc:	d405      	bmi.n	80079ea <_puts_r+0x36>
 80079de:	89a3      	ldrh	r3, [r4, #12]
 80079e0:	0598      	lsls	r0, r3, #22
 80079e2:	d402      	bmi.n	80079ea <_puts_r+0x36>
 80079e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079e6:	f001 fa9c 	bl	8008f22 <__retarget_lock_acquire_recursive>
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	0719      	lsls	r1, r3, #28
 80079ee:	d51d      	bpl.n	8007a2c <_puts_r+0x78>
 80079f0:	6923      	ldr	r3, [r4, #16]
 80079f2:	b1db      	cbz	r3, 8007a2c <_puts_r+0x78>
 80079f4:	3e01      	subs	r6, #1
 80079f6:	68a3      	ldr	r3, [r4, #8]
 80079f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80079fc:	3b01      	subs	r3, #1
 80079fe:	60a3      	str	r3, [r4, #8]
 8007a00:	bb39      	cbnz	r1, 8007a52 <_puts_r+0x9e>
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	da38      	bge.n	8007a78 <_puts_r+0xc4>
 8007a06:	4622      	mov	r2, r4
 8007a08:	210a      	movs	r1, #10
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	f000 f98c 	bl	8007d28 <__swbuf_r>
 8007a10:	3001      	adds	r0, #1
 8007a12:	d011      	beq.n	8007a38 <_puts_r+0x84>
 8007a14:	250a      	movs	r5, #10
 8007a16:	e011      	b.n	8007a3c <_puts_r+0x88>
 8007a18:	4b1b      	ldr	r3, [pc, #108]	; (8007a88 <_puts_r+0xd4>)
 8007a1a:	429c      	cmp	r4, r3
 8007a1c:	d101      	bne.n	8007a22 <_puts_r+0x6e>
 8007a1e:	68ac      	ldr	r4, [r5, #8]
 8007a20:	e7da      	b.n	80079d8 <_puts_r+0x24>
 8007a22:	4b1a      	ldr	r3, [pc, #104]	; (8007a8c <_puts_r+0xd8>)
 8007a24:	429c      	cmp	r4, r3
 8007a26:	bf08      	it	eq
 8007a28:	68ec      	ldreq	r4, [r5, #12]
 8007a2a:	e7d5      	b.n	80079d8 <_puts_r+0x24>
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4628      	mov	r0, r5
 8007a30:	f000 f9cc 	bl	8007dcc <__swsetup_r>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d0dd      	beq.n	80079f4 <_puts_r+0x40>
 8007a38:	f04f 35ff 	mov.w	r5, #4294967295
 8007a3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a3e:	07da      	lsls	r2, r3, #31
 8007a40:	d405      	bmi.n	8007a4e <_puts_r+0x9a>
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	059b      	lsls	r3, r3, #22
 8007a46:	d402      	bmi.n	8007a4e <_puts_r+0x9a>
 8007a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a4a:	f001 fa6b 	bl	8008f24 <__retarget_lock_release_recursive>
 8007a4e:	4628      	mov	r0, r5
 8007a50:	bd70      	pop	{r4, r5, r6, pc}
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	da04      	bge.n	8007a60 <_puts_r+0xac>
 8007a56:	69a2      	ldr	r2, [r4, #24]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	dc06      	bgt.n	8007a6a <_puts_r+0xb6>
 8007a5c:	290a      	cmp	r1, #10
 8007a5e:	d004      	beq.n	8007a6a <_puts_r+0xb6>
 8007a60:	6823      	ldr	r3, [r4, #0]
 8007a62:	1c5a      	adds	r2, r3, #1
 8007a64:	6022      	str	r2, [r4, #0]
 8007a66:	7019      	strb	r1, [r3, #0]
 8007a68:	e7c5      	b.n	80079f6 <_puts_r+0x42>
 8007a6a:	4622      	mov	r2, r4
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 f95b 	bl	8007d28 <__swbuf_r>
 8007a72:	3001      	adds	r0, #1
 8007a74:	d1bf      	bne.n	80079f6 <_puts_r+0x42>
 8007a76:	e7df      	b.n	8007a38 <_puts_r+0x84>
 8007a78:	6823      	ldr	r3, [r4, #0]
 8007a7a:	250a      	movs	r5, #10
 8007a7c:	1c5a      	adds	r2, r3, #1
 8007a7e:	6022      	str	r2, [r4, #0]
 8007a80:	701d      	strb	r5, [r3, #0]
 8007a82:	e7db      	b.n	8007a3c <_puts_r+0x88>
 8007a84:	0800b0e0 	.word	0x0800b0e0
 8007a88:	0800b100 	.word	0x0800b100
 8007a8c:	0800b0c0 	.word	0x0800b0c0

08007a90 <puts>:
 8007a90:	4b02      	ldr	r3, [pc, #8]	; (8007a9c <puts+0xc>)
 8007a92:	4601      	mov	r1, r0
 8007a94:	6818      	ldr	r0, [r3, #0]
 8007a96:	f7ff bf8d 	b.w	80079b4 <_puts_r>
 8007a9a:	bf00      	nop
 8007a9c:	20000010 	.word	0x20000010

08007aa0 <srand>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	4b10      	ldr	r3, [pc, #64]	; (8007ae4 <srand+0x44>)
 8007aa4:	681d      	ldr	r5, [r3, #0]
 8007aa6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007aa8:	4604      	mov	r4, r0
 8007aaa:	b9b3      	cbnz	r3, 8007ada <srand+0x3a>
 8007aac:	2018      	movs	r0, #24
 8007aae:	f7ff f8eb 	bl	8006c88 <malloc>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	63a8      	str	r0, [r5, #56]	; 0x38
 8007ab6:	b920      	cbnz	r0, 8007ac2 <srand+0x22>
 8007ab8:	4b0b      	ldr	r3, [pc, #44]	; (8007ae8 <srand+0x48>)
 8007aba:	480c      	ldr	r0, [pc, #48]	; (8007aec <srand+0x4c>)
 8007abc:	2142      	movs	r1, #66	; 0x42
 8007abe:	f7ff f889 	bl	8006bd4 <__assert_func>
 8007ac2:	490b      	ldr	r1, [pc, #44]	; (8007af0 <srand+0x50>)
 8007ac4:	4b0b      	ldr	r3, [pc, #44]	; (8007af4 <srand+0x54>)
 8007ac6:	e9c0 1300 	strd	r1, r3, [r0]
 8007aca:	4b0b      	ldr	r3, [pc, #44]	; (8007af8 <srand+0x58>)
 8007acc:	6083      	str	r3, [r0, #8]
 8007ace:	230b      	movs	r3, #11
 8007ad0:	8183      	strh	r3, [r0, #12]
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	2001      	movs	r0, #1
 8007ad6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007ada:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007adc:	2200      	movs	r2, #0
 8007ade:	611c      	str	r4, [r3, #16]
 8007ae0:	615a      	str	r2, [r3, #20]
 8007ae2:	bd38      	pop	{r3, r4, r5, pc}
 8007ae4:	20000010 	.word	0x20000010
 8007ae8:	0800afcd 	.word	0x0800afcd
 8007aec:	0800afe4 	.word	0x0800afe4
 8007af0:	abcd330e 	.word	0xabcd330e
 8007af4:	e66d1234 	.word	0xe66d1234
 8007af8:	0005deec 	.word	0x0005deec

08007afc <rand>:
 8007afc:	4b17      	ldr	r3, [pc, #92]	; (8007b5c <rand+0x60>)
 8007afe:	b510      	push	{r4, lr}
 8007b00:	681c      	ldr	r4, [r3, #0]
 8007b02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007b04:	b9b3      	cbnz	r3, 8007b34 <rand+0x38>
 8007b06:	2018      	movs	r0, #24
 8007b08:	f7ff f8be 	bl	8006c88 <malloc>
 8007b0c:	63a0      	str	r0, [r4, #56]	; 0x38
 8007b0e:	b928      	cbnz	r0, 8007b1c <rand+0x20>
 8007b10:	4602      	mov	r2, r0
 8007b12:	4b13      	ldr	r3, [pc, #76]	; (8007b60 <rand+0x64>)
 8007b14:	4813      	ldr	r0, [pc, #76]	; (8007b64 <rand+0x68>)
 8007b16:	214e      	movs	r1, #78	; 0x4e
 8007b18:	f7ff f85c 	bl	8006bd4 <__assert_func>
 8007b1c:	4a12      	ldr	r2, [pc, #72]	; (8007b68 <rand+0x6c>)
 8007b1e:	4b13      	ldr	r3, [pc, #76]	; (8007b6c <rand+0x70>)
 8007b20:	e9c0 2300 	strd	r2, r3, [r0]
 8007b24:	4b12      	ldr	r3, [pc, #72]	; (8007b70 <rand+0x74>)
 8007b26:	6083      	str	r3, [r0, #8]
 8007b28:	230b      	movs	r3, #11
 8007b2a:	8183      	strh	r3, [r0, #12]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	2300      	movs	r3, #0
 8007b30:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007b34:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007b36:	480f      	ldr	r0, [pc, #60]	; (8007b74 <rand+0x78>)
 8007b38:	690a      	ldr	r2, [r1, #16]
 8007b3a:	694b      	ldr	r3, [r1, #20]
 8007b3c:	4c0e      	ldr	r4, [pc, #56]	; (8007b78 <rand+0x7c>)
 8007b3e:	4350      	muls	r0, r2
 8007b40:	fb04 0003 	mla	r0, r4, r3, r0
 8007b44:	fba2 3404 	umull	r3, r4, r2, r4
 8007b48:	1c5a      	adds	r2, r3, #1
 8007b4a:	4404      	add	r4, r0
 8007b4c:	f144 0000 	adc.w	r0, r4, #0
 8007b50:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8007b54:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007b58:	bd10      	pop	{r4, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20000010 	.word	0x20000010
 8007b60:	0800afcd 	.word	0x0800afcd
 8007b64:	0800afe4 	.word	0x0800afe4
 8007b68:	abcd330e 	.word	0xabcd330e
 8007b6c:	e66d1234 	.word	0xe66d1234
 8007b70:	0005deec 	.word	0x0005deec
 8007b74:	5851f42d 	.word	0x5851f42d
 8007b78:	4c957f2d 	.word	0x4c957f2d

08007b7c <_sbrk_r>:
 8007b7c:	b538      	push	{r3, r4, r5, lr}
 8007b7e:	4d06      	ldr	r5, [pc, #24]	; (8007b98 <_sbrk_r+0x1c>)
 8007b80:	2300      	movs	r3, #0
 8007b82:	4604      	mov	r4, r0
 8007b84:	4608      	mov	r0, r1
 8007b86:	602b      	str	r3, [r5, #0]
 8007b88:	f7fa feb8 	bl	80028fc <_sbrk>
 8007b8c:	1c43      	adds	r3, r0, #1
 8007b8e:	d102      	bne.n	8007b96 <_sbrk_r+0x1a>
 8007b90:	682b      	ldr	r3, [r5, #0]
 8007b92:	b103      	cbz	r3, 8007b96 <_sbrk_r+0x1a>
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	bd38      	pop	{r3, r4, r5, pc}
 8007b98:	20000b6c 	.word	0x20000b6c

08007b9c <setvbuf>:
 8007b9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ba0:	461d      	mov	r5, r3
 8007ba2:	4b5d      	ldr	r3, [pc, #372]	; (8007d18 <setvbuf+0x17c>)
 8007ba4:	681f      	ldr	r7, [r3, #0]
 8007ba6:	4604      	mov	r4, r0
 8007ba8:	460e      	mov	r6, r1
 8007baa:	4690      	mov	r8, r2
 8007bac:	b127      	cbz	r7, 8007bb8 <setvbuf+0x1c>
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	b913      	cbnz	r3, 8007bb8 <setvbuf+0x1c>
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	f001 f912 	bl	8008ddc <__sinit>
 8007bb8:	4b58      	ldr	r3, [pc, #352]	; (8007d1c <setvbuf+0x180>)
 8007bba:	429c      	cmp	r4, r3
 8007bbc:	d167      	bne.n	8007c8e <setvbuf+0xf2>
 8007bbe:	687c      	ldr	r4, [r7, #4]
 8007bc0:	f1b8 0f02 	cmp.w	r8, #2
 8007bc4:	d006      	beq.n	8007bd4 <setvbuf+0x38>
 8007bc6:	f1b8 0f01 	cmp.w	r8, #1
 8007bca:	f200 809f 	bhi.w	8007d0c <setvbuf+0x170>
 8007bce:	2d00      	cmp	r5, #0
 8007bd0:	f2c0 809c 	blt.w	8007d0c <setvbuf+0x170>
 8007bd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bd6:	07db      	lsls	r3, r3, #31
 8007bd8:	d405      	bmi.n	8007be6 <setvbuf+0x4a>
 8007bda:	89a3      	ldrh	r3, [r4, #12]
 8007bdc:	0598      	lsls	r0, r3, #22
 8007bde:	d402      	bmi.n	8007be6 <setvbuf+0x4a>
 8007be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007be2:	f001 f99e 	bl	8008f22 <__retarget_lock_acquire_recursive>
 8007be6:	4621      	mov	r1, r4
 8007be8:	4638      	mov	r0, r7
 8007bea:	f001 f863 	bl	8008cb4 <_fflush_r>
 8007bee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bf0:	b141      	cbz	r1, 8007c04 <setvbuf+0x68>
 8007bf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bf6:	4299      	cmp	r1, r3
 8007bf8:	d002      	beq.n	8007c00 <setvbuf+0x64>
 8007bfa:	4638      	mov	r0, r7
 8007bfc:	f7ff f854 	bl	8006ca8 <_free_r>
 8007c00:	2300      	movs	r3, #0
 8007c02:	6363      	str	r3, [r4, #52]	; 0x34
 8007c04:	2300      	movs	r3, #0
 8007c06:	61a3      	str	r3, [r4, #24]
 8007c08:	6063      	str	r3, [r4, #4]
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	0619      	lsls	r1, r3, #24
 8007c0e:	d503      	bpl.n	8007c18 <setvbuf+0x7c>
 8007c10:	6921      	ldr	r1, [r4, #16]
 8007c12:	4638      	mov	r0, r7
 8007c14:	f7ff f848 	bl	8006ca8 <_free_r>
 8007c18:	89a3      	ldrh	r3, [r4, #12]
 8007c1a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007c1e:	f023 0303 	bic.w	r3, r3, #3
 8007c22:	f1b8 0f02 	cmp.w	r8, #2
 8007c26:	81a3      	strh	r3, [r4, #12]
 8007c28:	d06c      	beq.n	8007d04 <setvbuf+0x168>
 8007c2a:	ab01      	add	r3, sp, #4
 8007c2c:	466a      	mov	r2, sp
 8007c2e:	4621      	mov	r1, r4
 8007c30:	4638      	mov	r0, r7
 8007c32:	f001 f978 	bl	8008f26 <__swhatbuf_r>
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	4318      	orrs	r0, r3
 8007c3a:	81a0      	strh	r0, [r4, #12]
 8007c3c:	2d00      	cmp	r5, #0
 8007c3e:	d130      	bne.n	8007ca2 <setvbuf+0x106>
 8007c40:	9d00      	ldr	r5, [sp, #0]
 8007c42:	4628      	mov	r0, r5
 8007c44:	f7ff f820 	bl	8006c88 <malloc>
 8007c48:	4606      	mov	r6, r0
 8007c4a:	2800      	cmp	r0, #0
 8007c4c:	d155      	bne.n	8007cfa <setvbuf+0x15e>
 8007c4e:	f8dd 9000 	ldr.w	r9, [sp]
 8007c52:	45a9      	cmp	r9, r5
 8007c54:	d14a      	bne.n	8007cec <setvbuf+0x150>
 8007c56:	f04f 35ff 	mov.w	r5, #4294967295
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	60a2      	str	r2, [r4, #8]
 8007c5e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8007c62:	6022      	str	r2, [r4, #0]
 8007c64:	6122      	str	r2, [r4, #16]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c6c:	6162      	str	r2, [r4, #20]
 8007c6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c70:	f043 0302 	orr.w	r3, r3, #2
 8007c74:	07d2      	lsls	r2, r2, #31
 8007c76:	81a3      	strh	r3, [r4, #12]
 8007c78:	d405      	bmi.n	8007c86 <setvbuf+0xea>
 8007c7a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007c7e:	d102      	bne.n	8007c86 <setvbuf+0xea>
 8007c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c82:	f001 f94f 	bl	8008f24 <__retarget_lock_release_recursive>
 8007c86:	4628      	mov	r0, r5
 8007c88:	b003      	add	sp, #12
 8007c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c8e:	4b24      	ldr	r3, [pc, #144]	; (8007d20 <setvbuf+0x184>)
 8007c90:	429c      	cmp	r4, r3
 8007c92:	d101      	bne.n	8007c98 <setvbuf+0xfc>
 8007c94:	68bc      	ldr	r4, [r7, #8]
 8007c96:	e793      	b.n	8007bc0 <setvbuf+0x24>
 8007c98:	4b22      	ldr	r3, [pc, #136]	; (8007d24 <setvbuf+0x188>)
 8007c9a:	429c      	cmp	r4, r3
 8007c9c:	bf08      	it	eq
 8007c9e:	68fc      	ldreq	r4, [r7, #12]
 8007ca0:	e78e      	b.n	8007bc0 <setvbuf+0x24>
 8007ca2:	2e00      	cmp	r6, #0
 8007ca4:	d0cd      	beq.n	8007c42 <setvbuf+0xa6>
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	b913      	cbnz	r3, 8007cb0 <setvbuf+0x114>
 8007caa:	4638      	mov	r0, r7
 8007cac:	f001 f896 	bl	8008ddc <__sinit>
 8007cb0:	f1b8 0f01 	cmp.w	r8, #1
 8007cb4:	bf08      	it	eq
 8007cb6:	89a3      	ldrheq	r3, [r4, #12]
 8007cb8:	6026      	str	r6, [r4, #0]
 8007cba:	bf04      	itt	eq
 8007cbc:	f043 0301 	orreq.w	r3, r3, #1
 8007cc0:	81a3      	strheq	r3, [r4, #12]
 8007cc2:	89a2      	ldrh	r2, [r4, #12]
 8007cc4:	f012 0308 	ands.w	r3, r2, #8
 8007cc8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007ccc:	d01c      	beq.n	8007d08 <setvbuf+0x16c>
 8007cce:	07d3      	lsls	r3, r2, #31
 8007cd0:	bf41      	itttt	mi
 8007cd2:	2300      	movmi	r3, #0
 8007cd4:	426d      	negmi	r5, r5
 8007cd6:	60a3      	strmi	r3, [r4, #8]
 8007cd8:	61a5      	strmi	r5, [r4, #24]
 8007cda:	bf58      	it	pl
 8007cdc:	60a5      	strpl	r5, [r4, #8]
 8007cde:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007ce0:	f015 0501 	ands.w	r5, r5, #1
 8007ce4:	d115      	bne.n	8007d12 <setvbuf+0x176>
 8007ce6:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007cea:	e7c8      	b.n	8007c7e <setvbuf+0xe2>
 8007cec:	4648      	mov	r0, r9
 8007cee:	f7fe ffcb 	bl	8006c88 <malloc>
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d0ae      	beq.n	8007c56 <setvbuf+0xba>
 8007cf8:	464d      	mov	r5, r9
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d00:	81a3      	strh	r3, [r4, #12]
 8007d02:	e7d0      	b.n	8007ca6 <setvbuf+0x10a>
 8007d04:	2500      	movs	r5, #0
 8007d06:	e7a8      	b.n	8007c5a <setvbuf+0xbe>
 8007d08:	60a3      	str	r3, [r4, #8]
 8007d0a:	e7e8      	b.n	8007cde <setvbuf+0x142>
 8007d0c:	f04f 35ff 	mov.w	r5, #4294967295
 8007d10:	e7b9      	b.n	8007c86 <setvbuf+0xea>
 8007d12:	2500      	movs	r5, #0
 8007d14:	e7b7      	b.n	8007c86 <setvbuf+0xea>
 8007d16:	bf00      	nop
 8007d18:	20000010 	.word	0x20000010
 8007d1c:	0800b0e0 	.word	0x0800b0e0
 8007d20:	0800b100 	.word	0x0800b100
 8007d24:	0800b0c0 	.word	0x0800b0c0

08007d28 <__swbuf_r>:
 8007d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d2a:	460e      	mov	r6, r1
 8007d2c:	4614      	mov	r4, r2
 8007d2e:	4605      	mov	r5, r0
 8007d30:	b118      	cbz	r0, 8007d3a <__swbuf_r+0x12>
 8007d32:	6983      	ldr	r3, [r0, #24]
 8007d34:	b90b      	cbnz	r3, 8007d3a <__swbuf_r+0x12>
 8007d36:	f001 f851 	bl	8008ddc <__sinit>
 8007d3a:	4b21      	ldr	r3, [pc, #132]	; (8007dc0 <__swbuf_r+0x98>)
 8007d3c:	429c      	cmp	r4, r3
 8007d3e:	d12b      	bne.n	8007d98 <__swbuf_r+0x70>
 8007d40:	686c      	ldr	r4, [r5, #4]
 8007d42:	69a3      	ldr	r3, [r4, #24]
 8007d44:	60a3      	str	r3, [r4, #8]
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	071a      	lsls	r2, r3, #28
 8007d4a:	d52f      	bpl.n	8007dac <__swbuf_r+0x84>
 8007d4c:	6923      	ldr	r3, [r4, #16]
 8007d4e:	b36b      	cbz	r3, 8007dac <__swbuf_r+0x84>
 8007d50:	6923      	ldr	r3, [r4, #16]
 8007d52:	6820      	ldr	r0, [r4, #0]
 8007d54:	1ac0      	subs	r0, r0, r3
 8007d56:	6963      	ldr	r3, [r4, #20]
 8007d58:	b2f6      	uxtb	r6, r6
 8007d5a:	4283      	cmp	r3, r0
 8007d5c:	4637      	mov	r7, r6
 8007d5e:	dc04      	bgt.n	8007d6a <__swbuf_r+0x42>
 8007d60:	4621      	mov	r1, r4
 8007d62:	4628      	mov	r0, r5
 8007d64:	f000 ffa6 	bl	8008cb4 <_fflush_r>
 8007d68:	bb30      	cbnz	r0, 8007db8 <__swbuf_r+0x90>
 8007d6a:	68a3      	ldr	r3, [r4, #8]
 8007d6c:	3b01      	subs	r3, #1
 8007d6e:	60a3      	str	r3, [r4, #8]
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	1c5a      	adds	r2, r3, #1
 8007d74:	6022      	str	r2, [r4, #0]
 8007d76:	701e      	strb	r6, [r3, #0]
 8007d78:	6963      	ldr	r3, [r4, #20]
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	4283      	cmp	r3, r0
 8007d7e:	d004      	beq.n	8007d8a <__swbuf_r+0x62>
 8007d80:	89a3      	ldrh	r3, [r4, #12]
 8007d82:	07db      	lsls	r3, r3, #31
 8007d84:	d506      	bpl.n	8007d94 <__swbuf_r+0x6c>
 8007d86:	2e0a      	cmp	r6, #10
 8007d88:	d104      	bne.n	8007d94 <__swbuf_r+0x6c>
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	f000 ff91 	bl	8008cb4 <_fflush_r>
 8007d92:	b988      	cbnz	r0, 8007db8 <__swbuf_r+0x90>
 8007d94:	4638      	mov	r0, r7
 8007d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d98:	4b0a      	ldr	r3, [pc, #40]	; (8007dc4 <__swbuf_r+0x9c>)
 8007d9a:	429c      	cmp	r4, r3
 8007d9c:	d101      	bne.n	8007da2 <__swbuf_r+0x7a>
 8007d9e:	68ac      	ldr	r4, [r5, #8]
 8007da0:	e7cf      	b.n	8007d42 <__swbuf_r+0x1a>
 8007da2:	4b09      	ldr	r3, [pc, #36]	; (8007dc8 <__swbuf_r+0xa0>)
 8007da4:	429c      	cmp	r4, r3
 8007da6:	bf08      	it	eq
 8007da8:	68ec      	ldreq	r4, [r5, #12]
 8007daa:	e7ca      	b.n	8007d42 <__swbuf_r+0x1a>
 8007dac:	4621      	mov	r1, r4
 8007dae:	4628      	mov	r0, r5
 8007db0:	f000 f80c 	bl	8007dcc <__swsetup_r>
 8007db4:	2800      	cmp	r0, #0
 8007db6:	d0cb      	beq.n	8007d50 <__swbuf_r+0x28>
 8007db8:	f04f 37ff 	mov.w	r7, #4294967295
 8007dbc:	e7ea      	b.n	8007d94 <__swbuf_r+0x6c>
 8007dbe:	bf00      	nop
 8007dc0:	0800b0e0 	.word	0x0800b0e0
 8007dc4:	0800b100 	.word	0x0800b100
 8007dc8:	0800b0c0 	.word	0x0800b0c0

08007dcc <__swsetup_r>:
 8007dcc:	4b32      	ldr	r3, [pc, #200]	; (8007e98 <__swsetup_r+0xcc>)
 8007dce:	b570      	push	{r4, r5, r6, lr}
 8007dd0:	681d      	ldr	r5, [r3, #0]
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	b125      	cbz	r5, 8007de2 <__swsetup_r+0x16>
 8007dd8:	69ab      	ldr	r3, [r5, #24]
 8007dda:	b913      	cbnz	r3, 8007de2 <__swsetup_r+0x16>
 8007ddc:	4628      	mov	r0, r5
 8007dde:	f000 fffd 	bl	8008ddc <__sinit>
 8007de2:	4b2e      	ldr	r3, [pc, #184]	; (8007e9c <__swsetup_r+0xd0>)
 8007de4:	429c      	cmp	r4, r3
 8007de6:	d10f      	bne.n	8007e08 <__swsetup_r+0x3c>
 8007de8:	686c      	ldr	r4, [r5, #4]
 8007dea:	89a3      	ldrh	r3, [r4, #12]
 8007dec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007df0:	0719      	lsls	r1, r3, #28
 8007df2:	d42c      	bmi.n	8007e4e <__swsetup_r+0x82>
 8007df4:	06dd      	lsls	r5, r3, #27
 8007df6:	d411      	bmi.n	8007e1c <__swsetup_r+0x50>
 8007df8:	2309      	movs	r3, #9
 8007dfa:	6033      	str	r3, [r6, #0]
 8007dfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e00:	81a3      	strh	r3, [r4, #12]
 8007e02:	f04f 30ff 	mov.w	r0, #4294967295
 8007e06:	e03e      	b.n	8007e86 <__swsetup_r+0xba>
 8007e08:	4b25      	ldr	r3, [pc, #148]	; (8007ea0 <__swsetup_r+0xd4>)
 8007e0a:	429c      	cmp	r4, r3
 8007e0c:	d101      	bne.n	8007e12 <__swsetup_r+0x46>
 8007e0e:	68ac      	ldr	r4, [r5, #8]
 8007e10:	e7eb      	b.n	8007dea <__swsetup_r+0x1e>
 8007e12:	4b24      	ldr	r3, [pc, #144]	; (8007ea4 <__swsetup_r+0xd8>)
 8007e14:	429c      	cmp	r4, r3
 8007e16:	bf08      	it	eq
 8007e18:	68ec      	ldreq	r4, [r5, #12]
 8007e1a:	e7e6      	b.n	8007dea <__swsetup_r+0x1e>
 8007e1c:	0758      	lsls	r0, r3, #29
 8007e1e:	d512      	bpl.n	8007e46 <__swsetup_r+0x7a>
 8007e20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e22:	b141      	cbz	r1, 8007e36 <__swsetup_r+0x6a>
 8007e24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	d002      	beq.n	8007e32 <__swsetup_r+0x66>
 8007e2c:	4630      	mov	r0, r6
 8007e2e:	f7fe ff3b 	bl	8006ca8 <_free_r>
 8007e32:	2300      	movs	r3, #0
 8007e34:	6363      	str	r3, [r4, #52]	; 0x34
 8007e36:	89a3      	ldrh	r3, [r4, #12]
 8007e38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e3c:	81a3      	strh	r3, [r4, #12]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	6023      	str	r3, [r4, #0]
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	f043 0308 	orr.w	r3, r3, #8
 8007e4c:	81a3      	strh	r3, [r4, #12]
 8007e4e:	6923      	ldr	r3, [r4, #16]
 8007e50:	b94b      	cbnz	r3, 8007e66 <__swsetup_r+0x9a>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e5c:	d003      	beq.n	8007e66 <__swsetup_r+0x9a>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4630      	mov	r0, r6
 8007e62:	f001 f885 	bl	8008f70 <__smakebuf_r>
 8007e66:	89a0      	ldrh	r0, [r4, #12]
 8007e68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e6c:	f010 0301 	ands.w	r3, r0, #1
 8007e70:	d00a      	beq.n	8007e88 <__swsetup_r+0xbc>
 8007e72:	2300      	movs	r3, #0
 8007e74:	60a3      	str	r3, [r4, #8]
 8007e76:	6963      	ldr	r3, [r4, #20]
 8007e78:	425b      	negs	r3, r3
 8007e7a:	61a3      	str	r3, [r4, #24]
 8007e7c:	6923      	ldr	r3, [r4, #16]
 8007e7e:	b943      	cbnz	r3, 8007e92 <__swsetup_r+0xc6>
 8007e80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e84:	d1ba      	bne.n	8007dfc <__swsetup_r+0x30>
 8007e86:	bd70      	pop	{r4, r5, r6, pc}
 8007e88:	0781      	lsls	r1, r0, #30
 8007e8a:	bf58      	it	pl
 8007e8c:	6963      	ldrpl	r3, [r4, #20]
 8007e8e:	60a3      	str	r3, [r4, #8]
 8007e90:	e7f4      	b.n	8007e7c <__swsetup_r+0xb0>
 8007e92:	2000      	movs	r0, #0
 8007e94:	e7f7      	b.n	8007e86 <__swsetup_r+0xba>
 8007e96:	bf00      	nop
 8007e98:	20000010 	.word	0x20000010
 8007e9c:	0800b0e0 	.word	0x0800b0e0
 8007ea0:	0800b100 	.word	0x0800b100
 8007ea4:	0800b0c0 	.word	0x0800b0c0

08007ea8 <abort>:
 8007ea8:	b508      	push	{r3, lr}
 8007eaa:	2006      	movs	r0, #6
 8007eac:	f001 fc70 	bl	8009790 <raise>
 8007eb0:	2001      	movs	r0, #1
 8007eb2:	f7fa fd11 	bl	80028d8 <_exit>

08007eb6 <quorem>:
 8007eb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eba:	6903      	ldr	r3, [r0, #16]
 8007ebc:	690c      	ldr	r4, [r1, #16]
 8007ebe:	42a3      	cmp	r3, r4
 8007ec0:	4607      	mov	r7, r0
 8007ec2:	f2c0 8081 	blt.w	8007fc8 <quorem+0x112>
 8007ec6:	3c01      	subs	r4, #1
 8007ec8:	f101 0814 	add.w	r8, r1, #20
 8007ecc:	f100 0514 	add.w	r5, r0, #20
 8007ed0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ed4:	9301      	str	r3, [sp, #4]
 8007ed6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007eda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ee6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007eea:	fbb2 f6f3 	udiv	r6, r2, r3
 8007eee:	d331      	bcc.n	8007f54 <quorem+0x9e>
 8007ef0:	f04f 0e00 	mov.w	lr, #0
 8007ef4:	4640      	mov	r0, r8
 8007ef6:	46ac      	mov	ip, r5
 8007ef8:	46f2      	mov	sl, lr
 8007efa:	f850 2b04 	ldr.w	r2, [r0], #4
 8007efe:	b293      	uxth	r3, r2
 8007f00:	fb06 e303 	mla	r3, r6, r3, lr
 8007f04:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	ebaa 0303 	sub.w	r3, sl, r3
 8007f0e:	0c12      	lsrs	r2, r2, #16
 8007f10:	f8dc a000 	ldr.w	sl, [ip]
 8007f14:	fb06 e202 	mla	r2, r6, r2, lr
 8007f18:	fa13 f38a 	uxtah	r3, r3, sl
 8007f1c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007f20:	fa1f fa82 	uxth.w	sl, r2
 8007f24:	f8dc 2000 	ldr.w	r2, [ip]
 8007f28:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007f2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f36:	4581      	cmp	r9, r0
 8007f38:	f84c 3b04 	str.w	r3, [ip], #4
 8007f3c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007f40:	d2db      	bcs.n	8007efa <quorem+0x44>
 8007f42:	f855 300b 	ldr.w	r3, [r5, fp]
 8007f46:	b92b      	cbnz	r3, 8007f54 <quorem+0x9e>
 8007f48:	9b01      	ldr	r3, [sp, #4]
 8007f4a:	3b04      	subs	r3, #4
 8007f4c:	429d      	cmp	r5, r3
 8007f4e:	461a      	mov	r2, r3
 8007f50:	d32e      	bcc.n	8007fb0 <quorem+0xfa>
 8007f52:	613c      	str	r4, [r7, #16]
 8007f54:	4638      	mov	r0, r7
 8007f56:	f001 fae3 	bl	8009520 <__mcmp>
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	db24      	blt.n	8007fa8 <quorem+0xf2>
 8007f5e:	3601      	adds	r6, #1
 8007f60:	4628      	mov	r0, r5
 8007f62:	f04f 0c00 	mov.w	ip, #0
 8007f66:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f6a:	f8d0 e000 	ldr.w	lr, [r0]
 8007f6e:	b293      	uxth	r3, r2
 8007f70:	ebac 0303 	sub.w	r3, ip, r3
 8007f74:	0c12      	lsrs	r2, r2, #16
 8007f76:	fa13 f38e 	uxtah	r3, r3, lr
 8007f7a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f88:	45c1      	cmp	r9, r8
 8007f8a:	f840 3b04 	str.w	r3, [r0], #4
 8007f8e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f92:	d2e8      	bcs.n	8007f66 <quorem+0xb0>
 8007f94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f9c:	b922      	cbnz	r2, 8007fa8 <quorem+0xf2>
 8007f9e:	3b04      	subs	r3, #4
 8007fa0:	429d      	cmp	r5, r3
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	d30a      	bcc.n	8007fbc <quorem+0x106>
 8007fa6:	613c      	str	r4, [r7, #16]
 8007fa8:	4630      	mov	r0, r6
 8007faa:	b003      	add	sp, #12
 8007fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fb0:	6812      	ldr	r2, [r2, #0]
 8007fb2:	3b04      	subs	r3, #4
 8007fb4:	2a00      	cmp	r2, #0
 8007fb6:	d1cc      	bne.n	8007f52 <quorem+0x9c>
 8007fb8:	3c01      	subs	r4, #1
 8007fba:	e7c7      	b.n	8007f4c <quorem+0x96>
 8007fbc:	6812      	ldr	r2, [r2, #0]
 8007fbe:	3b04      	subs	r3, #4
 8007fc0:	2a00      	cmp	r2, #0
 8007fc2:	d1f0      	bne.n	8007fa6 <quorem+0xf0>
 8007fc4:	3c01      	subs	r4, #1
 8007fc6:	e7eb      	b.n	8007fa0 <quorem+0xea>
 8007fc8:	2000      	movs	r0, #0
 8007fca:	e7ee      	b.n	8007faa <quorem+0xf4>
 8007fcc:	0000      	movs	r0, r0
	...

08007fd0 <_dtoa_r>:
 8007fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd4:	ed2d 8b02 	vpush	{d8}
 8007fd8:	ec57 6b10 	vmov	r6, r7, d0
 8007fdc:	b095      	sub	sp, #84	; 0x54
 8007fde:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007fe0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007fe4:	9105      	str	r1, [sp, #20]
 8007fe6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007fea:	4604      	mov	r4, r0
 8007fec:	9209      	str	r2, [sp, #36]	; 0x24
 8007fee:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ff0:	b975      	cbnz	r5, 8008010 <_dtoa_r+0x40>
 8007ff2:	2010      	movs	r0, #16
 8007ff4:	f7fe fe48 	bl	8006c88 <malloc>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	6260      	str	r0, [r4, #36]	; 0x24
 8007ffc:	b920      	cbnz	r0, 8008008 <_dtoa_r+0x38>
 8007ffe:	4bb2      	ldr	r3, [pc, #712]	; (80082c8 <_dtoa_r+0x2f8>)
 8008000:	21ea      	movs	r1, #234	; 0xea
 8008002:	48b2      	ldr	r0, [pc, #712]	; (80082cc <_dtoa_r+0x2fc>)
 8008004:	f7fe fde6 	bl	8006bd4 <__assert_func>
 8008008:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800800c:	6005      	str	r5, [r0, #0]
 800800e:	60c5      	str	r5, [r0, #12]
 8008010:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008012:	6819      	ldr	r1, [r3, #0]
 8008014:	b151      	cbz	r1, 800802c <_dtoa_r+0x5c>
 8008016:	685a      	ldr	r2, [r3, #4]
 8008018:	604a      	str	r2, [r1, #4]
 800801a:	2301      	movs	r3, #1
 800801c:	4093      	lsls	r3, r2
 800801e:	608b      	str	r3, [r1, #8]
 8008020:	4620      	mov	r0, r4
 8008022:	f001 f83f 	bl	80090a4 <_Bfree>
 8008026:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008028:	2200      	movs	r2, #0
 800802a:	601a      	str	r2, [r3, #0]
 800802c:	1e3b      	subs	r3, r7, #0
 800802e:	bfb9      	ittee	lt
 8008030:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008034:	9303      	strlt	r3, [sp, #12]
 8008036:	2300      	movge	r3, #0
 8008038:	f8c8 3000 	strge.w	r3, [r8]
 800803c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008040:	4ba3      	ldr	r3, [pc, #652]	; (80082d0 <_dtoa_r+0x300>)
 8008042:	bfbc      	itt	lt
 8008044:	2201      	movlt	r2, #1
 8008046:	f8c8 2000 	strlt.w	r2, [r8]
 800804a:	ea33 0309 	bics.w	r3, r3, r9
 800804e:	d11b      	bne.n	8008088 <_dtoa_r+0xb8>
 8008050:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008052:	f242 730f 	movw	r3, #9999	; 0x270f
 8008056:	6013      	str	r3, [r2, #0]
 8008058:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800805c:	4333      	orrs	r3, r6
 800805e:	f000 857a 	beq.w	8008b56 <_dtoa_r+0xb86>
 8008062:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008064:	b963      	cbnz	r3, 8008080 <_dtoa_r+0xb0>
 8008066:	4b9b      	ldr	r3, [pc, #620]	; (80082d4 <_dtoa_r+0x304>)
 8008068:	e024      	b.n	80080b4 <_dtoa_r+0xe4>
 800806a:	4b9b      	ldr	r3, [pc, #620]	; (80082d8 <_dtoa_r+0x308>)
 800806c:	9300      	str	r3, [sp, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008072:	6013      	str	r3, [r2, #0]
 8008074:	9800      	ldr	r0, [sp, #0]
 8008076:	b015      	add	sp, #84	; 0x54
 8008078:	ecbd 8b02 	vpop	{d8}
 800807c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008080:	4b94      	ldr	r3, [pc, #592]	; (80082d4 <_dtoa_r+0x304>)
 8008082:	9300      	str	r3, [sp, #0]
 8008084:	3303      	adds	r3, #3
 8008086:	e7f3      	b.n	8008070 <_dtoa_r+0xa0>
 8008088:	ed9d 7b02 	vldr	d7, [sp, #8]
 800808c:	2200      	movs	r2, #0
 800808e:	ec51 0b17 	vmov	r0, r1, d7
 8008092:	2300      	movs	r3, #0
 8008094:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008098:	f7f9 fc4e 	bl	8001938 <__aeabi_dcmpeq>
 800809c:	4680      	mov	r8, r0
 800809e:	b158      	cbz	r0, 80080b8 <_dtoa_r+0xe8>
 80080a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80080a2:	2301      	movs	r3, #1
 80080a4:	6013      	str	r3, [r2, #0]
 80080a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 8551 	beq.w	8008b50 <_dtoa_r+0xb80>
 80080ae:	488b      	ldr	r0, [pc, #556]	; (80082dc <_dtoa_r+0x30c>)
 80080b0:	6018      	str	r0, [r3, #0]
 80080b2:	1e43      	subs	r3, r0, #1
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	e7dd      	b.n	8008074 <_dtoa_r+0xa4>
 80080b8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80080bc:	aa12      	add	r2, sp, #72	; 0x48
 80080be:	a913      	add	r1, sp, #76	; 0x4c
 80080c0:	4620      	mov	r0, r4
 80080c2:	f001 fad1 	bl	8009668 <__d2b>
 80080c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080ca:	4683      	mov	fp, r0
 80080cc:	2d00      	cmp	r5, #0
 80080ce:	d07c      	beq.n	80081ca <_dtoa_r+0x1fa>
 80080d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80080d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080da:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80080de:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80080e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80080e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80080ea:	4b7d      	ldr	r3, [pc, #500]	; (80082e0 <_dtoa_r+0x310>)
 80080ec:	2200      	movs	r2, #0
 80080ee:	4630      	mov	r0, r6
 80080f0:	4639      	mov	r1, r7
 80080f2:	f7f9 f801 	bl	80010f8 <__aeabi_dsub>
 80080f6:	a36e      	add	r3, pc, #440	; (adr r3, 80082b0 <_dtoa_r+0x2e0>)
 80080f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fc:	f7f9 f9b4 	bl	8001468 <__aeabi_dmul>
 8008100:	a36d      	add	r3, pc, #436	; (adr r3, 80082b8 <_dtoa_r+0x2e8>)
 8008102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008106:	f7f8 fff9 	bl	80010fc <__adddf3>
 800810a:	4606      	mov	r6, r0
 800810c:	4628      	mov	r0, r5
 800810e:	460f      	mov	r7, r1
 8008110:	f7f9 f940 	bl	8001394 <__aeabi_i2d>
 8008114:	a36a      	add	r3, pc, #424	; (adr r3, 80082c0 <_dtoa_r+0x2f0>)
 8008116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811a:	f7f9 f9a5 	bl	8001468 <__aeabi_dmul>
 800811e:	4602      	mov	r2, r0
 8008120:	460b      	mov	r3, r1
 8008122:	4630      	mov	r0, r6
 8008124:	4639      	mov	r1, r7
 8008126:	f7f8 ffe9 	bl	80010fc <__adddf3>
 800812a:	4606      	mov	r6, r0
 800812c:	460f      	mov	r7, r1
 800812e:	f7f9 fc4b 	bl	80019c8 <__aeabi_d2iz>
 8008132:	2200      	movs	r2, #0
 8008134:	4682      	mov	sl, r0
 8008136:	2300      	movs	r3, #0
 8008138:	4630      	mov	r0, r6
 800813a:	4639      	mov	r1, r7
 800813c:	f7f9 fc06 	bl	800194c <__aeabi_dcmplt>
 8008140:	b148      	cbz	r0, 8008156 <_dtoa_r+0x186>
 8008142:	4650      	mov	r0, sl
 8008144:	f7f9 f926 	bl	8001394 <__aeabi_i2d>
 8008148:	4632      	mov	r2, r6
 800814a:	463b      	mov	r3, r7
 800814c:	f7f9 fbf4 	bl	8001938 <__aeabi_dcmpeq>
 8008150:	b908      	cbnz	r0, 8008156 <_dtoa_r+0x186>
 8008152:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008156:	f1ba 0f16 	cmp.w	sl, #22
 800815a:	d854      	bhi.n	8008206 <_dtoa_r+0x236>
 800815c:	4b61      	ldr	r3, [pc, #388]	; (80082e4 <_dtoa_r+0x314>)
 800815e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008166:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800816a:	f7f9 fbef 	bl	800194c <__aeabi_dcmplt>
 800816e:	2800      	cmp	r0, #0
 8008170:	d04b      	beq.n	800820a <_dtoa_r+0x23a>
 8008172:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008176:	2300      	movs	r3, #0
 8008178:	930e      	str	r3, [sp, #56]	; 0x38
 800817a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800817c:	1b5d      	subs	r5, r3, r5
 800817e:	1e6b      	subs	r3, r5, #1
 8008180:	9304      	str	r3, [sp, #16]
 8008182:	bf43      	ittte	mi
 8008184:	2300      	movmi	r3, #0
 8008186:	f1c5 0801 	rsbmi	r8, r5, #1
 800818a:	9304      	strmi	r3, [sp, #16]
 800818c:	f04f 0800 	movpl.w	r8, #0
 8008190:	f1ba 0f00 	cmp.w	sl, #0
 8008194:	db3b      	blt.n	800820e <_dtoa_r+0x23e>
 8008196:	9b04      	ldr	r3, [sp, #16]
 8008198:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800819c:	4453      	add	r3, sl
 800819e:	9304      	str	r3, [sp, #16]
 80081a0:	2300      	movs	r3, #0
 80081a2:	9306      	str	r3, [sp, #24]
 80081a4:	9b05      	ldr	r3, [sp, #20]
 80081a6:	2b09      	cmp	r3, #9
 80081a8:	d869      	bhi.n	800827e <_dtoa_r+0x2ae>
 80081aa:	2b05      	cmp	r3, #5
 80081ac:	bfc4      	itt	gt
 80081ae:	3b04      	subgt	r3, #4
 80081b0:	9305      	strgt	r3, [sp, #20]
 80081b2:	9b05      	ldr	r3, [sp, #20]
 80081b4:	f1a3 0302 	sub.w	r3, r3, #2
 80081b8:	bfcc      	ite	gt
 80081ba:	2500      	movgt	r5, #0
 80081bc:	2501      	movle	r5, #1
 80081be:	2b03      	cmp	r3, #3
 80081c0:	d869      	bhi.n	8008296 <_dtoa_r+0x2c6>
 80081c2:	e8df f003 	tbb	[pc, r3]
 80081c6:	4e2c      	.short	0x4e2c
 80081c8:	5a4c      	.short	0x5a4c
 80081ca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80081ce:	441d      	add	r5, r3
 80081d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	bfc1      	itttt	gt
 80081d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80081dc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80081e0:	fa09 f303 	lslgt.w	r3, r9, r3
 80081e4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80081e8:	bfda      	itte	le
 80081ea:	f1c3 0320 	rsble	r3, r3, #32
 80081ee:	fa06 f003 	lslle.w	r0, r6, r3
 80081f2:	4318      	orrgt	r0, r3
 80081f4:	f7f9 f8be 	bl	8001374 <__aeabi_ui2d>
 80081f8:	2301      	movs	r3, #1
 80081fa:	4606      	mov	r6, r0
 80081fc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008200:	3d01      	subs	r5, #1
 8008202:	9310      	str	r3, [sp, #64]	; 0x40
 8008204:	e771      	b.n	80080ea <_dtoa_r+0x11a>
 8008206:	2301      	movs	r3, #1
 8008208:	e7b6      	b.n	8008178 <_dtoa_r+0x1a8>
 800820a:	900e      	str	r0, [sp, #56]	; 0x38
 800820c:	e7b5      	b.n	800817a <_dtoa_r+0x1aa>
 800820e:	f1ca 0300 	rsb	r3, sl, #0
 8008212:	9306      	str	r3, [sp, #24]
 8008214:	2300      	movs	r3, #0
 8008216:	eba8 080a 	sub.w	r8, r8, sl
 800821a:	930d      	str	r3, [sp, #52]	; 0x34
 800821c:	e7c2      	b.n	80081a4 <_dtoa_r+0x1d4>
 800821e:	2300      	movs	r3, #0
 8008220:	9308      	str	r3, [sp, #32]
 8008222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008224:	2b00      	cmp	r3, #0
 8008226:	dc39      	bgt.n	800829c <_dtoa_r+0x2cc>
 8008228:	f04f 0901 	mov.w	r9, #1
 800822c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008230:	464b      	mov	r3, r9
 8008232:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008236:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008238:	2200      	movs	r2, #0
 800823a:	6042      	str	r2, [r0, #4]
 800823c:	2204      	movs	r2, #4
 800823e:	f102 0614 	add.w	r6, r2, #20
 8008242:	429e      	cmp	r6, r3
 8008244:	6841      	ldr	r1, [r0, #4]
 8008246:	d92f      	bls.n	80082a8 <_dtoa_r+0x2d8>
 8008248:	4620      	mov	r0, r4
 800824a:	f000 feeb 	bl	8009024 <_Balloc>
 800824e:	9000      	str	r0, [sp, #0]
 8008250:	2800      	cmp	r0, #0
 8008252:	d14b      	bne.n	80082ec <_dtoa_r+0x31c>
 8008254:	4b24      	ldr	r3, [pc, #144]	; (80082e8 <_dtoa_r+0x318>)
 8008256:	4602      	mov	r2, r0
 8008258:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800825c:	e6d1      	b.n	8008002 <_dtoa_r+0x32>
 800825e:	2301      	movs	r3, #1
 8008260:	e7de      	b.n	8008220 <_dtoa_r+0x250>
 8008262:	2300      	movs	r3, #0
 8008264:	9308      	str	r3, [sp, #32]
 8008266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008268:	eb0a 0903 	add.w	r9, sl, r3
 800826c:	f109 0301 	add.w	r3, r9, #1
 8008270:	2b01      	cmp	r3, #1
 8008272:	9301      	str	r3, [sp, #4]
 8008274:	bfb8      	it	lt
 8008276:	2301      	movlt	r3, #1
 8008278:	e7dd      	b.n	8008236 <_dtoa_r+0x266>
 800827a:	2301      	movs	r3, #1
 800827c:	e7f2      	b.n	8008264 <_dtoa_r+0x294>
 800827e:	2501      	movs	r5, #1
 8008280:	2300      	movs	r3, #0
 8008282:	9305      	str	r3, [sp, #20]
 8008284:	9508      	str	r5, [sp, #32]
 8008286:	f04f 39ff 	mov.w	r9, #4294967295
 800828a:	2200      	movs	r2, #0
 800828c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008290:	2312      	movs	r3, #18
 8008292:	9209      	str	r2, [sp, #36]	; 0x24
 8008294:	e7cf      	b.n	8008236 <_dtoa_r+0x266>
 8008296:	2301      	movs	r3, #1
 8008298:	9308      	str	r3, [sp, #32]
 800829a:	e7f4      	b.n	8008286 <_dtoa_r+0x2b6>
 800829c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80082a0:	f8cd 9004 	str.w	r9, [sp, #4]
 80082a4:	464b      	mov	r3, r9
 80082a6:	e7c6      	b.n	8008236 <_dtoa_r+0x266>
 80082a8:	3101      	adds	r1, #1
 80082aa:	6041      	str	r1, [r0, #4]
 80082ac:	0052      	lsls	r2, r2, #1
 80082ae:	e7c6      	b.n	800823e <_dtoa_r+0x26e>
 80082b0:	636f4361 	.word	0x636f4361
 80082b4:	3fd287a7 	.word	0x3fd287a7
 80082b8:	8b60c8b3 	.word	0x8b60c8b3
 80082bc:	3fc68a28 	.word	0x3fc68a28
 80082c0:	509f79fb 	.word	0x509f79fb
 80082c4:	3fd34413 	.word	0x3fd34413
 80082c8:	0800afcd 	.word	0x0800afcd
 80082cc:	0800b050 	.word	0x0800b050
 80082d0:	7ff00000 	.word	0x7ff00000
 80082d4:	0800b04c 	.word	0x0800b04c
 80082d8:	0800b043 	.word	0x0800b043
 80082dc:	0800afaa 	.word	0x0800afaa
 80082e0:	3ff80000 	.word	0x3ff80000
 80082e4:	0800b1a8 	.word	0x0800b1a8
 80082e8:	0800b0af 	.word	0x0800b0af
 80082ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082ee:	9a00      	ldr	r2, [sp, #0]
 80082f0:	601a      	str	r2, [r3, #0]
 80082f2:	9b01      	ldr	r3, [sp, #4]
 80082f4:	2b0e      	cmp	r3, #14
 80082f6:	f200 80ad 	bhi.w	8008454 <_dtoa_r+0x484>
 80082fa:	2d00      	cmp	r5, #0
 80082fc:	f000 80aa 	beq.w	8008454 <_dtoa_r+0x484>
 8008300:	f1ba 0f00 	cmp.w	sl, #0
 8008304:	dd36      	ble.n	8008374 <_dtoa_r+0x3a4>
 8008306:	4ac3      	ldr	r2, [pc, #780]	; (8008614 <_dtoa_r+0x644>)
 8008308:	f00a 030f 	and.w	r3, sl, #15
 800830c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008310:	ed93 7b00 	vldr	d7, [r3]
 8008314:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008318:	ea4f 172a 	mov.w	r7, sl, asr #4
 800831c:	eeb0 8a47 	vmov.f32	s16, s14
 8008320:	eef0 8a67 	vmov.f32	s17, s15
 8008324:	d016      	beq.n	8008354 <_dtoa_r+0x384>
 8008326:	4bbc      	ldr	r3, [pc, #752]	; (8008618 <_dtoa_r+0x648>)
 8008328:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800832c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008330:	f7f9 f9c4 	bl	80016bc <__aeabi_ddiv>
 8008334:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008338:	f007 070f 	and.w	r7, r7, #15
 800833c:	2503      	movs	r5, #3
 800833e:	4eb6      	ldr	r6, [pc, #728]	; (8008618 <_dtoa_r+0x648>)
 8008340:	b957      	cbnz	r7, 8008358 <_dtoa_r+0x388>
 8008342:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008346:	ec53 2b18 	vmov	r2, r3, d8
 800834a:	f7f9 f9b7 	bl	80016bc <__aeabi_ddiv>
 800834e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008352:	e029      	b.n	80083a8 <_dtoa_r+0x3d8>
 8008354:	2502      	movs	r5, #2
 8008356:	e7f2      	b.n	800833e <_dtoa_r+0x36e>
 8008358:	07f9      	lsls	r1, r7, #31
 800835a:	d508      	bpl.n	800836e <_dtoa_r+0x39e>
 800835c:	ec51 0b18 	vmov	r0, r1, d8
 8008360:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008364:	f7f9 f880 	bl	8001468 <__aeabi_dmul>
 8008368:	ec41 0b18 	vmov	d8, r0, r1
 800836c:	3501      	adds	r5, #1
 800836e:	107f      	asrs	r7, r7, #1
 8008370:	3608      	adds	r6, #8
 8008372:	e7e5      	b.n	8008340 <_dtoa_r+0x370>
 8008374:	f000 80a6 	beq.w	80084c4 <_dtoa_r+0x4f4>
 8008378:	f1ca 0600 	rsb	r6, sl, #0
 800837c:	4ba5      	ldr	r3, [pc, #660]	; (8008614 <_dtoa_r+0x644>)
 800837e:	4fa6      	ldr	r7, [pc, #664]	; (8008618 <_dtoa_r+0x648>)
 8008380:	f006 020f 	and.w	r2, r6, #15
 8008384:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008390:	f7f9 f86a 	bl	8001468 <__aeabi_dmul>
 8008394:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008398:	1136      	asrs	r6, r6, #4
 800839a:	2300      	movs	r3, #0
 800839c:	2502      	movs	r5, #2
 800839e:	2e00      	cmp	r6, #0
 80083a0:	f040 8085 	bne.w	80084ae <_dtoa_r+0x4de>
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d1d2      	bne.n	800834e <_dtoa_r+0x37e>
 80083a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f000 808c 	beq.w	80084c8 <_dtoa_r+0x4f8>
 80083b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80083b4:	4b99      	ldr	r3, [pc, #612]	; (800861c <_dtoa_r+0x64c>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	4630      	mov	r0, r6
 80083ba:	4639      	mov	r1, r7
 80083bc:	f7f9 fac6 	bl	800194c <__aeabi_dcmplt>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	f000 8081 	beq.w	80084c8 <_dtoa_r+0x4f8>
 80083c6:	9b01      	ldr	r3, [sp, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d07d      	beq.n	80084c8 <_dtoa_r+0x4f8>
 80083cc:	f1b9 0f00 	cmp.w	r9, #0
 80083d0:	dd3c      	ble.n	800844c <_dtoa_r+0x47c>
 80083d2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80083d6:	9307      	str	r3, [sp, #28]
 80083d8:	2200      	movs	r2, #0
 80083da:	4b91      	ldr	r3, [pc, #580]	; (8008620 <_dtoa_r+0x650>)
 80083dc:	4630      	mov	r0, r6
 80083de:	4639      	mov	r1, r7
 80083e0:	f7f9 f842 	bl	8001468 <__aeabi_dmul>
 80083e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083e8:	3501      	adds	r5, #1
 80083ea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80083ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80083f2:	4628      	mov	r0, r5
 80083f4:	f7f8 ffce 	bl	8001394 <__aeabi_i2d>
 80083f8:	4632      	mov	r2, r6
 80083fa:	463b      	mov	r3, r7
 80083fc:	f7f9 f834 	bl	8001468 <__aeabi_dmul>
 8008400:	4b88      	ldr	r3, [pc, #544]	; (8008624 <_dtoa_r+0x654>)
 8008402:	2200      	movs	r2, #0
 8008404:	f7f8 fe7a 	bl	80010fc <__adddf3>
 8008408:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800840c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008410:	9303      	str	r3, [sp, #12]
 8008412:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008414:	2b00      	cmp	r3, #0
 8008416:	d15c      	bne.n	80084d2 <_dtoa_r+0x502>
 8008418:	4b83      	ldr	r3, [pc, #524]	; (8008628 <_dtoa_r+0x658>)
 800841a:	2200      	movs	r2, #0
 800841c:	4630      	mov	r0, r6
 800841e:	4639      	mov	r1, r7
 8008420:	f7f8 fe6a 	bl	80010f8 <__aeabi_dsub>
 8008424:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008428:	4606      	mov	r6, r0
 800842a:	460f      	mov	r7, r1
 800842c:	f7f9 faac 	bl	8001988 <__aeabi_dcmpgt>
 8008430:	2800      	cmp	r0, #0
 8008432:	f040 8296 	bne.w	8008962 <_dtoa_r+0x992>
 8008436:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800843a:	4630      	mov	r0, r6
 800843c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008440:	4639      	mov	r1, r7
 8008442:	f7f9 fa83 	bl	800194c <__aeabi_dcmplt>
 8008446:	2800      	cmp	r0, #0
 8008448:	f040 8288 	bne.w	800895c <_dtoa_r+0x98c>
 800844c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008450:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008454:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008456:	2b00      	cmp	r3, #0
 8008458:	f2c0 8158 	blt.w	800870c <_dtoa_r+0x73c>
 800845c:	f1ba 0f0e 	cmp.w	sl, #14
 8008460:	f300 8154 	bgt.w	800870c <_dtoa_r+0x73c>
 8008464:	4b6b      	ldr	r3, [pc, #428]	; (8008614 <_dtoa_r+0x644>)
 8008466:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800846a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800846e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008470:	2b00      	cmp	r3, #0
 8008472:	f280 80e3 	bge.w	800863c <_dtoa_r+0x66c>
 8008476:	9b01      	ldr	r3, [sp, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	f300 80df 	bgt.w	800863c <_dtoa_r+0x66c>
 800847e:	f040 826d 	bne.w	800895c <_dtoa_r+0x98c>
 8008482:	4b69      	ldr	r3, [pc, #420]	; (8008628 <_dtoa_r+0x658>)
 8008484:	2200      	movs	r2, #0
 8008486:	4640      	mov	r0, r8
 8008488:	4649      	mov	r1, r9
 800848a:	f7f8 ffed 	bl	8001468 <__aeabi_dmul>
 800848e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008492:	f7f9 fa6f 	bl	8001974 <__aeabi_dcmpge>
 8008496:	9e01      	ldr	r6, [sp, #4]
 8008498:	4637      	mov	r7, r6
 800849a:	2800      	cmp	r0, #0
 800849c:	f040 8243 	bne.w	8008926 <_dtoa_r+0x956>
 80084a0:	9d00      	ldr	r5, [sp, #0]
 80084a2:	2331      	movs	r3, #49	; 0x31
 80084a4:	f805 3b01 	strb.w	r3, [r5], #1
 80084a8:	f10a 0a01 	add.w	sl, sl, #1
 80084ac:	e23f      	b.n	800892e <_dtoa_r+0x95e>
 80084ae:	07f2      	lsls	r2, r6, #31
 80084b0:	d505      	bpl.n	80084be <_dtoa_r+0x4ee>
 80084b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084b6:	f7f8 ffd7 	bl	8001468 <__aeabi_dmul>
 80084ba:	3501      	adds	r5, #1
 80084bc:	2301      	movs	r3, #1
 80084be:	1076      	asrs	r6, r6, #1
 80084c0:	3708      	adds	r7, #8
 80084c2:	e76c      	b.n	800839e <_dtoa_r+0x3ce>
 80084c4:	2502      	movs	r5, #2
 80084c6:	e76f      	b.n	80083a8 <_dtoa_r+0x3d8>
 80084c8:	9b01      	ldr	r3, [sp, #4]
 80084ca:	f8cd a01c 	str.w	sl, [sp, #28]
 80084ce:	930c      	str	r3, [sp, #48]	; 0x30
 80084d0:	e78d      	b.n	80083ee <_dtoa_r+0x41e>
 80084d2:	9900      	ldr	r1, [sp, #0]
 80084d4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80084d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084d8:	4b4e      	ldr	r3, [pc, #312]	; (8008614 <_dtoa_r+0x644>)
 80084da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80084de:	4401      	add	r1, r0
 80084e0:	9102      	str	r1, [sp, #8]
 80084e2:	9908      	ldr	r1, [sp, #32]
 80084e4:	eeb0 8a47 	vmov.f32	s16, s14
 80084e8:	eef0 8a67 	vmov.f32	s17, s15
 80084ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80084f4:	2900      	cmp	r1, #0
 80084f6:	d045      	beq.n	8008584 <_dtoa_r+0x5b4>
 80084f8:	494c      	ldr	r1, [pc, #304]	; (800862c <_dtoa_r+0x65c>)
 80084fa:	2000      	movs	r0, #0
 80084fc:	f7f9 f8de 	bl	80016bc <__aeabi_ddiv>
 8008500:	ec53 2b18 	vmov	r2, r3, d8
 8008504:	f7f8 fdf8 	bl	80010f8 <__aeabi_dsub>
 8008508:	9d00      	ldr	r5, [sp, #0]
 800850a:	ec41 0b18 	vmov	d8, r0, r1
 800850e:	4639      	mov	r1, r7
 8008510:	4630      	mov	r0, r6
 8008512:	f7f9 fa59 	bl	80019c8 <__aeabi_d2iz>
 8008516:	900c      	str	r0, [sp, #48]	; 0x30
 8008518:	f7f8 ff3c 	bl	8001394 <__aeabi_i2d>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4630      	mov	r0, r6
 8008522:	4639      	mov	r1, r7
 8008524:	f7f8 fde8 	bl	80010f8 <__aeabi_dsub>
 8008528:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800852a:	3330      	adds	r3, #48	; 0x30
 800852c:	f805 3b01 	strb.w	r3, [r5], #1
 8008530:	ec53 2b18 	vmov	r2, r3, d8
 8008534:	4606      	mov	r6, r0
 8008536:	460f      	mov	r7, r1
 8008538:	f7f9 fa08 	bl	800194c <__aeabi_dcmplt>
 800853c:	2800      	cmp	r0, #0
 800853e:	d165      	bne.n	800860c <_dtoa_r+0x63c>
 8008540:	4632      	mov	r2, r6
 8008542:	463b      	mov	r3, r7
 8008544:	4935      	ldr	r1, [pc, #212]	; (800861c <_dtoa_r+0x64c>)
 8008546:	2000      	movs	r0, #0
 8008548:	f7f8 fdd6 	bl	80010f8 <__aeabi_dsub>
 800854c:	ec53 2b18 	vmov	r2, r3, d8
 8008550:	f7f9 f9fc 	bl	800194c <__aeabi_dcmplt>
 8008554:	2800      	cmp	r0, #0
 8008556:	f040 80b9 	bne.w	80086cc <_dtoa_r+0x6fc>
 800855a:	9b02      	ldr	r3, [sp, #8]
 800855c:	429d      	cmp	r5, r3
 800855e:	f43f af75 	beq.w	800844c <_dtoa_r+0x47c>
 8008562:	4b2f      	ldr	r3, [pc, #188]	; (8008620 <_dtoa_r+0x650>)
 8008564:	ec51 0b18 	vmov	r0, r1, d8
 8008568:	2200      	movs	r2, #0
 800856a:	f7f8 ff7d 	bl	8001468 <__aeabi_dmul>
 800856e:	4b2c      	ldr	r3, [pc, #176]	; (8008620 <_dtoa_r+0x650>)
 8008570:	ec41 0b18 	vmov	d8, r0, r1
 8008574:	2200      	movs	r2, #0
 8008576:	4630      	mov	r0, r6
 8008578:	4639      	mov	r1, r7
 800857a:	f7f8 ff75 	bl	8001468 <__aeabi_dmul>
 800857e:	4606      	mov	r6, r0
 8008580:	460f      	mov	r7, r1
 8008582:	e7c4      	b.n	800850e <_dtoa_r+0x53e>
 8008584:	ec51 0b17 	vmov	r0, r1, d7
 8008588:	f7f8 ff6e 	bl	8001468 <__aeabi_dmul>
 800858c:	9b02      	ldr	r3, [sp, #8]
 800858e:	9d00      	ldr	r5, [sp, #0]
 8008590:	930c      	str	r3, [sp, #48]	; 0x30
 8008592:	ec41 0b18 	vmov	d8, r0, r1
 8008596:	4639      	mov	r1, r7
 8008598:	4630      	mov	r0, r6
 800859a:	f7f9 fa15 	bl	80019c8 <__aeabi_d2iz>
 800859e:	9011      	str	r0, [sp, #68]	; 0x44
 80085a0:	f7f8 fef8 	bl	8001394 <__aeabi_i2d>
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	4630      	mov	r0, r6
 80085aa:	4639      	mov	r1, r7
 80085ac:	f7f8 fda4 	bl	80010f8 <__aeabi_dsub>
 80085b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085b2:	3330      	adds	r3, #48	; 0x30
 80085b4:	f805 3b01 	strb.w	r3, [r5], #1
 80085b8:	9b02      	ldr	r3, [sp, #8]
 80085ba:	429d      	cmp	r5, r3
 80085bc:	4606      	mov	r6, r0
 80085be:	460f      	mov	r7, r1
 80085c0:	f04f 0200 	mov.w	r2, #0
 80085c4:	d134      	bne.n	8008630 <_dtoa_r+0x660>
 80085c6:	4b19      	ldr	r3, [pc, #100]	; (800862c <_dtoa_r+0x65c>)
 80085c8:	ec51 0b18 	vmov	r0, r1, d8
 80085cc:	f7f8 fd96 	bl	80010fc <__adddf3>
 80085d0:	4602      	mov	r2, r0
 80085d2:	460b      	mov	r3, r1
 80085d4:	4630      	mov	r0, r6
 80085d6:	4639      	mov	r1, r7
 80085d8:	f7f9 f9d6 	bl	8001988 <__aeabi_dcmpgt>
 80085dc:	2800      	cmp	r0, #0
 80085de:	d175      	bne.n	80086cc <_dtoa_r+0x6fc>
 80085e0:	ec53 2b18 	vmov	r2, r3, d8
 80085e4:	4911      	ldr	r1, [pc, #68]	; (800862c <_dtoa_r+0x65c>)
 80085e6:	2000      	movs	r0, #0
 80085e8:	f7f8 fd86 	bl	80010f8 <__aeabi_dsub>
 80085ec:	4602      	mov	r2, r0
 80085ee:	460b      	mov	r3, r1
 80085f0:	4630      	mov	r0, r6
 80085f2:	4639      	mov	r1, r7
 80085f4:	f7f9 f9aa 	bl	800194c <__aeabi_dcmplt>
 80085f8:	2800      	cmp	r0, #0
 80085fa:	f43f af27 	beq.w	800844c <_dtoa_r+0x47c>
 80085fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008600:	1e6b      	subs	r3, r5, #1
 8008602:	930c      	str	r3, [sp, #48]	; 0x30
 8008604:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008608:	2b30      	cmp	r3, #48	; 0x30
 800860a:	d0f8      	beq.n	80085fe <_dtoa_r+0x62e>
 800860c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008610:	e04a      	b.n	80086a8 <_dtoa_r+0x6d8>
 8008612:	bf00      	nop
 8008614:	0800b1a8 	.word	0x0800b1a8
 8008618:	0800b180 	.word	0x0800b180
 800861c:	3ff00000 	.word	0x3ff00000
 8008620:	40240000 	.word	0x40240000
 8008624:	401c0000 	.word	0x401c0000
 8008628:	40140000 	.word	0x40140000
 800862c:	3fe00000 	.word	0x3fe00000
 8008630:	4baf      	ldr	r3, [pc, #700]	; (80088f0 <_dtoa_r+0x920>)
 8008632:	f7f8 ff19 	bl	8001468 <__aeabi_dmul>
 8008636:	4606      	mov	r6, r0
 8008638:	460f      	mov	r7, r1
 800863a:	e7ac      	b.n	8008596 <_dtoa_r+0x5c6>
 800863c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008640:	9d00      	ldr	r5, [sp, #0]
 8008642:	4642      	mov	r2, r8
 8008644:	464b      	mov	r3, r9
 8008646:	4630      	mov	r0, r6
 8008648:	4639      	mov	r1, r7
 800864a:	f7f9 f837 	bl	80016bc <__aeabi_ddiv>
 800864e:	f7f9 f9bb 	bl	80019c8 <__aeabi_d2iz>
 8008652:	9002      	str	r0, [sp, #8]
 8008654:	f7f8 fe9e 	bl	8001394 <__aeabi_i2d>
 8008658:	4642      	mov	r2, r8
 800865a:	464b      	mov	r3, r9
 800865c:	f7f8 ff04 	bl	8001468 <__aeabi_dmul>
 8008660:	4602      	mov	r2, r0
 8008662:	460b      	mov	r3, r1
 8008664:	4630      	mov	r0, r6
 8008666:	4639      	mov	r1, r7
 8008668:	f7f8 fd46 	bl	80010f8 <__aeabi_dsub>
 800866c:	9e02      	ldr	r6, [sp, #8]
 800866e:	9f01      	ldr	r7, [sp, #4]
 8008670:	3630      	adds	r6, #48	; 0x30
 8008672:	f805 6b01 	strb.w	r6, [r5], #1
 8008676:	9e00      	ldr	r6, [sp, #0]
 8008678:	1bae      	subs	r6, r5, r6
 800867a:	42b7      	cmp	r7, r6
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	d137      	bne.n	80086f2 <_dtoa_r+0x722>
 8008682:	f7f8 fd3b 	bl	80010fc <__adddf3>
 8008686:	4642      	mov	r2, r8
 8008688:	464b      	mov	r3, r9
 800868a:	4606      	mov	r6, r0
 800868c:	460f      	mov	r7, r1
 800868e:	f7f9 f97b 	bl	8001988 <__aeabi_dcmpgt>
 8008692:	b9c8      	cbnz	r0, 80086c8 <_dtoa_r+0x6f8>
 8008694:	4642      	mov	r2, r8
 8008696:	464b      	mov	r3, r9
 8008698:	4630      	mov	r0, r6
 800869a:	4639      	mov	r1, r7
 800869c:	f7f9 f94c 	bl	8001938 <__aeabi_dcmpeq>
 80086a0:	b110      	cbz	r0, 80086a8 <_dtoa_r+0x6d8>
 80086a2:	9b02      	ldr	r3, [sp, #8]
 80086a4:	07d9      	lsls	r1, r3, #31
 80086a6:	d40f      	bmi.n	80086c8 <_dtoa_r+0x6f8>
 80086a8:	4620      	mov	r0, r4
 80086aa:	4659      	mov	r1, fp
 80086ac:	f000 fcfa 	bl	80090a4 <_Bfree>
 80086b0:	2300      	movs	r3, #0
 80086b2:	702b      	strb	r3, [r5, #0]
 80086b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086b6:	f10a 0001 	add.w	r0, sl, #1
 80086ba:	6018      	str	r0, [r3, #0]
 80086bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f43f acd8 	beq.w	8008074 <_dtoa_r+0xa4>
 80086c4:	601d      	str	r5, [r3, #0]
 80086c6:	e4d5      	b.n	8008074 <_dtoa_r+0xa4>
 80086c8:	f8cd a01c 	str.w	sl, [sp, #28]
 80086cc:	462b      	mov	r3, r5
 80086ce:	461d      	mov	r5, r3
 80086d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086d4:	2a39      	cmp	r2, #57	; 0x39
 80086d6:	d108      	bne.n	80086ea <_dtoa_r+0x71a>
 80086d8:	9a00      	ldr	r2, [sp, #0]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d1f7      	bne.n	80086ce <_dtoa_r+0x6fe>
 80086de:	9a07      	ldr	r2, [sp, #28]
 80086e0:	9900      	ldr	r1, [sp, #0]
 80086e2:	3201      	adds	r2, #1
 80086e4:	9207      	str	r2, [sp, #28]
 80086e6:	2230      	movs	r2, #48	; 0x30
 80086e8:	700a      	strb	r2, [r1, #0]
 80086ea:	781a      	ldrb	r2, [r3, #0]
 80086ec:	3201      	adds	r2, #1
 80086ee:	701a      	strb	r2, [r3, #0]
 80086f0:	e78c      	b.n	800860c <_dtoa_r+0x63c>
 80086f2:	4b7f      	ldr	r3, [pc, #508]	; (80088f0 <_dtoa_r+0x920>)
 80086f4:	2200      	movs	r2, #0
 80086f6:	f7f8 feb7 	bl	8001468 <__aeabi_dmul>
 80086fa:	2200      	movs	r2, #0
 80086fc:	2300      	movs	r3, #0
 80086fe:	4606      	mov	r6, r0
 8008700:	460f      	mov	r7, r1
 8008702:	f7f9 f919 	bl	8001938 <__aeabi_dcmpeq>
 8008706:	2800      	cmp	r0, #0
 8008708:	d09b      	beq.n	8008642 <_dtoa_r+0x672>
 800870a:	e7cd      	b.n	80086a8 <_dtoa_r+0x6d8>
 800870c:	9a08      	ldr	r2, [sp, #32]
 800870e:	2a00      	cmp	r2, #0
 8008710:	f000 80c4 	beq.w	800889c <_dtoa_r+0x8cc>
 8008714:	9a05      	ldr	r2, [sp, #20]
 8008716:	2a01      	cmp	r2, #1
 8008718:	f300 80a8 	bgt.w	800886c <_dtoa_r+0x89c>
 800871c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800871e:	2a00      	cmp	r2, #0
 8008720:	f000 80a0 	beq.w	8008864 <_dtoa_r+0x894>
 8008724:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008728:	9e06      	ldr	r6, [sp, #24]
 800872a:	4645      	mov	r5, r8
 800872c:	9a04      	ldr	r2, [sp, #16]
 800872e:	2101      	movs	r1, #1
 8008730:	441a      	add	r2, r3
 8008732:	4620      	mov	r0, r4
 8008734:	4498      	add	r8, r3
 8008736:	9204      	str	r2, [sp, #16]
 8008738:	f000 fd70 	bl	800921c <__i2b>
 800873c:	4607      	mov	r7, r0
 800873e:	2d00      	cmp	r5, #0
 8008740:	dd0b      	ble.n	800875a <_dtoa_r+0x78a>
 8008742:	9b04      	ldr	r3, [sp, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	dd08      	ble.n	800875a <_dtoa_r+0x78a>
 8008748:	42ab      	cmp	r3, r5
 800874a:	9a04      	ldr	r2, [sp, #16]
 800874c:	bfa8      	it	ge
 800874e:	462b      	movge	r3, r5
 8008750:	eba8 0803 	sub.w	r8, r8, r3
 8008754:	1aed      	subs	r5, r5, r3
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	9304      	str	r3, [sp, #16]
 800875a:	9b06      	ldr	r3, [sp, #24]
 800875c:	b1fb      	cbz	r3, 800879e <_dtoa_r+0x7ce>
 800875e:	9b08      	ldr	r3, [sp, #32]
 8008760:	2b00      	cmp	r3, #0
 8008762:	f000 809f 	beq.w	80088a4 <_dtoa_r+0x8d4>
 8008766:	2e00      	cmp	r6, #0
 8008768:	dd11      	ble.n	800878e <_dtoa_r+0x7be>
 800876a:	4639      	mov	r1, r7
 800876c:	4632      	mov	r2, r6
 800876e:	4620      	mov	r0, r4
 8008770:	f000 fe10 	bl	8009394 <__pow5mult>
 8008774:	465a      	mov	r2, fp
 8008776:	4601      	mov	r1, r0
 8008778:	4607      	mov	r7, r0
 800877a:	4620      	mov	r0, r4
 800877c:	f000 fd64 	bl	8009248 <__multiply>
 8008780:	4659      	mov	r1, fp
 8008782:	9007      	str	r0, [sp, #28]
 8008784:	4620      	mov	r0, r4
 8008786:	f000 fc8d 	bl	80090a4 <_Bfree>
 800878a:	9b07      	ldr	r3, [sp, #28]
 800878c:	469b      	mov	fp, r3
 800878e:	9b06      	ldr	r3, [sp, #24]
 8008790:	1b9a      	subs	r2, r3, r6
 8008792:	d004      	beq.n	800879e <_dtoa_r+0x7ce>
 8008794:	4659      	mov	r1, fp
 8008796:	4620      	mov	r0, r4
 8008798:	f000 fdfc 	bl	8009394 <__pow5mult>
 800879c:	4683      	mov	fp, r0
 800879e:	2101      	movs	r1, #1
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fd3b 	bl	800921c <__i2b>
 80087a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	4606      	mov	r6, r0
 80087ac:	dd7c      	ble.n	80088a8 <_dtoa_r+0x8d8>
 80087ae:	461a      	mov	r2, r3
 80087b0:	4601      	mov	r1, r0
 80087b2:	4620      	mov	r0, r4
 80087b4:	f000 fdee 	bl	8009394 <__pow5mult>
 80087b8:	9b05      	ldr	r3, [sp, #20]
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	4606      	mov	r6, r0
 80087be:	dd76      	ble.n	80088ae <_dtoa_r+0x8de>
 80087c0:	2300      	movs	r3, #0
 80087c2:	9306      	str	r3, [sp, #24]
 80087c4:	6933      	ldr	r3, [r6, #16]
 80087c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80087ca:	6918      	ldr	r0, [r3, #16]
 80087cc:	f000 fcd6 	bl	800917c <__hi0bits>
 80087d0:	f1c0 0020 	rsb	r0, r0, #32
 80087d4:	9b04      	ldr	r3, [sp, #16]
 80087d6:	4418      	add	r0, r3
 80087d8:	f010 001f 	ands.w	r0, r0, #31
 80087dc:	f000 8086 	beq.w	80088ec <_dtoa_r+0x91c>
 80087e0:	f1c0 0320 	rsb	r3, r0, #32
 80087e4:	2b04      	cmp	r3, #4
 80087e6:	dd7f      	ble.n	80088e8 <_dtoa_r+0x918>
 80087e8:	f1c0 001c 	rsb	r0, r0, #28
 80087ec:	9b04      	ldr	r3, [sp, #16]
 80087ee:	4403      	add	r3, r0
 80087f0:	4480      	add	r8, r0
 80087f2:	4405      	add	r5, r0
 80087f4:	9304      	str	r3, [sp, #16]
 80087f6:	f1b8 0f00 	cmp.w	r8, #0
 80087fa:	dd05      	ble.n	8008808 <_dtoa_r+0x838>
 80087fc:	4659      	mov	r1, fp
 80087fe:	4642      	mov	r2, r8
 8008800:	4620      	mov	r0, r4
 8008802:	f000 fe21 	bl	8009448 <__lshift>
 8008806:	4683      	mov	fp, r0
 8008808:	9b04      	ldr	r3, [sp, #16]
 800880a:	2b00      	cmp	r3, #0
 800880c:	dd05      	ble.n	800881a <_dtoa_r+0x84a>
 800880e:	4631      	mov	r1, r6
 8008810:	461a      	mov	r2, r3
 8008812:	4620      	mov	r0, r4
 8008814:	f000 fe18 	bl	8009448 <__lshift>
 8008818:	4606      	mov	r6, r0
 800881a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800881c:	2b00      	cmp	r3, #0
 800881e:	d069      	beq.n	80088f4 <_dtoa_r+0x924>
 8008820:	4631      	mov	r1, r6
 8008822:	4658      	mov	r0, fp
 8008824:	f000 fe7c 	bl	8009520 <__mcmp>
 8008828:	2800      	cmp	r0, #0
 800882a:	da63      	bge.n	80088f4 <_dtoa_r+0x924>
 800882c:	2300      	movs	r3, #0
 800882e:	4659      	mov	r1, fp
 8008830:	220a      	movs	r2, #10
 8008832:	4620      	mov	r0, r4
 8008834:	f000 fc58 	bl	80090e8 <__multadd>
 8008838:	9b08      	ldr	r3, [sp, #32]
 800883a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800883e:	4683      	mov	fp, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	f000 818f 	beq.w	8008b64 <_dtoa_r+0xb94>
 8008846:	4639      	mov	r1, r7
 8008848:	2300      	movs	r3, #0
 800884a:	220a      	movs	r2, #10
 800884c:	4620      	mov	r0, r4
 800884e:	f000 fc4b 	bl	80090e8 <__multadd>
 8008852:	f1b9 0f00 	cmp.w	r9, #0
 8008856:	4607      	mov	r7, r0
 8008858:	f300 808e 	bgt.w	8008978 <_dtoa_r+0x9a8>
 800885c:	9b05      	ldr	r3, [sp, #20]
 800885e:	2b02      	cmp	r3, #2
 8008860:	dc50      	bgt.n	8008904 <_dtoa_r+0x934>
 8008862:	e089      	b.n	8008978 <_dtoa_r+0x9a8>
 8008864:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008866:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800886a:	e75d      	b.n	8008728 <_dtoa_r+0x758>
 800886c:	9b01      	ldr	r3, [sp, #4]
 800886e:	1e5e      	subs	r6, r3, #1
 8008870:	9b06      	ldr	r3, [sp, #24]
 8008872:	42b3      	cmp	r3, r6
 8008874:	bfbf      	itttt	lt
 8008876:	9b06      	ldrlt	r3, [sp, #24]
 8008878:	9606      	strlt	r6, [sp, #24]
 800887a:	1af2      	sublt	r2, r6, r3
 800887c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800887e:	bfb6      	itet	lt
 8008880:	189b      	addlt	r3, r3, r2
 8008882:	1b9e      	subge	r6, r3, r6
 8008884:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008886:	9b01      	ldr	r3, [sp, #4]
 8008888:	bfb8      	it	lt
 800888a:	2600      	movlt	r6, #0
 800888c:	2b00      	cmp	r3, #0
 800888e:	bfb5      	itete	lt
 8008890:	eba8 0503 	sublt.w	r5, r8, r3
 8008894:	9b01      	ldrge	r3, [sp, #4]
 8008896:	2300      	movlt	r3, #0
 8008898:	4645      	movge	r5, r8
 800889a:	e747      	b.n	800872c <_dtoa_r+0x75c>
 800889c:	9e06      	ldr	r6, [sp, #24]
 800889e:	9f08      	ldr	r7, [sp, #32]
 80088a0:	4645      	mov	r5, r8
 80088a2:	e74c      	b.n	800873e <_dtoa_r+0x76e>
 80088a4:	9a06      	ldr	r2, [sp, #24]
 80088a6:	e775      	b.n	8008794 <_dtoa_r+0x7c4>
 80088a8:	9b05      	ldr	r3, [sp, #20]
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	dc18      	bgt.n	80088e0 <_dtoa_r+0x910>
 80088ae:	9b02      	ldr	r3, [sp, #8]
 80088b0:	b9b3      	cbnz	r3, 80088e0 <_dtoa_r+0x910>
 80088b2:	9b03      	ldr	r3, [sp, #12]
 80088b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088b8:	b9a3      	cbnz	r3, 80088e4 <_dtoa_r+0x914>
 80088ba:	9b03      	ldr	r3, [sp, #12]
 80088bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088c0:	0d1b      	lsrs	r3, r3, #20
 80088c2:	051b      	lsls	r3, r3, #20
 80088c4:	b12b      	cbz	r3, 80088d2 <_dtoa_r+0x902>
 80088c6:	9b04      	ldr	r3, [sp, #16]
 80088c8:	3301      	adds	r3, #1
 80088ca:	9304      	str	r3, [sp, #16]
 80088cc:	f108 0801 	add.w	r8, r8, #1
 80088d0:	2301      	movs	r3, #1
 80088d2:	9306      	str	r3, [sp, #24]
 80088d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f47f af74 	bne.w	80087c4 <_dtoa_r+0x7f4>
 80088dc:	2001      	movs	r0, #1
 80088de:	e779      	b.n	80087d4 <_dtoa_r+0x804>
 80088e0:	2300      	movs	r3, #0
 80088e2:	e7f6      	b.n	80088d2 <_dtoa_r+0x902>
 80088e4:	9b02      	ldr	r3, [sp, #8]
 80088e6:	e7f4      	b.n	80088d2 <_dtoa_r+0x902>
 80088e8:	d085      	beq.n	80087f6 <_dtoa_r+0x826>
 80088ea:	4618      	mov	r0, r3
 80088ec:	301c      	adds	r0, #28
 80088ee:	e77d      	b.n	80087ec <_dtoa_r+0x81c>
 80088f0:	40240000 	.word	0x40240000
 80088f4:	9b01      	ldr	r3, [sp, #4]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	dc38      	bgt.n	800896c <_dtoa_r+0x99c>
 80088fa:	9b05      	ldr	r3, [sp, #20]
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	dd35      	ble.n	800896c <_dtoa_r+0x99c>
 8008900:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008904:	f1b9 0f00 	cmp.w	r9, #0
 8008908:	d10d      	bne.n	8008926 <_dtoa_r+0x956>
 800890a:	4631      	mov	r1, r6
 800890c:	464b      	mov	r3, r9
 800890e:	2205      	movs	r2, #5
 8008910:	4620      	mov	r0, r4
 8008912:	f000 fbe9 	bl	80090e8 <__multadd>
 8008916:	4601      	mov	r1, r0
 8008918:	4606      	mov	r6, r0
 800891a:	4658      	mov	r0, fp
 800891c:	f000 fe00 	bl	8009520 <__mcmp>
 8008920:	2800      	cmp	r0, #0
 8008922:	f73f adbd 	bgt.w	80084a0 <_dtoa_r+0x4d0>
 8008926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008928:	9d00      	ldr	r5, [sp, #0]
 800892a:	ea6f 0a03 	mvn.w	sl, r3
 800892e:	f04f 0800 	mov.w	r8, #0
 8008932:	4631      	mov	r1, r6
 8008934:	4620      	mov	r0, r4
 8008936:	f000 fbb5 	bl	80090a4 <_Bfree>
 800893a:	2f00      	cmp	r7, #0
 800893c:	f43f aeb4 	beq.w	80086a8 <_dtoa_r+0x6d8>
 8008940:	f1b8 0f00 	cmp.w	r8, #0
 8008944:	d005      	beq.n	8008952 <_dtoa_r+0x982>
 8008946:	45b8      	cmp	r8, r7
 8008948:	d003      	beq.n	8008952 <_dtoa_r+0x982>
 800894a:	4641      	mov	r1, r8
 800894c:	4620      	mov	r0, r4
 800894e:	f000 fba9 	bl	80090a4 <_Bfree>
 8008952:	4639      	mov	r1, r7
 8008954:	4620      	mov	r0, r4
 8008956:	f000 fba5 	bl	80090a4 <_Bfree>
 800895a:	e6a5      	b.n	80086a8 <_dtoa_r+0x6d8>
 800895c:	2600      	movs	r6, #0
 800895e:	4637      	mov	r7, r6
 8008960:	e7e1      	b.n	8008926 <_dtoa_r+0x956>
 8008962:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008964:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008968:	4637      	mov	r7, r6
 800896a:	e599      	b.n	80084a0 <_dtoa_r+0x4d0>
 800896c:	9b08      	ldr	r3, [sp, #32]
 800896e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 80fd 	beq.w	8008b72 <_dtoa_r+0xba2>
 8008978:	2d00      	cmp	r5, #0
 800897a:	dd05      	ble.n	8008988 <_dtoa_r+0x9b8>
 800897c:	4639      	mov	r1, r7
 800897e:	462a      	mov	r2, r5
 8008980:	4620      	mov	r0, r4
 8008982:	f000 fd61 	bl	8009448 <__lshift>
 8008986:	4607      	mov	r7, r0
 8008988:	9b06      	ldr	r3, [sp, #24]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d05c      	beq.n	8008a48 <_dtoa_r+0xa78>
 800898e:	6879      	ldr	r1, [r7, #4]
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fb47 	bl	8009024 <_Balloc>
 8008996:	4605      	mov	r5, r0
 8008998:	b928      	cbnz	r0, 80089a6 <_dtoa_r+0x9d6>
 800899a:	4b80      	ldr	r3, [pc, #512]	; (8008b9c <_dtoa_r+0xbcc>)
 800899c:	4602      	mov	r2, r0
 800899e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80089a2:	f7ff bb2e 	b.w	8008002 <_dtoa_r+0x32>
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	3202      	adds	r2, #2
 80089aa:	0092      	lsls	r2, r2, #2
 80089ac:	f107 010c 	add.w	r1, r7, #12
 80089b0:	300c      	adds	r0, #12
 80089b2:	f000 fb1d 	bl	8008ff0 <memcpy>
 80089b6:	2201      	movs	r2, #1
 80089b8:	4629      	mov	r1, r5
 80089ba:	4620      	mov	r0, r4
 80089bc:	f000 fd44 	bl	8009448 <__lshift>
 80089c0:	9b00      	ldr	r3, [sp, #0]
 80089c2:	3301      	adds	r3, #1
 80089c4:	9301      	str	r3, [sp, #4]
 80089c6:	9b00      	ldr	r3, [sp, #0]
 80089c8:	444b      	add	r3, r9
 80089ca:	9307      	str	r3, [sp, #28]
 80089cc:	9b02      	ldr	r3, [sp, #8]
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	46b8      	mov	r8, r7
 80089d4:	9306      	str	r3, [sp, #24]
 80089d6:	4607      	mov	r7, r0
 80089d8:	9b01      	ldr	r3, [sp, #4]
 80089da:	4631      	mov	r1, r6
 80089dc:	3b01      	subs	r3, #1
 80089de:	4658      	mov	r0, fp
 80089e0:	9302      	str	r3, [sp, #8]
 80089e2:	f7ff fa68 	bl	8007eb6 <quorem>
 80089e6:	4603      	mov	r3, r0
 80089e8:	3330      	adds	r3, #48	; 0x30
 80089ea:	9004      	str	r0, [sp, #16]
 80089ec:	4641      	mov	r1, r8
 80089ee:	4658      	mov	r0, fp
 80089f0:	9308      	str	r3, [sp, #32]
 80089f2:	f000 fd95 	bl	8009520 <__mcmp>
 80089f6:	463a      	mov	r2, r7
 80089f8:	4681      	mov	r9, r0
 80089fa:	4631      	mov	r1, r6
 80089fc:	4620      	mov	r0, r4
 80089fe:	f000 fdab 	bl	8009558 <__mdiff>
 8008a02:	68c2      	ldr	r2, [r0, #12]
 8008a04:	9b08      	ldr	r3, [sp, #32]
 8008a06:	4605      	mov	r5, r0
 8008a08:	bb02      	cbnz	r2, 8008a4c <_dtoa_r+0xa7c>
 8008a0a:	4601      	mov	r1, r0
 8008a0c:	4658      	mov	r0, fp
 8008a0e:	f000 fd87 	bl	8009520 <__mcmp>
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	4602      	mov	r2, r0
 8008a16:	4629      	mov	r1, r5
 8008a18:	4620      	mov	r0, r4
 8008a1a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008a1e:	f000 fb41 	bl	80090a4 <_Bfree>
 8008a22:	9b05      	ldr	r3, [sp, #20]
 8008a24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a26:	9d01      	ldr	r5, [sp, #4]
 8008a28:	ea43 0102 	orr.w	r1, r3, r2
 8008a2c:	9b06      	ldr	r3, [sp, #24]
 8008a2e:	430b      	orrs	r3, r1
 8008a30:	9b08      	ldr	r3, [sp, #32]
 8008a32:	d10d      	bne.n	8008a50 <_dtoa_r+0xa80>
 8008a34:	2b39      	cmp	r3, #57	; 0x39
 8008a36:	d029      	beq.n	8008a8c <_dtoa_r+0xabc>
 8008a38:	f1b9 0f00 	cmp.w	r9, #0
 8008a3c:	dd01      	ble.n	8008a42 <_dtoa_r+0xa72>
 8008a3e:	9b04      	ldr	r3, [sp, #16]
 8008a40:	3331      	adds	r3, #49	; 0x31
 8008a42:	9a02      	ldr	r2, [sp, #8]
 8008a44:	7013      	strb	r3, [r2, #0]
 8008a46:	e774      	b.n	8008932 <_dtoa_r+0x962>
 8008a48:	4638      	mov	r0, r7
 8008a4a:	e7b9      	b.n	80089c0 <_dtoa_r+0x9f0>
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	e7e2      	b.n	8008a16 <_dtoa_r+0xa46>
 8008a50:	f1b9 0f00 	cmp.w	r9, #0
 8008a54:	db06      	blt.n	8008a64 <_dtoa_r+0xa94>
 8008a56:	9905      	ldr	r1, [sp, #20]
 8008a58:	ea41 0909 	orr.w	r9, r1, r9
 8008a5c:	9906      	ldr	r1, [sp, #24]
 8008a5e:	ea59 0101 	orrs.w	r1, r9, r1
 8008a62:	d120      	bne.n	8008aa6 <_dtoa_r+0xad6>
 8008a64:	2a00      	cmp	r2, #0
 8008a66:	ddec      	ble.n	8008a42 <_dtoa_r+0xa72>
 8008a68:	4659      	mov	r1, fp
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	9301      	str	r3, [sp, #4]
 8008a70:	f000 fcea 	bl	8009448 <__lshift>
 8008a74:	4631      	mov	r1, r6
 8008a76:	4683      	mov	fp, r0
 8008a78:	f000 fd52 	bl	8009520 <__mcmp>
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	9b01      	ldr	r3, [sp, #4]
 8008a80:	dc02      	bgt.n	8008a88 <_dtoa_r+0xab8>
 8008a82:	d1de      	bne.n	8008a42 <_dtoa_r+0xa72>
 8008a84:	07da      	lsls	r2, r3, #31
 8008a86:	d5dc      	bpl.n	8008a42 <_dtoa_r+0xa72>
 8008a88:	2b39      	cmp	r3, #57	; 0x39
 8008a8a:	d1d8      	bne.n	8008a3e <_dtoa_r+0xa6e>
 8008a8c:	9a02      	ldr	r2, [sp, #8]
 8008a8e:	2339      	movs	r3, #57	; 0x39
 8008a90:	7013      	strb	r3, [r2, #0]
 8008a92:	462b      	mov	r3, r5
 8008a94:	461d      	mov	r5, r3
 8008a96:	3b01      	subs	r3, #1
 8008a98:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a9c:	2a39      	cmp	r2, #57	; 0x39
 8008a9e:	d050      	beq.n	8008b42 <_dtoa_r+0xb72>
 8008aa0:	3201      	adds	r2, #1
 8008aa2:	701a      	strb	r2, [r3, #0]
 8008aa4:	e745      	b.n	8008932 <_dtoa_r+0x962>
 8008aa6:	2a00      	cmp	r2, #0
 8008aa8:	dd03      	ble.n	8008ab2 <_dtoa_r+0xae2>
 8008aaa:	2b39      	cmp	r3, #57	; 0x39
 8008aac:	d0ee      	beq.n	8008a8c <_dtoa_r+0xabc>
 8008aae:	3301      	adds	r3, #1
 8008ab0:	e7c7      	b.n	8008a42 <_dtoa_r+0xa72>
 8008ab2:	9a01      	ldr	r2, [sp, #4]
 8008ab4:	9907      	ldr	r1, [sp, #28]
 8008ab6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008aba:	428a      	cmp	r2, r1
 8008abc:	d02a      	beq.n	8008b14 <_dtoa_r+0xb44>
 8008abe:	4659      	mov	r1, fp
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	220a      	movs	r2, #10
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f000 fb0f 	bl	80090e8 <__multadd>
 8008aca:	45b8      	cmp	r8, r7
 8008acc:	4683      	mov	fp, r0
 8008ace:	f04f 0300 	mov.w	r3, #0
 8008ad2:	f04f 020a 	mov.w	r2, #10
 8008ad6:	4641      	mov	r1, r8
 8008ad8:	4620      	mov	r0, r4
 8008ada:	d107      	bne.n	8008aec <_dtoa_r+0xb1c>
 8008adc:	f000 fb04 	bl	80090e8 <__multadd>
 8008ae0:	4680      	mov	r8, r0
 8008ae2:	4607      	mov	r7, r0
 8008ae4:	9b01      	ldr	r3, [sp, #4]
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	9301      	str	r3, [sp, #4]
 8008aea:	e775      	b.n	80089d8 <_dtoa_r+0xa08>
 8008aec:	f000 fafc 	bl	80090e8 <__multadd>
 8008af0:	4639      	mov	r1, r7
 8008af2:	4680      	mov	r8, r0
 8008af4:	2300      	movs	r3, #0
 8008af6:	220a      	movs	r2, #10
 8008af8:	4620      	mov	r0, r4
 8008afa:	f000 faf5 	bl	80090e8 <__multadd>
 8008afe:	4607      	mov	r7, r0
 8008b00:	e7f0      	b.n	8008ae4 <_dtoa_r+0xb14>
 8008b02:	f1b9 0f00 	cmp.w	r9, #0
 8008b06:	9a00      	ldr	r2, [sp, #0]
 8008b08:	bfcc      	ite	gt
 8008b0a:	464d      	movgt	r5, r9
 8008b0c:	2501      	movle	r5, #1
 8008b0e:	4415      	add	r5, r2
 8008b10:	f04f 0800 	mov.w	r8, #0
 8008b14:	4659      	mov	r1, fp
 8008b16:	2201      	movs	r2, #1
 8008b18:	4620      	mov	r0, r4
 8008b1a:	9301      	str	r3, [sp, #4]
 8008b1c:	f000 fc94 	bl	8009448 <__lshift>
 8008b20:	4631      	mov	r1, r6
 8008b22:	4683      	mov	fp, r0
 8008b24:	f000 fcfc 	bl	8009520 <__mcmp>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	dcb2      	bgt.n	8008a92 <_dtoa_r+0xac2>
 8008b2c:	d102      	bne.n	8008b34 <_dtoa_r+0xb64>
 8008b2e:	9b01      	ldr	r3, [sp, #4]
 8008b30:	07db      	lsls	r3, r3, #31
 8008b32:	d4ae      	bmi.n	8008a92 <_dtoa_r+0xac2>
 8008b34:	462b      	mov	r3, r5
 8008b36:	461d      	mov	r5, r3
 8008b38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b3c:	2a30      	cmp	r2, #48	; 0x30
 8008b3e:	d0fa      	beq.n	8008b36 <_dtoa_r+0xb66>
 8008b40:	e6f7      	b.n	8008932 <_dtoa_r+0x962>
 8008b42:	9a00      	ldr	r2, [sp, #0]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d1a5      	bne.n	8008a94 <_dtoa_r+0xac4>
 8008b48:	f10a 0a01 	add.w	sl, sl, #1
 8008b4c:	2331      	movs	r3, #49	; 0x31
 8008b4e:	e779      	b.n	8008a44 <_dtoa_r+0xa74>
 8008b50:	4b13      	ldr	r3, [pc, #76]	; (8008ba0 <_dtoa_r+0xbd0>)
 8008b52:	f7ff baaf 	b.w	80080b4 <_dtoa_r+0xe4>
 8008b56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f47f aa86 	bne.w	800806a <_dtoa_r+0x9a>
 8008b5e:	4b11      	ldr	r3, [pc, #68]	; (8008ba4 <_dtoa_r+0xbd4>)
 8008b60:	f7ff baa8 	b.w	80080b4 <_dtoa_r+0xe4>
 8008b64:	f1b9 0f00 	cmp.w	r9, #0
 8008b68:	dc03      	bgt.n	8008b72 <_dtoa_r+0xba2>
 8008b6a:	9b05      	ldr	r3, [sp, #20]
 8008b6c:	2b02      	cmp	r3, #2
 8008b6e:	f73f aec9 	bgt.w	8008904 <_dtoa_r+0x934>
 8008b72:	9d00      	ldr	r5, [sp, #0]
 8008b74:	4631      	mov	r1, r6
 8008b76:	4658      	mov	r0, fp
 8008b78:	f7ff f99d 	bl	8007eb6 <quorem>
 8008b7c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008b80:	f805 3b01 	strb.w	r3, [r5], #1
 8008b84:	9a00      	ldr	r2, [sp, #0]
 8008b86:	1aaa      	subs	r2, r5, r2
 8008b88:	4591      	cmp	r9, r2
 8008b8a:	ddba      	ble.n	8008b02 <_dtoa_r+0xb32>
 8008b8c:	4659      	mov	r1, fp
 8008b8e:	2300      	movs	r3, #0
 8008b90:	220a      	movs	r2, #10
 8008b92:	4620      	mov	r0, r4
 8008b94:	f000 faa8 	bl	80090e8 <__multadd>
 8008b98:	4683      	mov	fp, r0
 8008b9a:	e7eb      	b.n	8008b74 <_dtoa_r+0xba4>
 8008b9c:	0800b0af 	.word	0x0800b0af
 8008ba0:	0800afa9 	.word	0x0800afa9
 8008ba4:	0800b043 	.word	0x0800b043

08008ba8 <__sflush_r>:
 8008ba8:	898a      	ldrh	r2, [r1, #12]
 8008baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bae:	4605      	mov	r5, r0
 8008bb0:	0710      	lsls	r0, r2, #28
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	d458      	bmi.n	8008c68 <__sflush_r+0xc0>
 8008bb6:	684b      	ldr	r3, [r1, #4]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	dc05      	bgt.n	8008bc8 <__sflush_r+0x20>
 8008bbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	dc02      	bgt.n	8008bc8 <__sflush_r+0x20>
 8008bc2:	2000      	movs	r0, #0
 8008bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bca:	2e00      	cmp	r6, #0
 8008bcc:	d0f9      	beq.n	8008bc2 <__sflush_r+0x1a>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bd4:	682f      	ldr	r7, [r5, #0]
 8008bd6:	602b      	str	r3, [r5, #0]
 8008bd8:	d032      	beq.n	8008c40 <__sflush_r+0x98>
 8008bda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008bdc:	89a3      	ldrh	r3, [r4, #12]
 8008bde:	075a      	lsls	r2, r3, #29
 8008be0:	d505      	bpl.n	8008bee <__sflush_r+0x46>
 8008be2:	6863      	ldr	r3, [r4, #4]
 8008be4:	1ac0      	subs	r0, r0, r3
 8008be6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008be8:	b10b      	cbz	r3, 8008bee <__sflush_r+0x46>
 8008bea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008bec:	1ac0      	subs	r0, r0, r3
 8008bee:	2300      	movs	r3, #0
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bf4:	6a21      	ldr	r1, [r4, #32]
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	47b0      	blx	r6
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	d106      	bne.n	8008c0e <__sflush_r+0x66>
 8008c00:	6829      	ldr	r1, [r5, #0]
 8008c02:	291d      	cmp	r1, #29
 8008c04:	d82c      	bhi.n	8008c60 <__sflush_r+0xb8>
 8008c06:	4a2a      	ldr	r2, [pc, #168]	; (8008cb0 <__sflush_r+0x108>)
 8008c08:	40ca      	lsrs	r2, r1
 8008c0a:	07d6      	lsls	r6, r2, #31
 8008c0c:	d528      	bpl.n	8008c60 <__sflush_r+0xb8>
 8008c0e:	2200      	movs	r2, #0
 8008c10:	6062      	str	r2, [r4, #4]
 8008c12:	04d9      	lsls	r1, r3, #19
 8008c14:	6922      	ldr	r2, [r4, #16]
 8008c16:	6022      	str	r2, [r4, #0]
 8008c18:	d504      	bpl.n	8008c24 <__sflush_r+0x7c>
 8008c1a:	1c42      	adds	r2, r0, #1
 8008c1c:	d101      	bne.n	8008c22 <__sflush_r+0x7a>
 8008c1e:	682b      	ldr	r3, [r5, #0]
 8008c20:	b903      	cbnz	r3, 8008c24 <__sflush_r+0x7c>
 8008c22:	6560      	str	r0, [r4, #84]	; 0x54
 8008c24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c26:	602f      	str	r7, [r5, #0]
 8008c28:	2900      	cmp	r1, #0
 8008c2a:	d0ca      	beq.n	8008bc2 <__sflush_r+0x1a>
 8008c2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c30:	4299      	cmp	r1, r3
 8008c32:	d002      	beq.n	8008c3a <__sflush_r+0x92>
 8008c34:	4628      	mov	r0, r5
 8008c36:	f7fe f837 	bl	8006ca8 <_free_r>
 8008c3a:	2000      	movs	r0, #0
 8008c3c:	6360      	str	r0, [r4, #52]	; 0x34
 8008c3e:	e7c1      	b.n	8008bc4 <__sflush_r+0x1c>
 8008c40:	6a21      	ldr	r1, [r4, #32]
 8008c42:	2301      	movs	r3, #1
 8008c44:	4628      	mov	r0, r5
 8008c46:	47b0      	blx	r6
 8008c48:	1c41      	adds	r1, r0, #1
 8008c4a:	d1c7      	bne.n	8008bdc <__sflush_r+0x34>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d0c4      	beq.n	8008bdc <__sflush_r+0x34>
 8008c52:	2b1d      	cmp	r3, #29
 8008c54:	d001      	beq.n	8008c5a <__sflush_r+0xb2>
 8008c56:	2b16      	cmp	r3, #22
 8008c58:	d101      	bne.n	8008c5e <__sflush_r+0xb6>
 8008c5a:	602f      	str	r7, [r5, #0]
 8008c5c:	e7b1      	b.n	8008bc2 <__sflush_r+0x1a>
 8008c5e:	89a3      	ldrh	r3, [r4, #12]
 8008c60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c64:	81a3      	strh	r3, [r4, #12]
 8008c66:	e7ad      	b.n	8008bc4 <__sflush_r+0x1c>
 8008c68:	690f      	ldr	r7, [r1, #16]
 8008c6a:	2f00      	cmp	r7, #0
 8008c6c:	d0a9      	beq.n	8008bc2 <__sflush_r+0x1a>
 8008c6e:	0793      	lsls	r3, r2, #30
 8008c70:	680e      	ldr	r6, [r1, #0]
 8008c72:	bf08      	it	eq
 8008c74:	694b      	ldreq	r3, [r1, #20]
 8008c76:	600f      	str	r7, [r1, #0]
 8008c78:	bf18      	it	ne
 8008c7a:	2300      	movne	r3, #0
 8008c7c:	eba6 0807 	sub.w	r8, r6, r7
 8008c80:	608b      	str	r3, [r1, #8]
 8008c82:	f1b8 0f00 	cmp.w	r8, #0
 8008c86:	dd9c      	ble.n	8008bc2 <__sflush_r+0x1a>
 8008c88:	6a21      	ldr	r1, [r4, #32]
 8008c8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c8c:	4643      	mov	r3, r8
 8008c8e:	463a      	mov	r2, r7
 8008c90:	4628      	mov	r0, r5
 8008c92:	47b0      	blx	r6
 8008c94:	2800      	cmp	r0, #0
 8008c96:	dc06      	bgt.n	8008ca6 <__sflush_r+0xfe>
 8008c98:	89a3      	ldrh	r3, [r4, #12]
 8008c9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c9e:	81a3      	strh	r3, [r4, #12]
 8008ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca4:	e78e      	b.n	8008bc4 <__sflush_r+0x1c>
 8008ca6:	4407      	add	r7, r0
 8008ca8:	eba8 0800 	sub.w	r8, r8, r0
 8008cac:	e7e9      	b.n	8008c82 <__sflush_r+0xda>
 8008cae:	bf00      	nop
 8008cb0:	20400001 	.word	0x20400001

08008cb4 <_fflush_r>:
 8008cb4:	b538      	push	{r3, r4, r5, lr}
 8008cb6:	690b      	ldr	r3, [r1, #16]
 8008cb8:	4605      	mov	r5, r0
 8008cba:	460c      	mov	r4, r1
 8008cbc:	b913      	cbnz	r3, 8008cc4 <_fflush_r+0x10>
 8008cbe:	2500      	movs	r5, #0
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	bd38      	pop	{r3, r4, r5, pc}
 8008cc4:	b118      	cbz	r0, 8008cce <_fflush_r+0x1a>
 8008cc6:	6983      	ldr	r3, [r0, #24]
 8008cc8:	b90b      	cbnz	r3, 8008cce <_fflush_r+0x1a>
 8008cca:	f000 f887 	bl	8008ddc <__sinit>
 8008cce:	4b14      	ldr	r3, [pc, #80]	; (8008d20 <_fflush_r+0x6c>)
 8008cd0:	429c      	cmp	r4, r3
 8008cd2:	d11b      	bne.n	8008d0c <_fflush_r+0x58>
 8008cd4:	686c      	ldr	r4, [r5, #4]
 8008cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d0ef      	beq.n	8008cbe <_fflush_r+0xa>
 8008cde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ce0:	07d0      	lsls	r0, r2, #31
 8008ce2:	d404      	bmi.n	8008cee <_fflush_r+0x3a>
 8008ce4:	0599      	lsls	r1, r3, #22
 8008ce6:	d402      	bmi.n	8008cee <_fflush_r+0x3a>
 8008ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cea:	f000 f91a 	bl	8008f22 <__retarget_lock_acquire_recursive>
 8008cee:	4628      	mov	r0, r5
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	f7ff ff59 	bl	8008ba8 <__sflush_r>
 8008cf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cf8:	07da      	lsls	r2, r3, #31
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	d4e0      	bmi.n	8008cc0 <_fflush_r+0xc>
 8008cfe:	89a3      	ldrh	r3, [r4, #12]
 8008d00:	059b      	lsls	r3, r3, #22
 8008d02:	d4dd      	bmi.n	8008cc0 <_fflush_r+0xc>
 8008d04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d06:	f000 f90d 	bl	8008f24 <__retarget_lock_release_recursive>
 8008d0a:	e7d9      	b.n	8008cc0 <_fflush_r+0xc>
 8008d0c:	4b05      	ldr	r3, [pc, #20]	; (8008d24 <_fflush_r+0x70>)
 8008d0e:	429c      	cmp	r4, r3
 8008d10:	d101      	bne.n	8008d16 <_fflush_r+0x62>
 8008d12:	68ac      	ldr	r4, [r5, #8]
 8008d14:	e7df      	b.n	8008cd6 <_fflush_r+0x22>
 8008d16:	4b04      	ldr	r3, [pc, #16]	; (8008d28 <_fflush_r+0x74>)
 8008d18:	429c      	cmp	r4, r3
 8008d1a:	bf08      	it	eq
 8008d1c:	68ec      	ldreq	r4, [r5, #12]
 8008d1e:	e7da      	b.n	8008cd6 <_fflush_r+0x22>
 8008d20:	0800b0e0 	.word	0x0800b0e0
 8008d24:	0800b100 	.word	0x0800b100
 8008d28:	0800b0c0 	.word	0x0800b0c0

08008d2c <std>:
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	b510      	push	{r4, lr}
 8008d30:	4604      	mov	r4, r0
 8008d32:	e9c0 3300 	strd	r3, r3, [r0]
 8008d36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d3a:	6083      	str	r3, [r0, #8]
 8008d3c:	8181      	strh	r1, [r0, #12]
 8008d3e:	6643      	str	r3, [r0, #100]	; 0x64
 8008d40:	81c2      	strh	r2, [r0, #14]
 8008d42:	6183      	str	r3, [r0, #24]
 8008d44:	4619      	mov	r1, r3
 8008d46:	2208      	movs	r2, #8
 8008d48:	305c      	adds	r0, #92	; 0x5c
 8008d4a:	f7fd ffa5 	bl	8006c98 <memset>
 8008d4e:	4b05      	ldr	r3, [pc, #20]	; (8008d64 <std+0x38>)
 8008d50:	6263      	str	r3, [r4, #36]	; 0x24
 8008d52:	4b05      	ldr	r3, [pc, #20]	; (8008d68 <std+0x3c>)
 8008d54:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d56:	4b05      	ldr	r3, [pc, #20]	; (8008d6c <std+0x40>)
 8008d58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d5a:	4b05      	ldr	r3, [pc, #20]	; (8008d70 <std+0x44>)
 8008d5c:	6224      	str	r4, [r4, #32]
 8008d5e:	6323      	str	r3, [r4, #48]	; 0x30
 8008d60:	bd10      	pop	{r4, pc}
 8008d62:	bf00      	nop
 8008d64:	080097c9 	.word	0x080097c9
 8008d68:	080097eb 	.word	0x080097eb
 8008d6c:	08009823 	.word	0x08009823
 8008d70:	08009847 	.word	0x08009847

08008d74 <_cleanup_r>:
 8008d74:	4901      	ldr	r1, [pc, #4]	; (8008d7c <_cleanup_r+0x8>)
 8008d76:	f000 b8af 	b.w	8008ed8 <_fwalk_reent>
 8008d7a:	bf00      	nop
 8008d7c:	08008cb5 	.word	0x08008cb5

08008d80 <__sfmoreglue>:
 8008d80:	b570      	push	{r4, r5, r6, lr}
 8008d82:	1e4a      	subs	r2, r1, #1
 8008d84:	2568      	movs	r5, #104	; 0x68
 8008d86:	4355      	muls	r5, r2
 8008d88:	460e      	mov	r6, r1
 8008d8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008d8e:	f7fd ffdb 	bl	8006d48 <_malloc_r>
 8008d92:	4604      	mov	r4, r0
 8008d94:	b140      	cbz	r0, 8008da8 <__sfmoreglue+0x28>
 8008d96:	2100      	movs	r1, #0
 8008d98:	e9c0 1600 	strd	r1, r6, [r0]
 8008d9c:	300c      	adds	r0, #12
 8008d9e:	60a0      	str	r0, [r4, #8]
 8008da0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008da4:	f7fd ff78 	bl	8006c98 <memset>
 8008da8:	4620      	mov	r0, r4
 8008daa:	bd70      	pop	{r4, r5, r6, pc}

08008dac <__sfp_lock_acquire>:
 8008dac:	4801      	ldr	r0, [pc, #4]	; (8008db4 <__sfp_lock_acquire+0x8>)
 8008dae:	f000 b8b8 	b.w	8008f22 <__retarget_lock_acquire_recursive>
 8008db2:	bf00      	nop
 8008db4:	20000b68 	.word	0x20000b68

08008db8 <__sfp_lock_release>:
 8008db8:	4801      	ldr	r0, [pc, #4]	; (8008dc0 <__sfp_lock_release+0x8>)
 8008dba:	f000 b8b3 	b.w	8008f24 <__retarget_lock_release_recursive>
 8008dbe:	bf00      	nop
 8008dc0:	20000b68 	.word	0x20000b68

08008dc4 <__sinit_lock_acquire>:
 8008dc4:	4801      	ldr	r0, [pc, #4]	; (8008dcc <__sinit_lock_acquire+0x8>)
 8008dc6:	f000 b8ac 	b.w	8008f22 <__retarget_lock_acquire_recursive>
 8008dca:	bf00      	nop
 8008dcc:	20000b63 	.word	0x20000b63

08008dd0 <__sinit_lock_release>:
 8008dd0:	4801      	ldr	r0, [pc, #4]	; (8008dd8 <__sinit_lock_release+0x8>)
 8008dd2:	f000 b8a7 	b.w	8008f24 <__retarget_lock_release_recursive>
 8008dd6:	bf00      	nop
 8008dd8:	20000b63 	.word	0x20000b63

08008ddc <__sinit>:
 8008ddc:	b510      	push	{r4, lr}
 8008dde:	4604      	mov	r4, r0
 8008de0:	f7ff fff0 	bl	8008dc4 <__sinit_lock_acquire>
 8008de4:	69a3      	ldr	r3, [r4, #24]
 8008de6:	b11b      	cbz	r3, 8008df0 <__sinit+0x14>
 8008de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dec:	f7ff bff0 	b.w	8008dd0 <__sinit_lock_release>
 8008df0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008df4:	6523      	str	r3, [r4, #80]	; 0x50
 8008df6:	4b13      	ldr	r3, [pc, #76]	; (8008e44 <__sinit+0x68>)
 8008df8:	4a13      	ldr	r2, [pc, #76]	; (8008e48 <__sinit+0x6c>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	62a2      	str	r2, [r4, #40]	; 0x28
 8008dfe:	42a3      	cmp	r3, r4
 8008e00:	bf04      	itt	eq
 8008e02:	2301      	moveq	r3, #1
 8008e04:	61a3      	streq	r3, [r4, #24]
 8008e06:	4620      	mov	r0, r4
 8008e08:	f000 f820 	bl	8008e4c <__sfp>
 8008e0c:	6060      	str	r0, [r4, #4]
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f000 f81c 	bl	8008e4c <__sfp>
 8008e14:	60a0      	str	r0, [r4, #8]
 8008e16:	4620      	mov	r0, r4
 8008e18:	f000 f818 	bl	8008e4c <__sfp>
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	60e0      	str	r0, [r4, #12]
 8008e20:	2104      	movs	r1, #4
 8008e22:	6860      	ldr	r0, [r4, #4]
 8008e24:	f7ff ff82 	bl	8008d2c <std>
 8008e28:	68a0      	ldr	r0, [r4, #8]
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	2109      	movs	r1, #9
 8008e2e:	f7ff ff7d 	bl	8008d2c <std>
 8008e32:	68e0      	ldr	r0, [r4, #12]
 8008e34:	2202      	movs	r2, #2
 8008e36:	2112      	movs	r1, #18
 8008e38:	f7ff ff78 	bl	8008d2c <std>
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	61a3      	str	r3, [r4, #24]
 8008e40:	e7d2      	b.n	8008de8 <__sinit+0xc>
 8008e42:	bf00      	nop
 8008e44:	0800af84 	.word	0x0800af84
 8008e48:	08008d75 	.word	0x08008d75

08008e4c <__sfp>:
 8008e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e4e:	4607      	mov	r7, r0
 8008e50:	f7ff ffac 	bl	8008dac <__sfp_lock_acquire>
 8008e54:	4b1e      	ldr	r3, [pc, #120]	; (8008ed0 <__sfp+0x84>)
 8008e56:	681e      	ldr	r6, [r3, #0]
 8008e58:	69b3      	ldr	r3, [r6, #24]
 8008e5a:	b913      	cbnz	r3, 8008e62 <__sfp+0x16>
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	f7ff ffbd 	bl	8008ddc <__sinit>
 8008e62:	3648      	adds	r6, #72	; 0x48
 8008e64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	d503      	bpl.n	8008e74 <__sfp+0x28>
 8008e6c:	6833      	ldr	r3, [r6, #0]
 8008e6e:	b30b      	cbz	r3, 8008eb4 <__sfp+0x68>
 8008e70:	6836      	ldr	r6, [r6, #0]
 8008e72:	e7f7      	b.n	8008e64 <__sfp+0x18>
 8008e74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008e78:	b9d5      	cbnz	r5, 8008eb0 <__sfp+0x64>
 8008e7a:	4b16      	ldr	r3, [pc, #88]	; (8008ed4 <__sfp+0x88>)
 8008e7c:	60e3      	str	r3, [r4, #12]
 8008e7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008e82:	6665      	str	r5, [r4, #100]	; 0x64
 8008e84:	f000 f84c 	bl	8008f20 <__retarget_lock_init_recursive>
 8008e88:	f7ff ff96 	bl	8008db8 <__sfp_lock_release>
 8008e8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008e90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008e94:	6025      	str	r5, [r4, #0]
 8008e96:	61a5      	str	r5, [r4, #24]
 8008e98:	2208      	movs	r2, #8
 8008e9a:	4629      	mov	r1, r5
 8008e9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ea0:	f7fd fefa 	bl	8006c98 <memset>
 8008ea4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ea8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008eac:	4620      	mov	r0, r4
 8008eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008eb0:	3468      	adds	r4, #104	; 0x68
 8008eb2:	e7d9      	b.n	8008e68 <__sfp+0x1c>
 8008eb4:	2104      	movs	r1, #4
 8008eb6:	4638      	mov	r0, r7
 8008eb8:	f7ff ff62 	bl	8008d80 <__sfmoreglue>
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	6030      	str	r0, [r6, #0]
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	d1d5      	bne.n	8008e70 <__sfp+0x24>
 8008ec4:	f7ff ff78 	bl	8008db8 <__sfp_lock_release>
 8008ec8:	230c      	movs	r3, #12
 8008eca:	603b      	str	r3, [r7, #0]
 8008ecc:	e7ee      	b.n	8008eac <__sfp+0x60>
 8008ece:	bf00      	nop
 8008ed0:	0800af84 	.word	0x0800af84
 8008ed4:	ffff0001 	.word	0xffff0001

08008ed8 <_fwalk_reent>:
 8008ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008edc:	4606      	mov	r6, r0
 8008ede:	4688      	mov	r8, r1
 8008ee0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ee4:	2700      	movs	r7, #0
 8008ee6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008eea:	f1b9 0901 	subs.w	r9, r9, #1
 8008eee:	d505      	bpl.n	8008efc <_fwalk_reent+0x24>
 8008ef0:	6824      	ldr	r4, [r4, #0]
 8008ef2:	2c00      	cmp	r4, #0
 8008ef4:	d1f7      	bne.n	8008ee6 <_fwalk_reent+0xe>
 8008ef6:	4638      	mov	r0, r7
 8008ef8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008efc:	89ab      	ldrh	r3, [r5, #12]
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	d907      	bls.n	8008f12 <_fwalk_reent+0x3a>
 8008f02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f06:	3301      	adds	r3, #1
 8008f08:	d003      	beq.n	8008f12 <_fwalk_reent+0x3a>
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	47c0      	blx	r8
 8008f10:	4307      	orrs	r7, r0
 8008f12:	3568      	adds	r5, #104	; 0x68
 8008f14:	e7e9      	b.n	8008eea <_fwalk_reent+0x12>
	...

08008f18 <_localeconv_r>:
 8008f18:	4800      	ldr	r0, [pc, #0]	; (8008f1c <_localeconv_r+0x4>)
 8008f1a:	4770      	bx	lr
 8008f1c:	20000164 	.word	0x20000164

08008f20 <__retarget_lock_init_recursive>:
 8008f20:	4770      	bx	lr

08008f22 <__retarget_lock_acquire_recursive>:
 8008f22:	4770      	bx	lr

08008f24 <__retarget_lock_release_recursive>:
 8008f24:	4770      	bx	lr

08008f26 <__swhatbuf_r>:
 8008f26:	b570      	push	{r4, r5, r6, lr}
 8008f28:	460e      	mov	r6, r1
 8008f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f2e:	2900      	cmp	r1, #0
 8008f30:	b096      	sub	sp, #88	; 0x58
 8008f32:	4614      	mov	r4, r2
 8008f34:	461d      	mov	r5, r3
 8008f36:	da07      	bge.n	8008f48 <__swhatbuf_r+0x22>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	602b      	str	r3, [r5, #0]
 8008f3c:	89b3      	ldrh	r3, [r6, #12]
 8008f3e:	061a      	lsls	r2, r3, #24
 8008f40:	d410      	bmi.n	8008f64 <__swhatbuf_r+0x3e>
 8008f42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f46:	e00e      	b.n	8008f66 <__swhatbuf_r+0x40>
 8008f48:	466a      	mov	r2, sp
 8008f4a:	f000 fca3 	bl	8009894 <_fstat_r>
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	dbf2      	blt.n	8008f38 <__swhatbuf_r+0x12>
 8008f52:	9a01      	ldr	r2, [sp, #4]
 8008f54:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008f58:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008f5c:	425a      	negs	r2, r3
 8008f5e:	415a      	adcs	r2, r3
 8008f60:	602a      	str	r2, [r5, #0]
 8008f62:	e7ee      	b.n	8008f42 <__swhatbuf_r+0x1c>
 8008f64:	2340      	movs	r3, #64	; 0x40
 8008f66:	2000      	movs	r0, #0
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	b016      	add	sp, #88	; 0x58
 8008f6c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008f70 <__smakebuf_r>:
 8008f70:	898b      	ldrh	r3, [r1, #12]
 8008f72:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f74:	079d      	lsls	r5, r3, #30
 8008f76:	4606      	mov	r6, r0
 8008f78:	460c      	mov	r4, r1
 8008f7a:	d507      	bpl.n	8008f8c <__smakebuf_r+0x1c>
 8008f7c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f80:	6023      	str	r3, [r4, #0]
 8008f82:	6123      	str	r3, [r4, #16]
 8008f84:	2301      	movs	r3, #1
 8008f86:	6163      	str	r3, [r4, #20]
 8008f88:	b002      	add	sp, #8
 8008f8a:	bd70      	pop	{r4, r5, r6, pc}
 8008f8c:	ab01      	add	r3, sp, #4
 8008f8e:	466a      	mov	r2, sp
 8008f90:	f7ff ffc9 	bl	8008f26 <__swhatbuf_r>
 8008f94:	9900      	ldr	r1, [sp, #0]
 8008f96:	4605      	mov	r5, r0
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7fd fed5 	bl	8006d48 <_malloc_r>
 8008f9e:	b948      	cbnz	r0, 8008fb4 <__smakebuf_r+0x44>
 8008fa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa4:	059a      	lsls	r2, r3, #22
 8008fa6:	d4ef      	bmi.n	8008f88 <__smakebuf_r+0x18>
 8008fa8:	f023 0303 	bic.w	r3, r3, #3
 8008fac:	f043 0302 	orr.w	r3, r3, #2
 8008fb0:	81a3      	strh	r3, [r4, #12]
 8008fb2:	e7e3      	b.n	8008f7c <__smakebuf_r+0xc>
 8008fb4:	4b0d      	ldr	r3, [pc, #52]	; (8008fec <__smakebuf_r+0x7c>)
 8008fb6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	6020      	str	r0, [r4, #0]
 8008fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fc0:	81a3      	strh	r3, [r4, #12]
 8008fc2:	9b00      	ldr	r3, [sp, #0]
 8008fc4:	6163      	str	r3, [r4, #20]
 8008fc6:	9b01      	ldr	r3, [sp, #4]
 8008fc8:	6120      	str	r0, [r4, #16]
 8008fca:	b15b      	cbz	r3, 8008fe4 <__smakebuf_r+0x74>
 8008fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	f000 fc71 	bl	80098b8 <_isatty_r>
 8008fd6:	b128      	cbz	r0, 8008fe4 <__smakebuf_r+0x74>
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	f023 0303 	bic.w	r3, r3, #3
 8008fde:	f043 0301 	orr.w	r3, r3, #1
 8008fe2:	81a3      	strh	r3, [r4, #12]
 8008fe4:	89a0      	ldrh	r0, [r4, #12]
 8008fe6:	4305      	orrs	r5, r0
 8008fe8:	81a5      	strh	r5, [r4, #12]
 8008fea:	e7cd      	b.n	8008f88 <__smakebuf_r+0x18>
 8008fec:	08008d75 	.word	0x08008d75

08008ff0 <memcpy>:
 8008ff0:	440a      	add	r2, r1
 8008ff2:	4291      	cmp	r1, r2
 8008ff4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ff8:	d100      	bne.n	8008ffc <memcpy+0xc>
 8008ffa:	4770      	bx	lr
 8008ffc:	b510      	push	{r4, lr}
 8008ffe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009002:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009006:	4291      	cmp	r1, r2
 8009008:	d1f9      	bne.n	8008ffe <memcpy+0xe>
 800900a:	bd10      	pop	{r4, pc}

0800900c <__malloc_lock>:
 800900c:	4801      	ldr	r0, [pc, #4]	; (8009014 <__malloc_lock+0x8>)
 800900e:	f7ff bf88 	b.w	8008f22 <__retarget_lock_acquire_recursive>
 8009012:	bf00      	nop
 8009014:	20000b64 	.word	0x20000b64

08009018 <__malloc_unlock>:
 8009018:	4801      	ldr	r0, [pc, #4]	; (8009020 <__malloc_unlock+0x8>)
 800901a:	f7ff bf83 	b.w	8008f24 <__retarget_lock_release_recursive>
 800901e:	bf00      	nop
 8009020:	20000b64 	.word	0x20000b64

08009024 <_Balloc>:
 8009024:	b570      	push	{r4, r5, r6, lr}
 8009026:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009028:	4604      	mov	r4, r0
 800902a:	460d      	mov	r5, r1
 800902c:	b976      	cbnz	r6, 800904c <_Balloc+0x28>
 800902e:	2010      	movs	r0, #16
 8009030:	f7fd fe2a 	bl	8006c88 <malloc>
 8009034:	4602      	mov	r2, r0
 8009036:	6260      	str	r0, [r4, #36]	; 0x24
 8009038:	b920      	cbnz	r0, 8009044 <_Balloc+0x20>
 800903a:	4b18      	ldr	r3, [pc, #96]	; (800909c <_Balloc+0x78>)
 800903c:	4818      	ldr	r0, [pc, #96]	; (80090a0 <_Balloc+0x7c>)
 800903e:	2166      	movs	r1, #102	; 0x66
 8009040:	f7fd fdc8 	bl	8006bd4 <__assert_func>
 8009044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009048:	6006      	str	r6, [r0, #0]
 800904a:	60c6      	str	r6, [r0, #12]
 800904c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800904e:	68f3      	ldr	r3, [r6, #12]
 8009050:	b183      	cbz	r3, 8009074 <_Balloc+0x50>
 8009052:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800905a:	b9b8      	cbnz	r0, 800908c <_Balloc+0x68>
 800905c:	2101      	movs	r1, #1
 800905e:	fa01 f605 	lsl.w	r6, r1, r5
 8009062:	1d72      	adds	r2, r6, #5
 8009064:	0092      	lsls	r2, r2, #2
 8009066:	4620      	mov	r0, r4
 8009068:	f000 fb5a 	bl	8009720 <_calloc_r>
 800906c:	b160      	cbz	r0, 8009088 <_Balloc+0x64>
 800906e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009072:	e00e      	b.n	8009092 <_Balloc+0x6e>
 8009074:	2221      	movs	r2, #33	; 0x21
 8009076:	2104      	movs	r1, #4
 8009078:	4620      	mov	r0, r4
 800907a:	f000 fb51 	bl	8009720 <_calloc_r>
 800907e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009080:	60f0      	str	r0, [r6, #12]
 8009082:	68db      	ldr	r3, [r3, #12]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1e4      	bne.n	8009052 <_Balloc+0x2e>
 8009088:	2000      	movs	r0, #0
 800908a:	bd70      	pop	{r4, r5, r6, pc}
 800908c:	6802      	ldr	r2, [r0, #0]
 800908e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009092:	2300      	movs	r3, #0
 8009094:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009098:	e7f7      	b.n	800908a <_Balloc+0x66>
 800909a:	bf00      	nop
 800909c:	0800afcd 	.word	0x0800afcd
 80090a0:	0800b120 	.word	0x0800b120

080090a4 <_Bfree>:
 80090a4:	b570      	push	{r4, r5, r6, lr}
 80090a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80090a8:	4605      	mov	r5, r0
 80090aa:	460c      	mov	r4, r1
 80090ac:	b976      	cbnz	r6, 80090cc <_Bfree+0x28>
 80090ae:	2010      	movs	r0, #16
 80090b0:	f7fd fdea 	bl	8006c88 <malloc>
 80090b4:	4602      	mov	r2, r0
 80090b6:	6268      	str	r0, [r5, #36]	; 0x24
 80090b8:	b920      	cbnz	r0, 80090c4 <_Bfree+0x20>
 80090ba:	4b09      	ldr	r3, [pc, #36]	; (80090e0 <_Bfree+0x3c>)
 80090bc:	4809      	ldr	r0, [pc, #36]	; (80090e4 <_Bfree+0x40>)
 80090be:	218a      	movs	r1, #138	; 0x8a
 80090c0:	f7fd fd88 	bl	8006bd4 <__assert_func>
 80090c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090c8:	6006      	str	r6, [r0, #0]
 80090ca:	60c6      	str	r6, [r0, #12]
 80090cc:	b13c      	cbz	r4, 80090de <_Bfree+0x3a>
 80090ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090d0:	6862      	ldr	r2, [r4, #4]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090d8:	6021      	str	r1, [r4, #0]
 80090da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80090de:	bd70      	pop	{r4, r5, r6, pc}
 80090e0:	0800afcd 	.word	0x0800afcd
 80090e4:	0800b120 	.word	0x0800b120

080090e8 <__multadd>:
 80090e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ec:	690e      	ldr	r6, [r1, #16]
 80090ee:	4607      	mov	r7, r0
 80090f0:	4698      	mov	r8, r3
 80090f2:	460c      	mov	r4, r1
 80090f4:	f101 0014 	add.w	r0, r1, #20
 80090f8:	2300      	movs	r3, #0
 80090fa:	6805      	ldr	r5, [r0, #0]
 80090fc:	b2a9      	uxth	r1, r5
 80090fe:	fb02 8101 	mla	r1, r2, r1, r8
 8009102:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009106:	0c2d      	lsrs	r5, r5, #16
 8009108:	fb02 c505 	mla	r5, r2, r5, ip
 800910c:	b289      	uxth	r1, r1
 800910e:	3301      	adds	r3, #1
 8009110:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009114:	429e      	cmp	r6, r3
 8009116:	f840 1b04 	str.w	r1, [r0], #4
 800911a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800911e:	dcec      	bgt.n	80090fa <__multadd+0x12>
 8009120:	f1b8 0f00 	cmp.w	r8, #0
 8009124:	d022      	beq.n	800916c <__multadd+0x84>
 8009126:	68a3      	ldr	r3, [r4, #8]
 8009128:	42b3      	cmp	r3, r6
 800912a:	dc19      	bgt.n	8009160 <__multadd+0x78>
 800912c:	6861      	ldr	r1, [r4, #4]
 800912e:	4638      	mov	r0, r7
 8009130:	3101      	adds	r1, #1
 8009132:	f7ff ff77 	bl	8009024 <_Balloc>
 8009136:	4605      	mov	r5, r0
 8009138:	b928      	cbnz	r0, 8009146 <__multadd+0x5e>
 800913a:	4602      	mov	r2, r0
 800913c:	4b0d      	ldr	r3, [pc, #52]	; (8009174 <__multadd+0x8c>)
 800913e:	480e      	ldr	r0, [pc, #56]	; (8009178 <__multadd+0x90>)
 8009140:	21b5      	movs	r1, #181	; 0xb5
 8009142:	f7fd fd47 	bl	8006bd4 <__assert_func>
 8009146:	6922      	ldr	r2, [r4, #16]
 8009148:	3202      	adds	r2, #2
 800914a:	f104 010c 	add.w	r1, r4, #12
 800914e:	0092      	lsls	r2, r2, #2
 8009150:	300c      	adds	r0, #12
 8009152:	f7ff ff4d 	bl	8008ff0 <memcpy>
 8009156:	4621      	mov	r1, r4
 8009158:	4638      	mov	r0, r7
 800915a:	f7ff ffa3 	bl	80090a4 <_Bfree>
 800915e:	462c      	mov	r4, r5
 8009160:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009164:	3601      	adds	r6, #1
 8009166:	f8c3 8014 	str.w	r8, [r3, #20]
 800916a:	6126      	str	r6, [r4, #16]
 800916c:	4620      	mov	r0, r4
 800916e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009172:	bf00      	nop
 8009174:	0800b0af 	.word	0x0800b0af
 8009178:	0800b120 	.word	0x0800b120

0800917c <__hi0bits>:
 800917c:	0c03      	lsrs	r3, r0, #16
 800917e:	041b      	lsls	r3, r3, #16
 8009180:	b9d3      	cbnz	r3, 80091b8 <__hi0bits+0x3c>
 8009182:	0400      	lsls	r0, r0, #16
 8009184:	2310      	movs	r3, #16
 8009186:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800918a:	bf04      	itt	eq
 800918c:	0200      	lsleq	r0, r0, #8
 800918e:	3308      	addeq	r3, #8
 8009190:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009194:	bf04      	itt	eq
 8009196:	0100      	lsleq	r0, r0, #4
 8009198:	3304      	addeq	r3, #4
 800919a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800919e:	bf04      	itt	eq
 80091a0:	0080      	lsleq	r0, r0, #2
 80091a2:	3302      	addeq	r3, #2
 80091a4:	2800      	cmp	r0, #0
 80091a6:	db05      	blt.n	80091b4 <__hi0bits+0x38>
 80091a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80091ac:	f103 0301 	add.w	r3, r3, #1
 80091b0:	bf08      	it	eq
 80091b2:	2320      	moveq	r3, #32
 80091b4:	4618      	mov	r0, r3
 80091b6:	4770      	bx	lr
 80091b8:	2300      	movs	r3, #0
 80091ba:	e7e4      	b.n	8009186 <__hi0bits+0xa>

080091bc <__lo0bits>:
 80091bc:	6803      	ldr	r3, [r0, #0]
 80091be:	f013 0207 	ands.w	r2, r3, #7
 80091c2:	4601      	mov	r1, r0
 80091c4:	d00b      	beq.n	80091de <__lo0bits+0x22>
 80091c6:	07da      	lsls	r2, r3, #31
 80091c8:	d424      	bmi.n	8009214 <__lo0bits+0x58>
 80091ca:	0798      	lsls	r0, r3, #30
 80091cc:	bf49      	itett	mi
 80091ce:	085b      	lsrmi	r3, r3, #1
 80091d0:	089b      	lsrpl	r3, r3, #2
 80091d2:	2001      	movmi	r0, #1
 80091d4:	600b      	strmi	r3, [r1, #0]
 80091d6:	bf5c      	itt	pl
 80091d8:	600b      	strpl	r3, [r1, #0]
 80091da:	2002      	movpl	r0, #2
 80091dc:	4770      	bx	lr
 80091de:	b298      	uxth	r0, r3
 80091e0:	b9b0      	cbnz	r0, 8009210 <__lo0bits+0x54>
 80091e2:	0c1b      	lsrs	r3, r3, #16
 80091e4:	2010      	movs	r0, #16
 80091e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80091ea:	bf04      	itt	eq
 80091ec:	0a1b      	lsreq	r3, r3, #8
 80091ee:	3008      	addeq	r0, #8
 80091f0:	071a      	lsls	r2, r3, #28
 80091f2:	bf04      	itt	eq
 80091f4:	091b      	lsreq	r3, r3, #4
 80091f6:	3004      	addeq	r0, #4
 80091f8:	079a      	lsls	r2, r3, #30
 80091fa:	bf04      	itt	eq
 80091fc:	089b      	lsreq	r3, r3, #2
 80091fe:	3002      	addeq	r0, #2
 8009200:	07da      	lsls	r2, r3, #31
 8009202:	d403      	bmi.n	800920c <__lo0bits+0x50>
 8009204:	085b      	lsrs	r3, r3, #1
 8009206:	f100 0001 	add.w	r0, r0, #1
 800920a:	d005      	beq.n	8009218 <__lo0bits+0x5c>
 800920c:	600b      	str	r3, [r1, #0]
 800920e:	4770      	bx	lr
 8009210:	4610      	mov	r0, r2
 8009212:	e7e8      	b.n	80091e6 <__lo0bits+0x2a>
 8009214:	2000      	movs	r0, #0
 8009216:	4770      	bx	lr
 8009218:	2020      	movs	r0, #32
 800921a:	4770      	bx	lr

0800921c <__i2b>:
 800921c:	b510      	push	{r4, lr}
 800921e:	460c      	mov	r4, r1
 8009220:	2101      	movs	r1, #1
 8009222:	f7ff feff 	bl	8009024 <_Balloc>
 8009226:	4602      	mov	r2, r0
 8009228:	b928      	cbnz	r0, 8009236 <__i2b+0x1a>
 800922a:	4b05      	ldr	r3, [pc, #20]	; (8009240 <__i2b+0x24>)
 800922c:	4805      	ldr	r0, [pc, #20]	; (8009244 <__i2b+0x28>)
 800922e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009232:	f7fd fccf 	bl	8006bd4 <__assert_func>
 8009236:	2301      	movs	r3, #1
 8009238:	6144      	str	r4, [r0, #20]
 800923a:	6103      	str	r3, [r0, #16]
 800923c:	bd10      	pop	{r4, pc}
 800923e:	bf00      	nop
 8009240:	0800b0af 	.word	0x0800b0af
 8009244:	0800b120 	.word	0x0800b120

08009248 <__multiply>:
 8009248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924c:	4614      	mov	r4, r2
 800924e:	690a      	ldr	r2, [r1, #16]
 8009250:	6923      	ldr	r3, [r4, #16]
 8009252:	429a      	cmp	r2, r3
 8009254:	bfb8      	it	lt
 8009256:	460b      	movlt	r3, r1
 8009258:	460d      	mov	r5, r1
 800925a:	bfbc      	itt	lt
 800925c:	4625      	movlt	r5, r4
 800925e:	461c      	movlt	r4, r3
 8009260:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009264:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009268:	68ab      	ldr	r3, [r5, #8]
 800926a:	6869      	ldr	r1, [r5, #4]
 800926c:	eb0a 0709 	add.w	r7, sl, r9
 8009270:	42bb      	cmp	r3, r7
 8009272:	b085      	sub	sp, #20
 8009274:	bfb8      	it	lt
 8009276:	3101      	addlt	r1, #1
 8009278:	f7ff fed4 	bl	8009024 <_Balloc>
 800927c:	b930      	cbnz	r0, 800928c <__multiply+0x44>
 800927e:	4602      	mov	r2, r0
 8009280:	4b42      	ldr	r3, [pc, #264]	; (800938c <__multiply+0x144>)
 8009282:	4843      	ldr	r0, [pc, #268]	; (8009390 <__multiply+0x148>)
 8009284:	f240 115d 	movw	r1, #349	; 0x15d
 8009288:	f7fd fca4 	bl	8006bd4 <__assert_func>
 800928c:	f100 0614 	add.w	r6, r0, #20
 8009290:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009294:	4633      	mov	r3, r6
 8009296:	2200      	movs	r2, #0
 8009298:	4543      	cmp	r3, r8
 800929a:	d31e      	bcc.n	80092da <__multiply+0x92>
 800929c:	f105 0c14 	add.w	ip, r5, #20
 80092a0:	f104 0314 	add.w	r3, r4, #20
 80092a4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80092a8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80092ac:	9202      	str	r2, [sp, #8]
 80092ae:	ebac 0205 	sub.w	r2, ip, r5
 80092b2:	3a15      	subs	r2, #21
 80092b4:	f022 0203 	bic.w	r2, r2, #3
 80092b8:	3204      	adds	r2, #4
 80092ba:	f105 0115 	add.w	r1, r5, #21
 80092be:	458c      	cmp	ip, r1
 80092c0:	bf38      	it	cc
 80092c2:	2204      	movcc	r2, #4
 80092c4:	9201      	str	r2, [sp, #4]
 80092c6:	9a02      	ldr	r2, [sp, #8]
 80092c8:	9303      	str	r3, [sp, #12]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d808      	bhi.n	80092e0 <__multiply+0x98>
 80092ce:	2f00      	cmp	r7, #0
 80092d0:	dc55      	bgt.n	800937e <__multiply+0x136>
 80092d2:	6107      	str	r7, [r0, #16]
 80092d4:	b005      	add	sp, #20
 80092d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092da:	f843 2b04 	str.w	r2, [r3], #4
 80092de:	e7db      	b.n	8009298 <__multiply+0x50>
 80092e0:	f8b3 a000 	ldrh.w	sl, [r3]
 80092e4:	f1ba 0f00 	cmp.w	sl, #0
 80092e8:	d020      	beq.n	800932c <__multiply+0xe4>
 80092ea:	f105 0e14 	add.w	lr, r5, #20
 80092ee:	46b1      	mov	r9, r6
 80092f0:	2200      	movs	r2, #0
 80092f2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80092f6:	f8d9 b000 	ldr.w	fp, [r9]
 80092fa:	b2a1      	uxth	r1, r4
 80092fc:	fa1f fb8b 	uxth.w	fp, fp
 8009300:	fb0a b101 	mla	r1, sl, r1, fp
 8009304:	4411      	add	r1, r2
 8009306:	f8d9 2000 	ldr.w	r2, [r9]
 800930a:	0c24      	lsrs	r4, r4, #16
 800930c:	0c12      	lsrs	r2, r2, #16
 800930e:	fb0a 2404 	mla	r4, sl, r4, r2
 8009312:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009316:	b289      	uxth	r1, r1
 8009318:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800931c:	45f4      	cmp	ip, lr
 800931e:	f849 1b04 	str.w	r1, [r9], #4
 8009322:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009326:	d8e4      	bhi.n	80092f2 <__multiply+0xaa>
 8009328:	9901      	ldr	r1, [sp, #4]
 800932a:	5072      	str	r2, [r6, r1]
 800932c:	9a03      	ldr	r2, [sp, #12]
 800932e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009332:	3304      	adds	r3, #4
 8009334:	f1b9 0f00 	cmp.w	r9, #0
 8009338:	d01f      	beq.n	800937a <__multiply+0x132>
 800933a:	6834      	ldr	r4, [r6, #0]
 800933c:	f105 0114 	add.w	r1, r5, #20
 8009340:	46b6      	mov	lr, r6
 8009342:	f04f 0a00 	mov.w	sl, #0
 8009346:	880a      	ldrh	r2, [r1, #0]
 8009348:	f8be b002 	ldrh.w	fp, [lr, #2]
 800934c:	fb09 b202 	mla	r2, r9, r2, fp
 8009350:	4492      	add	sl, r2
 8009352:	b2a4      	uxth	r4, r4
 8009354:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009358:	f84e 4b04 	str.w	r4, [lr], #4
 800935c:	f851 4b04 	ldr.w	r4, [r1], #4
 8009360:	f8be 2000 	ldrh.w	r2, [lr]
 8009364:	0c24      	lsrs	r4, r4, #16
 8009366:	fb09 2404 	mla	r4, r9, r4, r2
 800936a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800936e:	458c      	cmp	ip, r1
 8009370:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009374:	d8e7      	bhi.n	8009346 <__multiply+0xfe>
 8009376:	9a01      	ldr	r2, [sp, #4]
 8009378:	50b4      	str	r4, [r6, r2]
 800937a:	3604      	adds	r6, #4
 800937c:	e7a3      	b.n	80092c6 <__multiply+0x7e>
 800937e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1a5      	bne.n	80092d2 <__multiply+0x8a>
 8009386:	3f01      	subs	r7, #1
 8009388:	e7a1      	b.n	80092ce <__multiply+0x86>
 800938a:	bf00      	nop
 800938c:	0800b0af 	.word	0x0800b0af
 8009390:	0800b120 	.word	0x0800b120

08009394 <__pow5mult>:
 8009394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009398:	4615      	mov	r5, r2
 800939a:	f012 0203 	ands.w	r2, r2, #3
 800939e:	4606      	mov	r6, r0
 80093a0:	460f      	mov	r7, r1
 80093a2:	d007      	beq.n	80093b4 <__pow5mult+0x20>
 80093a4:	4c25      	ldr	r4, [pc, #148]	; (800943c <__pow5mult+0xa8>)
 80093a6:	3a01      	subs	r2, #1
 80093a8:	2300      	movs	r3, #0
 80093aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80093ae:	f7ff fe9b 	bl	80090e8 <__multadd>
 80093b2:	4607      	mov	r7, r0
 80093b4:	10ad      	asrs	r5, r5, #2
 80093b6:	d03d      	beq.n	8009434 <__pow5mult+0xa0>
 80093b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80093ba:	b97c      	cbnz	r4, 80093dc <__pow5mult+0x48>
 80093bc:	2010      	movs	r0, #16
 80093be:	f7fd fc63 	bl	8006c88 <malloc>
 80093c2:	4602      	mov	r2, r0
 80093c4:	6270      	str	r0, [r6, #36]	; 0x24
 80093c6:	b928      	cbnz	r0, 80093d4 <__pow5mult+0x40>
 80093c8:	4b1d      	ldr	r3, [pc, #116]	; (8009440 <__pow5mult+0xac>)
 80093ca:	481e      	ldr	r0, [pc, #120]	; (8009444 <__pow5mult+0xb0>)
 80093cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80093d0:	f7fd fc00 	bl	8006bd4 <__assert_func>
 80093d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80093d8:	6004      	str	r4, [r0, #0]
 80093da:	60c4      	str	r4, [r0, #12]
 80093dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80093e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80093e4:	b94c      	cbnz	r4, 80093fa <__pow5mult+0x66>
 80093e6:	f240 2171 	movw	r1, #625	; 0x271
 80093ea:	4630      	mov	r0, r6
 80093ec:	f7ff ff16 	bl	800921c <__i2b>
 80093f0:	2300      	movs	r3, #0
 80093f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80093f6:	4604      	mov	r4, r0
 80093f8:	6003      	str	r3, [r0, #0]
 80093fa:	f04f 0900 	mov.w	r9, #0
 80093fe:	07eb      	lsls	r3, r5, #31
 8009400:	d50a      	bpl.n	8009418 <__pow5mult+0x84>
 8009402:	4639      	mov	r1, r7
 8009404:	4622      	mov	r2, r4
 8009406:	4630      	mov	r0, r6
 8009408:	f7ff ff1e 	bl	8009248 <__multiply>
 800940c:	4639      	mov	r1, r7
 800940e:	4680      	mov	r8, r0
 8009410:	4630      	mov	r0, r6
 8009412:	f7ff fe47 	bl	80090a4 <_Bfree>
 8009416:	4647      	mov	r7, r8
 8009418:	106d      	asrs	r5, r5, #1
 800941a:	d00b      	beq.n	8009434 <__pow5mult+0xa0>
 800941c:	6820      	ldr	r0, [r4, #0]
 800941e:	b938      	cbnz	r0, 8009430 <__pow5mult+0x9c>
 8009420:	4622      	mov	r2, r4
 8009422:	4621      	mov	r1, r4
 8009424:	4630      	mov	r0, r6
 8009426:	f7ff ff0f 	bl	8009248 <__multiply>
 800942a:	6020      	str	r0, [r4, #0]
 800942c:	f8c0 9000 	str.w	r9, [r0]
 8009430:	4604      	mov	r4, r0
 8009432:	e7e4      	b.n	80093fe <__pow5mult+0x6a>
 8009434:	4638      	mov	r0, r7
 8009436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800943a:	bf00      	nop
 800943c:	0800b270 	.word	0x0800b270
 8009440:	0800afcd 	.word	0x0800afcd
 8009444:	0800b120 	.word	0x0800b120

08009448 <__lshift>:
 8009448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800944c:	460c      	mov	r4, r1
 800944e:	6849      	ldr	r1, [r1, #4]
 8009450:	6923      	ldr	r3, [r4, #16]
 8009452:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009456:	68a3      	ldr	r3, [r4, #8]
 8009458:	4607      	mov	r7, r0
 800945a:	4691      	mov	r9, r2
 800945c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009460:	f108 0601 	add.w	r6, r8, #1
 8009464:	42b3      	cmp	r3, r6
 8009466:	db0b      	blt.n	8009480 <__lshift+0x38>
 8009468:	4638      	mov	r0, r7
 800946a:	f7ff fddb 	bl	8009024 <_Balloc>
 800946e:	4605      	mov	r5, r0
 8009470:	b948      	cbnz	r0, 8009486 <__lshift+0x3e>
 8009472:	4602      	mov	r2, r0
 8009474:	4b28      	ldr	r3, [pc, #160]	; (8009518 <__lshift+0xd0>)
 8009476:	4829      	ldr	r0, [pc, #164]	; (800951c <__lshift+0xd4>)
 8009478:	f240 11d9 	movw	r1, #473	; 0x1d9
 800947c:	f7fd fbaa 	bl	8006bd4 <__assert_func>
 8009480:	3101      	adds	r1, #1
 8009482:	005b      	lsls	r3, r3, #1
 8009484:	e7ee      	b.n	8009464 <__lshift+0x1c>
 8009486:	2300      	movs	r3, #0
 8009488:	f100 0114 	add.w	r1, r0, #20
 800948c:	f100 0210 	add.w	r2, r0, #16
 8009490:	4618      	mov	r0, r3
 8009492:	4553      	cmp	r3, sl
 8009494:	db33      	blt.n	80094fe <__lshift+0xb6>
 8009496:	6920      	ldr	r0, [r4, #16]
 8009498:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800949c:	f104 0314 	add.w	r3, r4, #20
 80094a0:	f019 091f 	ands.w	r9, r9, #31
 80094a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80094a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80094ac:	d02b      	beq.n	8009506 <__lshift+0xbe>
 80094ae:	f1c9 0e20 	rsb	lr, r9, #32
 80094b2:	468a      	mov	sl, r1
 80094b4:	2200      	movs	r2, #0
 80094b6:	6818      	ldr	r0, [r3, #0]
 80094b8:	fa00 f009 	lsl.w	r0, r0, r9
 80094bc:	4302      	orrs	r2, r0
 80094be:	f84a 2b04 	str.w	r2, [sl], #4
 80094c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80094c6:	459c      	cmp	ip, r3
 80094c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80094cc:	d8f3      	bhi.n	80094b6 <__lshift+0x6e>
 80094ce:	ebac 0304 	sub.w	r3, ip, r4
 80094d2:	3b15      	subs	r3, #21
 80094d4:	f023 0303 	bic.w	r3, r3, #3
 80094d8:	3304      	adds	r3, #4
 80094da:	f104 0015 	add.w	r0, r4, #21
 80094de:	4584      	cmp	ip, r0
 80094e0:	bf38      	it	cc
 80094e2:	2304      	movcc	r3, #4
 80094e4:	50ca      	str	r2, [r1, r3]
 80094e6:	b10a      	cbz	r2, 80094ec <__lshift+0xa4>
 80094e8:	f108 0602 	add.w	r6, r8, #2
 80094ec:	3e01      	subs	r6, #1
 80094ee:	4638      	mov	r0, r7
 80094f0:	612e      	str	r6, [r5, #16]
 80094f2:	4621      	mov	r1, r4
 80094f4:	f7ff fdd6 	bl	80090a4 <_Bfree>
 80094f8:	4628      	mov	r0, r5
 80094fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009502:	3301      	adds	r3, #1
 8009504:	e7c5      	b.n	8009492 <__lshift+0x4a>
 8009506:	3904      	subs	r1, #4
 8009508:	f853 2b04 	ldr.w	r2, [r3], #4
 800950c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009510:	459c      	cmp	ip, r3
 8009512:	d8f9      	bhi.n	8009508 <__lshift+0xc0>
 8009514:	e7ea      	b.n	80094ec <__lshift+0xa4>
 8009516:	bf00      	nop
 8009518:	0800b0af 	.word	0x0800b0af
 800951c:	0800b120 	.word	0x0800b120

08009520 <__mcmp>:
 8009520:	b530      	push	{r4, r5, lr}
 8009522:	6902      	ldr	r2, [r0, #16]
 8009524:	690c      	ldr	r4, [r1, #16]
 8009526:	1b12      	subs	r2, r2, r4
 8009528:	d10e      	bne.n	8009548 <__mcmp+0x28>
 800952a:	f100 0314 	add.w	r3, r0, #20
 800952e:	3114      	adds	r1, #20
 8009530:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009534:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009538:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800953c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009540:	42a5      	cmp	r5, r4
 8009542:	d003      	beq.n	800954c <__mcmp+0x2c>
 8009544:	d305      	bcc.n	8009552 <__mcmp+0x32>
 8009546:	2201      	movs	r2, #1
 8009548:	4610      	mov	r0, r2
 800954a:	bd30      	pop	{r4, r5, pc}
 800954c:	4283      	cmp	r3, r0
 800954e:	d3f3      	bcc.n	8009538 <__mcmp+0x18>
 8009550:	e7fa      	b.n	8009548 <__mcmp+0x28>
 8009552:	f04f 32ff 	mov.w	r2, #4294967295
 8009556:	e7f7      	b.n	8009548 <__mcmp+0x28>

08009558 <__mdiff>:
 8009558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	460c      	mov	r4, r1
 800955e:	4606      	mov	r6, r0
 8009560:	4611      	mov	r1, r2
 8009562:	4620      	mov	r0, r4
 8009564:	4617      	mov	r7, r2
 8009566:	f7ff ffdb 	bl	8009520 <__mcmp>
 800956a:	1e05      	subs	r5, r0, #0
 800956c:	d110      	bne.n	8009590 <__mdiff+0x38>
 800956e:	4629      	mov	r1, r5
 8009570:	4630      	mov	r0, r6
 8009572:	f7ff fd57 	bl	8009024 <_Balloc>
 8009576:	b930      	cbnz	r0, 8009586 <__mdiff+0x2e>
 8009578:	4b39      	ldr	r3, [pc, #228]	; (8009660 <__mdiff+0x108>)
 800957a:	4602      	mov	r2, r0
 800957c:	f240 2132 	movw	r1, #562	; 0x232
 8009580:	4838      	ldr	r0, [pc, #224]	; (8009664 <__mdiff+0x10c>)
 8009582:	f7fd fb27 	bl	8006bd4 <__assert_func>
 8009586:	2301      	movs	r3, #1
 8009588:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800958c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009590:	bfa4      	itt	ge
 8009592:	463b      	movge	r3, r7
 8009594:	4627      	movge	r7, r4
 8009596:	4630      	mov	r0, r6
 8009598:	6879      	ldr	r1, [r7, #4]
 800959a:	bfa6      	itte	ge
 800959c:	461c      	movge	r4, r3
 800959e:	2500      	movge	r5, #0
 80095a0:	2501      	movlt	r5, #1
 80095a2:	f7ff fd3f 	bl	8009024 <_Balloc>
 80095a6:	b920      	cbnz	r0, 80095b2 <__mdiff+0x5a>
 80095a8:	4b2d      	ldr	r3, [pc, #180]	; (8009660 <__mdiff+0x108>)
 80095aa:	4602      	mov	r2, r0
 80095ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 80095b0:	e7e6      	b.n	8009580 <__mdiff+0x28>
 80095b2:	693e      	ldr	r6, [r7, #16]
 80095b4:	60c5      	str	r5, [r0, #12]
 80095b6:	6925      	ldr	r5, [r4, #16]
 80095b8:	f107 0114 	add.w	r1, r7, #20
 80095bc:	f104 0914 	add.w	r9, r4, #20
 80095c0:	f100 0e14 	add.w	lr, r0, #20
 80095c4:	f107 0210 	add.w	r2, r7, #16
 80095c8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80095cc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80095d0:	46f2      	mov	sl, lr
 80095d2:	2700      	movs	r7, #0
 80095d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80095d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80095dc:	fa1f f883 	uxth.w	r8, r3
 80095e0:	fa17 f78b 	uxtah	r7, r7, fp
 80095e4:	0c1b      	lsrs	r3, r3, #16
 80095e6:	eba7 0808 	sub.w	r8, r7, r8
 80095ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80095ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80095f2:	fa1f f888 	uxth.w	r8, r8
 80095f6:	141f      	asrs	r7, r3, #16
 80095f8:	454d      	cmp	r5, r9
 80095fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80095fe:	f84a 3b04 	str.w	r3, [sl], #4
 8009602:	d8e7      	bhi.n	80095d4 <__mdiff+0x7c>
 8009604:	1b2b      	subs	r3, r5, r4
 8009606:	3b15      	subs	r3, #21
 8009608:	f023 0303 	bic.w	r3, r3, #3
 800960c:	3304      	adds	r3, #4
 800960e:	3415      	adds	r4, #21
 8009610:	42a5      	cmp	r5, r4
 8009612:	bf38      	it	cc
 8009614:	2304      	movcc	r3, #4
 8009616:	4419      	add	r1, r3
 8009618:	4473      	add	r3, lr
 800961a:	469e      	mov	lr, r3
 800961c:	460d      	mov	r5, r1
 800961e:	4565      	cmp	r5, ip
 8009620:	d30e      	bcc.n	8009640 <__mdiff+0xe8>
 8009622:	f10c 0203 	add.w	r2, ip, #3
 8009626:	1a52      	subs	r2, r2, r1
 8009628:	f022 0203 	bic.w	r2, r2, #3
 800962c:	3903      	subs	r1, #3
 800962e:	458c      	cmp	ip, r1
 8009630:	bf38      	it	cc
 8009632:	2200      	movcc	r2, #0
 8009634:	441a      	add	r2, r3
 8009636:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800963a:	b17b      	cbz	r3, 800965c <__mdiff+0x104>
 800963c:	6106      	str	r6, [r0, #16]
 800963e:	e7a5      	b.n	800958c <__mdiff+0x34>
 8009640:	f855 8b04 	ldr.w	r8, [r5], #4
 8009644:	fa17 f488 	uxtah	r4, r7, r8
 8009648:	1422      	asrs	r2, r4, #16
 800964a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800964e:	b2a4      	uxth	r4, r4
 8009650:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009654:	f84e 4b04 	str.w	r4, [lr], #4
 8009658:	1417      	asrs	r7, r2, #16
 800965a:	e7e0      	b.n	800961e <__mdiff+0xc6>
 800965c:	3e01      	subs	r6, #1
 800965e:	e7ea      	b.n	8009636 <__mdiff+0xde>
 8009660:	0800b0af 	.word	0x0800b0af
 8009664:	0800b120 	.word	0x0800b120

08009668 <__d2b>:
 8009668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800966c:	4689      	mov	r9, r1
 800966e:	2101      	movs	r1, #1
 8009670:	ec57 6b10 	vmov	r6, r7, d0
 8009674:	4690      	mov	r8, r2
 8009676:	f7ff fcd5 	bl	8009024 <_Balloc>
 800967a:	4604      	mov	r4, r0
 800967c:	b930      	cbnz	r0, 800968c <__d2b+0x24>
 800967e:	4602      	mov	r2, r0
 8009680:	4b25      	ldr	r3, [pc, #148]	; (8009718 <__d2b+0xb0>)
 8009682:	4826      	ldr	r0, [pc, #152]	; (800971c <__d2b+0xb4>)
 8009684:	f240 310a 	movw	r1, #778	; 0x30a
 8009688:	f7fd faa4 	bl	8006bd4 <__assert_func>
 800968c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009690:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009694:	bb35      	cbnz	r5, 80096e4 <__d2b+0x7c>
 8009696:	2e00      	cmp	r6, #0
 8009698:	9301      	str	r3, [sp, #4]
 800969a:	d028      	beq.n	80096ee <__d2b+0x86>
 800969c:	4668      	mov	r0, sp
 800969e:	9600      	str	r6, [sp, #0]
 80096a0:	f7ff fd8c 	bl	80091bc <__lo0bits>
 80096a4:	9900      	ldr	r1, [sp, #0]
 80096a6:	b300      	cbz	r0, 80096ea <__d2b+0x82>
 80096a8:	9a01      	ldr	r2, [sp, #4]
 80096aa:	f1c0 0320 	rsb	r3, r0, #32
 80096ae:	fa02 f303 	lsl.w	r3, r2, r3
 80096b2:	430b      	orrs	r3, r1
 80096b4:	40c2      	lsrs	r2, r0
 80096b6:	6163      	str	r3, [r4, #20]
 80096b8:	9201      	str	r2, [sp, #4]
 80096ba:	9b01      	ldr	r3, [sp, #4]
 80096bc:	61a3      	str	r3, [r4, #24]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	bf14      	ite	ne
 80096c2:	2202      	movne	r2, #2
 80096c4:	2201      	moveq	r2, #1
 80096c6:	6122      	str	r2, [r4, #16]
 80096c8:	b1d5      	cbz	r5, 8009700 <__d2b+0x98>
 80096ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80096ce:	4405      	add	r5, r0
 80096d0:	f8c9 5000 	str.w	r5, [r9]
 80096d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80096d8:	f8c8 0000 	str.w	r0, [r8]
 80096dc:	4620      	mov	r0, r4
 80096de:	b003      	add	sp, #12
 80096e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80096e8:	e7d5      	b.n	8009696 <__d2b+0x2e>
 80096ea:	6161      	str	r1, [r4, #20]
 80096ec:	e7e5      	b.n	80096ba <__d2b+0x52>
 80096ee:	a801      	add	r0, sp, #4
 80096f0:	f7ff fd64 	bl	80091bc <__lo0bits>
 80096f4:	9b01      	ldr	r3, [sp, #4]
 80096f6:	6163      	str	r3, [r4, #20]
 80096f8:	2201      	movs	r2, #1
 80096fa:	6122      	str	r2, [r4, #16]
 80096fc:	3020      	adds	r0, #32
 80096fe:	e7e3      	b.n	80096c8 <__d2b+0x60>
 8009700:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009704:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009708:	f8c9 0000 	str.w	r0, [r9]
 800970c:	6918      	ldr	r0, [r3, #16]
 800970e:	f7ff fd35 	bl	800917c <__hi0bits>
 8009712:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009716:	e7df      	b.n	80096d8 <__d2b+0x70>
 8009718:	0800b0af 	.word	0x0800b0af
 800971c:	0800b120 	.word	0x0800b120

08009720 <_calloc_r>:
 8009720:	b513      	push	{r0, r1, r4, lr}
 8009722:	434a      	muls	r2, r1
 8009724:	4611      	mov	r1, r2
 8009726:	9201      	str	r2, [sp, #4]
 8009728:	f7fd fb0e 	bl	8006d48 <_malloc_r>
 800972c:	4604      	mov	r4, r0
 800972e:	b118      	cbz	r0, 8009738 <_calloc_r+0x18>
 8009730:	9a01      	ldr	r2, [sp, #4]
 8009732:	2100      	movs	r1, #0
 8009734:	f7fd fab0 	bl	8006c98 <memset>
 8009738:	4620      	mov	r0, r4
 800973a:	b002      	add	sp, #8
 800973c:	bd10      	pop	{r4, pc}

0800973e <_raise_r>:
 800973e:	291f      	cmp	r1, #31
 8009740:	b538      	push	{r3, r4, r5, lr}
 8009742:	4604      	mov	r4, r0
 8009744:	460d      	mov	r5, r1
 8009746:	d904      	bls.n	8009752 <_raise_r+0x14>
 8009748:	2316      	movs	r3, #22
 800974a:	6003      	str	r3, [r0, #0]
 800974c:	f04f 30ff 	mov.w	r0, #4294967295
 8009750:	bd38      	pop	{r3, r4, r5, pc}
 8009752:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009754:	b112      	cbz	r2, 800975c <_raise_r+0x1e>
 8009756:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800975a:	b94b      	cbnz	r3, 8009770 <_raise_r+0x32>
 800975c:	4620      	mov	r0, r4
 800975e:	f000 f831 	bl	80097c4 <_getpid_r>
 8009762:	462a      	mov	r2, r5
 8009764:	4601      	mov	r1, r0
 8009766:	4620      	mov	r0, r4
 8009768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800976c:	f000 b818 	b.w	80097a0 <_kill_r>
 8009770:	2b01      	cmp	r3, #1
 8009772:	d00a      	beq.n	800978a <_raise_r+0x4c>
 8009774:	1c59      	adds	r1, r3, #1
 8009776:	d103      	bne.n	8009780 <_raise_r+0x42>
 8009778:	2316      	movs	r3, #22
 800977a:	6003      	str	r3, [r0, #0]
 800977c:	2001      	movs	r0, #1
 800977e:	e7e7      	b.n	8009750 <_raise_r+0x12>
 8009780:	2400      	movs	r4, #0
 8009782:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009786:	4628      	mov	r0, r5
 8009788:	4798      	blx	r3
 800978a:	2000      	movs	r0, #0
 800978c:	e7e0      	b.n	8009750 <_raise_r+0x12>
	...

08009790 <raise>:
 8009790:	4b02      	ldr	r3, [pc, #8]	; (800979c <raise+0xc>)
 8009792:	4601      	mov	r1, r0
 8009794:	6818      	ldr	r0, [r3, #0]
 8009796:	f7ff bfd2 	b.w	800973e <_raise_r>
 800979a:	bf00      	nop
 800979c:	20000010 	.word	0x20000010

080097a0 <_kill_r>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	4d07      	ldr	r5, [pc, #28]	; (80097c0 <_kill_r+0x20>)
 80097a4:	2300      	movs	r3, #0
 80097a6:	4604      	mov	r4, r0
 80097a8:	4608      	mov	r0, r1
 80097aa:	4611      	mov	r1, r2
 80097ac:	602b      	str	r3, [r5, #0]
 80097ae:	f7f9 f88b 	bl	80028c8 <_kill>
 80097b2:	1c43      	adds	r3, r0, #1
 80097b4:	d102      	bne.n	80097bc <_kill_r+0x1c>
 80097b6:	682b      	ldr	r3, [r5, #0]
 80097b8:	b103      	cbz	r3, 80097bc <_kill_r+0x1c>
 80097ba:	6023      	str	r3, [r4, #0]
 80097bc:	bd38      	pop	{r3, r4, r5, pc}
 80097be:	bf00      	nop
 80097c0:	20000b6c 	.word	0x20000b6c

080097c4 <_getpid_r>:
 80097c4:	f7f9 b87e 	b.w	80028c4 <_getpid>

080097c8 <__sread>:
 80097c8:	b510      	push	{r4, lr}
 80097ca:	460c      	mov	r4, r1
 80097cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097d0:	f000 f8a6 	bl	8009920 <_read_r>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	bfab      	itete	ge
 80097d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097da:	89a3      	ldrhlt	r3, [r4, #12]
 80097dc:	181b      	addge	r3, r3, r0
 80097de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097e2:	bfac      	ite	ge
 80097e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80097e6:	81a3      	strhlt	r3, [r4, #12]
 80097e8:	bd10      	pop	{r4, pc}

080097ea <__swrite>:
 80097ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ee:	461f      	mov	r7, r3
 80097f0:	898b      	ldrh	r3, [r1, #12]
 80097f2:	05db      	lsls	r3, r3, #23
 80097f4:	4605      	mov	r5, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	4616      	mov	r6, r2
 80097fa:	d505      	bpl.n	8009808 <__swrite+0x1e>
 80097fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009800:	2302      	movs	r3, #2
 8009802:	2200      	movs	r2, #0
 8009804:	f000 f868 	bl	80098d8 <_lseek_r>
 8009808:	89a3      	ldrh	r3, [r4, #12]
 800980a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800980e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009812:	81a3      	strh	r3, [r4, #12]
 8009814:	4632      	mov	r2, r6
 8009816:	463b      	mov	r3, r7
 8009818:	4628      	mov	r0, r5
 800981a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800981e:	f000 b817 	b.w	8009850 <_write_r>

08009822 <__sseek>:
 8009822:	b510      	push	{r4, lr}
 8009824:	460c      	mov	r4, r1
 8009826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800982a:	f000 f855 	bl	80098d8 <_lseek_r>
 800982e:	1c43      	adds	r3, r0, #1
 8009830:	89a3      	ldrh	r3, [r4, #12]
 8009832:	bf15      	itete	ne
 8009834:	6560      	strne	r0, [r4, #84]	; 0x54
 8009836:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800983a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800983e:	81a3      	strheq	r3, [r4, #12]
 8009840:	bf18      	it	ne
 8009842:	81a3      	strhne	r3, [r4, #12]
 8009844:	bd10      	pop	{r4, pc}

08009846 <__sclose>:
 8009846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800984a:	f000 b813 	b.w	8009874 <_close_r>
	...

08009850 <_write_r>:
 8009850:	b538      	push	{r3, r4, r5, lr}
 8009852:	4d07      	ldr	r5, [pc, #28]	; (8009870 <_write_r+0x20>)
 8009854:	4604      	mov	r4, r0
 8009856:	4608      	mov	r0, r1
 8009858:	4611      	mov	r1, r2
 800985a:	2200      	movs	r2, #0
 800985c:	602a      	str	r2, [r5, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	f7f9 fb1c 	bl	8002e9c <_write>
 8009864:	1c43      	adds	r3, r0, #1
 8009866:	d102      	bne.n	800986e <_write_r+0x1e>
 8009868:	682b      	ldr	r3, [r5, #0]
 800986a:	b103      	cbz	r3, 800986e <_write_r+0x1e>
 800986c:	6023      	str	r3, [r4, #0]
 800986e:	bd38      	pop	{r3, r4, r5, pc}
 8009870:	20000b6c 	.word	0x20000b6c

08009874 <_close_r>:
 8009874:	b538      	push	{r3, r4, r5, lr}
 8009876:	4d06      	ldr	r5, [pc, #24]	; (8009890 <_close_r+0x1c>)
 8009878:	2300      	movs	r3, #0
 800987a:	4604      	mov	r4, r0
 800987c:	4608      	mov	r0, r1
 800987e:	602b      	str	r3, [r5, #0]
 8009880:	f7f9 f830 	bl	80028e4 <_close>
 8009884:	1c43      	adds	r3, r0, #1
 8009886:	d102      	bne.n	800988e <_close_r+0x1a>
 8009888:	682b      	ldr	r3, [r5, #0]
 800988a:	b103      	cbz	r3, 800988e <_close_r+0x1a>
 800988c:	6023      	str	r3, [r4, #0]
 800988e:	bd38      	pop	{r3, r4, r5, pc}
 8009890:	20000b6c 	.word	0x20000b6c

08009894 <_fstat_r>:
 8009894:	b538      	push	{r3, r4, r5, lr}
 8009896:	4d07      	ldr	r5, [pc, #28]	; (80098b4 <_fstat_r+0x20>)
 8009898:	2300      	movs	r3, #0
 800989a:	4604      	mov	r4, r0
 800989c:	4608      	mov	r0, r1
 800989e:	4611      	mov	r1, r2
 80098a0:	602b      	str	r3, [r5, #0]
 80098a2:	f7f9 f822 	bl	80028ea <_fstat>
 80098a6:	1c43      	adds	r3, r0, #1
 80098a8:	d102      	bne.n	80098b0 <_fstat_r+0x1c>
 80098aa:	682b      	ldr	r3, [r5, #0]
 80098ac:	b103      	cbz	r3, 80098b0 <_fstat_r+0x1c>
 80098ae:	6023      	str	r3, [r4, #0]
 80098b0:	bd38      	pop	{r3, r4, r5, pc}
 80098b2:	bf00      	nop
 80098b4:	20000b6c 	.word	0x20000b6c

080098b8 <_isatty_r>:
 80098b8:	b538      	push	{r3, r4, r5, lr}
 80098ba:	4d06      	ldr	r5, [pc, #24]	; (80098d4 <_isatty_r+0x1c>)
 80098bc:	2300      	movs	r3, #0
 80098be:	4604      	mov	r4, r0
 80098c0:	4608      	mov	r0, r1
 80098c2:	602b      	str	r3, [r5, #0]
 80098c4:	f7f9 f816 	bl	80028f4 <_isatty>
 80098c8:	1c43      	adds	r3, r0, #1
 80098ca:	d102      	bne.n	80098d2 <_isatty_r+0x1a>
 80098cc:	682b      	ldr	r3, [r5, #0]
 80098ce:	b103      	cbz	r3, 80098d2 <_isatty_r+0x1a>
 80098d0:	6023      	str	r3, [r4, #0]
 80098d2:	bd38      	pop	{r3, r4, r5, pc}
 80098d4:	20000b6c 	.word	0x20000b6c

080098d8 <_lseek_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	4d07      	ldr	r5, [pc, #28]	; (80098f8 <_lseek_r+0x20>)
 80098dc:	4604      	mov	r4, r0
 80098de:	4608      	mov	r0, r1
 80098e0:	4611      	mov	r1, r2
 80098e2:	2200      	movs	r2, #0
 80098e4:	602a      	str	r2, [r5, #0]
 80098e6:	461a      	mov	r2, r3
 80098e8:	f7f9 f806 	bl	80028f8 <_lseek>
 80098ec:	1c43      	adds	r3, r0, #1
 80098ee:	d102      	bne.n	80098f6 <_lseek_r+0x1e>
 80098f0:	682b      	ldr	r3, [r5, #0]
 80098f2:	b103      	cbz	r3, 80098f6 <_lseek_r+0x1e>
 80098f4:	6023      	str	r3, [r4, #0]
 80098f6:	bd38      	pop	{r3, r4, r5, pc}
 80098f8:	20000b6c 	.word	0x20000b6c

080098fc <__ascii_mbtowc>:
 80098fc:	b082      	sub	sp, #8
 80098fe:	b901      	cbnz	r1, 8009902 <__ascii_mbtowc+0x6>
 8009900:	a901      	add	r1, sp, #4
 8009902:	b142      	cbz	r2, 8009916 <__ascii_mbtowc+0x1a>
 8009904:	b14b      	cbz	r3, 800991a <__ascii_mbtowc+0x1e>
 8009906:	7813      	ldrb	r3, [r2, #0]
 8009908:	600b      	str	r3, [r1, #0]
 800990a:	7812      	ldrb	r2, [r2, #0]
 800990c:	1e10      	subs	r0, r2, #0
 800990e:	bf18      	it	ne
 8009910:	2001      	movne	r0, #1
 8009912:	b002      	add	sp, #8
 8009914:	4770      	bx	lr
 8009916:	4610      	mov	r0, r2
 8009918:	e7fb      	b.n	8009912 <__ascii_mbtowc+0x16>
 800991a:	f06f 0001 	mvn.w	r0, #1
 800991e:	e7f8      	b.n	8009912 <__ascii_mbtowc+0x16>

08009920 <_read_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d07      	ldr	r5, [pc, #28]	; (8009940 <_read_r+0x20>)
 8009924:	4604      	mov	r4, r0
 8009926:	4608      	mov	r0, r1
 8009928:	4611      	mov	r1, r2
 800992a:	2200      	movs	r2, #0
 800992c:	602a      	str	r2, [r5, #0]
 800992e:	461a      	mov	r2, r3
 8009930:	f7f9 fa90 	bl	8002e54 <_read>
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	d102      	bne.n	800993e <_read_r+0x1e>
 8009938:	682b      	ldr	r3, [r5, #0]
 800993a:	b103      	cbz	r3, 800993e <_read_r+0x1e>
 800993c:	6023      	str	r3, [r4, #0]
 800993e:	bd38      	pop	{r3, r4, r5, pc}
 8009940:	20000b6c 	.word	0x20000b6c

08009944 <__ascii_wctomb>:
 8009944:	b149      	cbz	r1, 800995a <__ascii_wctomb+0x16>
 8009946:	2aff      	cmp	r2, #255	; 0xff
 8009948:	bf85      	ittet	hi
 800994a:	238a      	movhi	r3, #138	; 0x8a
 800994c:	6003      	strhi	r3, [r0, #0]
 800994e:	700a      	strbls	r2, [r1, #0]
 8009950:	f04f 30ff 	movhi.w	r0, #4294967295
 8009954:	bf98      	it	ls
 8009956:	2001      	movls	r0, #1
 8009958:	4770      	bx	lr
 800995a:	4608      	mov	r0, r1
 800995c:	4770      	bx	lr
	...

08009960 <atan>:
 8009960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009964:	ec55 4b10 	vmov	r4, r5, d0
 8009968:	4bc3      	ldr	r3, [pc, #780]	; (8009c78 <atan+0x318>)
 800996a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800996e:	429e      	cmp	r6, r3
 8009970:	46ab      	mov	fp, r5
 8009972:	dd18      	ble.n	80099a6 <atan+0x46>
 8009974:	4bc1      	ldr	r3, [pc, #772]	; (8009c7c <atan+0x31c>)
 8009976:	429e      	cmp	r6, r3
 8009978:	dc01      	bgt.n	800997e <atan+0x1e>
 800997a:	d109      	bne.n	8009990 <atan+0x30>
 800997c:	b144      	cbz	r4, 8009990 <atan+0x30>
 800997e:	4622      	mov	r2, r4
 8009980:	462b      	mov	r3, r5
 8009982:	4620      	mov	r0, r4
 8009984:	4629      	mov	r1, r5
 8009986:	f7f7 fbb9 	bl	80010fc <__adddf3>
 800998a:	4604      	mov	r4, r0
 800998c:	460d      	mov	r5, r1
 800998e:	e006      	b.n	800999e <atan+0x3e>
 8009990:	f1bb 0f00 	cmp.w	fp, #0
 8009994:	f300 8131 	bgt.w	8009bfa <atan+0x29a>
 8009998:	a59b      	add	r5, pc, #620	; (adr r5, 8009c08 <atan+0x2a8>)
 800999a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800999e:	ec45 4b10 	vmov	d0, r4, r5
 80099a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a6:	4bb6      	ldr	r3, [pc, #728]	; (8009c80 <atan+0x320>)
 80099a8:	429e      	cmp	r6, r3
 80099aa:	dc14      	bgt.n	80099d6 <atan+0x76>
 80099ac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80099b0:	429e      	cmp	r6, r3
 80099b2:	dc0d      	bgt.n	80099d0 <atan+0x70>
 80099b4:	a396      	add	r3, pc, #600	; (adr r3, 8009c10 <atan+0x2b0>)
 80099b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ba:	ee10 0a10 	vmov	r0, s0
 80099be:	4629      	mov	r1, r5
 80099c0:	f7f7 fb9c 	bl	80010fc <__adddf3>
 80099c4:	4baf      	ldr	r3, [pc, #700]	; (8009c84 <atan+0x324>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	f7f7 ffde 	bl	8001988 <__aeabi_dcmpgt>
 80099cc:	2800      	cmp	r0, #0
 80099ce:	d1e6      	bne.n	800999e <atan+0x3e>
 80099d0:	f04f 3aff 	mov.w	sl, #4294967295
 80099d4:	e02b      	b.n	8009a2e <atan+0xce>
 80099d6:	f000 f963 	bl	8009ca0 <fabs>
 80099da:	4bab      	ldr	r3, [pc, #684]	; (8009c88 <atan+0x328>)
 80099dc:	429e      	cmp	r6, r3
 80099de:	ec55 4b10 	vmov	r4, r5, d0
 80099e2:	f300 80bf 	bgt.w	8009b64 <atan+0x204>
 80099e6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80099ea:	429e      	cmp	r6, r3
 80099ec:	f300 80a0 	bgt.w	8009b30 <atan+0x1d0>
 80099f0:	ee10 2a10 	vmov	r2, s0
 80099f4:	ee10 0a10 	vmov	r0, s0
 80099f8:	462b      	mov	r3, r5
 80099fa:	4629      	mov	r1, r5
 80099fc:	f7f7 fb7e 	bl	80010fc <__adddf3>
 8009a00:	4ba0      	ldr	r3, [pc, #640]	; (8009c84 <atan+0x324>)
 8009a02:	2200      	movs	r2, #0
 8009a04:	f7f7 fb78 	bl	80010f8 <__aeabi_dsub>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	4606      	mov	r6, r0
 8009a0c:	460f      	mov	r7, r1
 8009a0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a12:	4620      	mov	r0, r4
 8009a14:	4629      	mov	r1, r5
 8009a16:	f7f7 fb71 	bl	80010fc <__adddf3>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4630      	mov	r0, r6
 8009a20:	4639      	mov	r1, r7
 8009a22:	f7f7 fe4b 	bl	80016bc <__aeabi_ddiv>
 8009a26:	f04f 0a00 	mov.w	sl, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	460d      	mov	r5, r1
 8009a2e:	4622      	mov	r2, r4
 8009a30:	462b      	mov	r3, r5
 8009a32:	4620      	mov	r0, r4
 8009a34:	4629      	mov	r1, r5
 8009a36:	f7f7 fd17 	bl	8001468 <__aeabi_dmul>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	4680      	mov	r8, r0
 8009a40:	4689      	mov	r9, r1
 8009a42:	f7f7 fd11 	bl	8001468 <__aeabi_dmul>
 8009a46:	a374      	add	r3, pc, #464	; (adr r3, 8009c18 <atan+0x2b8>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	4606      	mov	r6, r0
 8009a4e:	460f      	mov	r7, r1
 8009a50:	f7f7 fd0a 	bl	8001468 <__aeabi_dmul>
 8009a54:	a372      	add	r3, pc, #456	; (adr r3, 8009c20 <atan+0x2c0>)
 8009a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5a:	f7f7 fb4f 	bl	80010fc <__adddf3>
 8009a5e:	4632      	mov	r2, r6
 8009a60:	463b      	mov	r3, r7
 8009a62:	f7f7 fd01 	bl	8001468 <__aeabi_dmul>
 8009a66:	a370      	add	r3, pc, #448	; (adr r3, 8009c28 <atan+0x2c8>)
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	f7f7 fb46 	bl	80010fc <__adddf3>
 8009a70:	4632      	mov	r2, r6
 8009a72:	463b      	mov	r3, r7
 8009a74:	f7f7 fcf8 	bl	8001468 <__aeabi_dmul>
 8009a78:	a36d      	add	r3, pc, #436	; (adr r3, 8009c30 <atan+0x2d0>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	f7f7 fb3d 	bl	80010fc <__adddf3>
 8009a82:	4632      	mov	r2, r6
 8009a84:	463b      	mov	r3, r7
 8009a86:	f7f7 fcef 	bl	8001468 <__aeabi_dmul>
 8009a8a:	a36b      	add	r3, pc, #428	; (adr r3, 8009c38 <atan+0x2d8>)
 8009a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a90:	f7f7 fb34 	bl	80010fc <__adddf3>
 8009a94:	4632      	mov	r2, r6
 8009a96:	463b      	mov	r3, r7
 8009a98:	f7f7 fce6 	bl	8001468 <__aeabi_dmul>
 8009a9c:	a368      	add	r3, pc, #416	; (adr r3, 8009c40 <atan+0x2e0>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	f7f7 fb2b 	bl	80010fc <__adddf3>
 8009aa6:	4642      	mov	r2, r8
 8009aa8:	464b      	mov	r3, r9
 8009aaa:	f7f7 fcdd 	bl	8001468 <__aeabi_dmul>
 8009aae:	a366      	add	r3, pc, #408	; (adr r3, 8009c48 <atan+0x2e8>)
 8009ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab4:	4680      	mov	r8, r0
 8009ab6:	4689      	mov	r9, r1
 8009ab8:	4630      	mov	r0, r6
 8009aba:	4639      	mov	r1, r7
 8009abc:	f7f7 fcd4 	bl	8001468 <__aeabi_dmul>
 8009ac0:	a363      	add	r3, pc, #396	; (adr r3, 8009c50 <atan+0x2f0>)
 8009ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac6:	f7f7 fb17 	bl	80010f8 <__aeabi_dsub>
 8009aca:	4632      	mov	r2, r6
 8009acc:	463b      	mov	r3, r7
 8009ace:	f7f7 fccb 	bl	8001468 <__aeabi_dmul>
 8009ad2:	a361      	add	r3, pc, #388	; (adr r3, 8009c58 <atan+0x2f8>)
 8009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad8:	f7f7 fb0e 	bl	80010f8 <__aeabi_dsub>
 8009adc:	4632      	mov	r2, r6
 8009ade:	463b      	mov	r3, r7
 8009ae0:	f7f7 fcc2 	bl	8001468 <__aeabi_dmul>
 8009ae4:	a35e      	add	r3, pc, #376	; (adr r3, 8009c60 <atan+0x300>)
 8009ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aea:	f7f7 fb05 	bl	80010f8 <__aeabi_dsub>
 8009aee:	4632      	mov	r2, r6
 8009af0:	463b      	mov	r3, r7
 8009af2:	f7f7 fcb9 	bl	8001468 <__aeabi_dmul>
 8009af6:	a35c      	add	r3, pc, #368	; (adr r3, 8009c68 <atan+0x308>)
 8009af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afc:	f7f7 fafc 	bl	80010f8 <__aeabi_dsub>
 8009b00:	4632      	mov	r2, r6
 8009b02:	463b      	mov	r3, r7
 8009b04:	f7f7 fcb0 	bl	8001468 <__aeabi_dmul>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4640      	mov	r0, r8
 8009b0e:	4649      	mov	r1, r9
 8009b10:	f7f7 faf4 	bl	80010fc <__adddf3>
 8009b14:	4622      	mov	r2, r4
 8009b16:	462b      	mov	r3, r5
 8009b18:	f7f7 fca6 	bl	8001468 <__aeabi_dmul>
 8009b1c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	d14b      	bne.n	8009bbe <atan+0x25e>
 8009b26:	4620      	mov	r0, r4
 8009b28:	4629      	mov	r1, r5
 8009b2a:	f7f7 fae5 	bl	80010f8 <__aeabi_dsub>
 8009b2e:	e72c      	b.n	800998a <atan+0x2a>
 8009b30:	ee10 0a10 	vmov	r0, s0
 8009b34:	4b53      	ldr	r3, [pc, #332]	; (8009c84 <atan+0x324>)
 8009b36:	2200      	movs	r2, #0
 8009b38:	4629      	mov	r1, r5
 8009b3a:	f7f7 fadd 	bl	80010f8 <__aeabi_dsub>
 8009b3e:	4b51      	ldr	r3, [pc, #324]	; (8009c84 <atan+0x324>)
 8009b40:	4606      	mov	r6, r0
 8009b42:	460f      	mov	r7, r1
 8009b44:	2200      	movs	r2, #0
 8009b46:	4620      	mov	r0, r4
 8009b48:	4629      	mov	r1, r5
 8009b4a:	f7f7 fad7 	bl	80010fc <__adddf3>
 8009b4e:	4602      	mov	r2, r0
 8009b50:	460b      	mov	r3, r1
 8009b52:	4630      	mov	r0, r6
 8009b54:	4639      	mov	r1, r7
 8009b56:	f7f7 fdb1 	bl	80016bc <__aeabi_ddiv>
 8009b5a:	f04f 0a01 	mov.w	sl, #1
 8009b5e:	4604      	mov	r4, r0
 8009b60:	460d      	mov	r5, r1
 8009b62:	e764      	b.n	8009a2e <atan+0xce>
 8009b64:	4b49      	ldr	r3, [pc, #292]	; (8009c8c <atan+0x32c>)
 8009b66:	429e      	cmp	r6, r3
 8009b68:	da1d      	bge.n	8009ba6 <atan+0x246>
 8009b6a:	ee10 0a10 	vmov	r0, s0
 8009b6e:	4b48      	ldr	r3, [pc, #288]	; (8009c90 <atan+0x330>)
 8009b70:	2200      	movs	r2, #0
 8009b72:	4629      	mov	r1, r5
 8009b74:	f7f7 fac0 	bl	80010f8 <__aeabi_dsub>
 8009b78:	4b45      	ldr	r3, [pc, #276]	; (8009c90 <atan+0x330>)
 8009b7a:	4606      	mov	r6, r0
 8009b7c:	460f      	mov	r7, r1
 8009b7e:	2200      	movs	r2, #0
 8009b80:	4620      	mov	r0, r4
 8009b82:	4629      	mov	r1, r5
 8009b84:	f7f7 fc70 	bl	8001468 <__aeabi_dmul>
 8009b88:	4b3e      	ldr	r3, [pc, #248]	; (8009c84 <atan+0x324>)
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f7f7 fab6 	bl	80010fc <__adddf3>
 8009b90:	4602      	mov	r2, r0
 8009b92:	460b      	mov	r3, r1
 8009b94:	4630      	mov	r0, r6
 8009b96:	4639      	mov	r1, r7
 8009b98:	f7f7 fd90 	bl	80016bc <__aeabi_ddiv>
 8009b9c:	f04f 0a02 	mov.w	sl, #2
 8009ba0:	4604      	mov	r4, r0
 8009ba2:	460d      	mov	r5, r1
 8009ba4:	e743      	b.n	8009a2e <atan+0xce>
 8009ba6:	462b      	mov	r3, r5
 8009ba8:	ee10 2a10 	vmov	r2, s0
 8009bac:	4939      	ldr	r1, [pc, #228]	; (8009c94 <atan+0x334>)
 8009bae:	2000      	movs	r0, #0
 8009bb0:	f7f7 fd84 	bl	80016bc <__aeabi_ddiv>
 8009bb4:	f04f 0a03 	mov.w	sl, #3
 8009bb8:	4604      	mov	r4, r0
 8009bba:	460d      	mov	r5, r1
 8009bbc:	e737      	b.n	8009a2e <atan+0xce>
 8009bbe:	4b36      	ldr	r3, [pc, #216]	; (8009c98 <atan+0x338>)
 8009bc0:	4e36      	ldr	r6, [pc, #216]	; (8009c9c <atan+0x33c>)
 8009bc2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009bc6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009bca:	e9da 2300 	ldrd	r2, r3, [sl]
 8009bce:	f7f7 fa93 	bl	80010f8 <__aeabi_dsub>
 8009bd2:	4622      	mov	r2, r4
 8009bd4:	462b      	mov	r3, r5
 8009bd6:	f7f7 fa8f 	bl	80010f8 <__aeabi_dsub>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009be2:	f7f7 fa89 	bl	80010f8 <__aeabi_dsub>
 8009be6:	f1bb 0f00 	cmp.w	fp, #0
 8009bea:	4604      	mov	r4, r0
 8009bec:	460d      	mov	r5, r1
 8009bee:	f6bf aed6 	bge.w	800999e <atan+0x3e>
 8009bf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bf6:	461d      	mov	r5, r3
 8009bf8:	e6d1      	b.n	800999e <atan+0x3e>
 8009bfa:	a51d      	add	r5, pc, #116	; (adr r5, 8009c70 <atan+0x310>)
 8009bfc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009c00:	e6cd      	b.n	800999e <atan+0x3e>
 8009c02:	bf00      	nop
 8009c04:	f3af 8000 	nop.w
 8009c08:	54442d18 	.word	0x54442d18
 8009c0c:	bff921fb 	.word	0xbff921fb
 8009c10:	8800759c 	.word	0x8800759c
 8009c14:	7e37e43c 	.word	0x7e37e43c
 8009c18:	e322da11 	.word	0xe322da11
 8009c1c:	3f90ad3a 	.word	0x3f90ad3a
 8009c20:	24760deb 	.word	0x24760deb
 8009c24:	3fa97b4b 	.word	0x3fa97b4b
 8009c28:	a0d03d51 	.word	0xa0d03d51
 8009c2c:	3fb10d66 	.word	0x3fb10d66
 8009c30:	c54c206e 	.word	0xc54c206e
 8009c34:	3fb745cd 	.word	0x3fb745cd
 8009c38:	920083ff 	.word	0x920083ff
 8009c3c:	3fc24924 	.word	0x3fc24924
 8009c40:	5555550d 	.word	0x5555550d
 8009c44:	3fd55555 	.word	0x3fd55555
 8009c48:	2c6a6c2f 	.word	0x2c6a6c2f
 8009c4c:	bfa2b444 	.word	0xbfa2b444
 8009c50:	52defd9a 	.word	0x52defd9a
 8009c54:	3fadde2d 	.word	0x3fadde2d
 8009c58:	af749a6d 	.word	0xaf749a6d
 8009c5c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009c60:	fe231671 	.word	0xfe231671
 8009c64:	3fbc71c6 	.word	0x3fbc71c6
 8009c68:	9998ebc4 	.word	0x9998ebc4
 8009c6c:	3fc99999 	.word	0x3fc99999
 8009c70:	54442d18 	.word	0x54442d18
 8009c74:	3ff921fb 	.word	0x3ff921fb
 8009c78:	440fffff 	.word	0x440fffff
 8009c7c:	7ff00000 	.word	0x7ff00000
 8009c80:	3fdbffff 	.word	0x3fdbffff
 8009c84:	3ff00000 	.word	0x3ff00000
 8009c88:	3ff2ffff 	.word	0x3ff2ffff
 8009c8c:	40038000 	.word	0x40038000
 8009c90:	3ff80000 	.word	0x3ff80000
 8009c94:	bff00000 	.word	0xbff00000
 8009c98:	0800b3a8 	.word	0x0800b3a8
 8009c9c:	0800b388 	.word	0x0800b388

08009ca0 <fabs>:
 8009ca0:	ec51 0b10 	vmov	r0, r1, d0
 8009ca4:	ee10 2a10 	vmov	r2, s0
 8009ca8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009cac:	ec43 2b10 	vmov	d0, r2, r3
 8009cb0:	4770      	bx	lr

08009cb2 <atan2>:
 8009cb2:	f000 b801 	b.w	8009cb8 <__ieee754_atan2>
	...

08009cb8 <__ieee754_atan2>:
 8009cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cbc:	ec57 6b11 	vmov	r6, r7, d1
 8009cc0:	4273      	negs	r3, r6
 8009cc2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8009e48 <__ieee754_atan2+0x190>
 8009cc6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009cca:	4333      	orrs	r3, r6
 8009ccc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009cd0:	4573      	cmp	r3, lr
 8009cd2:	ec51 0b10 	vmov	r0, r1, d0
 8009cd6:	ee11 8a10 	vmov	r8, s2
 8009cda:	d80a      	bhi.n	8009cf2 <__ieee754_atan2+0x3a>
 8009cdc:	4244      	negs	r4, r0
 8009cde:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009ce2:	4304      	orrs	r4, r0
 8009ce4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009ce8:	4574      	cmp	r4, lr
 8009cea:	ee10 9a10 	vmov	r9, s0
 8009cee:	468c      	mov	ip, r1
 8009cf0:	d907      	bls.n	8009d02 <__ieee754_atan2+0x4a>
 8009cf2:	4632      	mov	r2, r6
 8009cf4:	463b      	mov	r3, r7
 8009cf6:	f7f7 fa01 	bl	80010fc <__adddf3>
 8009cfa:	ec41 0b10 	vmov	d0, r0, r1
 8009cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d02:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8009d06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009d0a:	4334      	orrs	r4, r6
 8009d0c:	d103      	bne.n	8009d16 <__ieee754_atan2+0x5e>
 8009d0e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d12:	f7ff be25 	b.w	8009960 <atan>
 8009d16:	17bc      	asrs	r4, r7, #30
 8009d18:	f004 0402 	and.w	r4, r4, #2
 8009d1c:	ea53 0909 	orrs.w	r9, r3, r9
 8009d20:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009d24:	d107      	bne.n	8009d36 <__ieee754_atan2+0x7e>
 8009d26:	2c02      	cmp	r4, #2
 8009d28:	d060      	beq.n	8009dec <__ieee754_atan2+0x134>
 8009d2a:	2c03      	cmp	r4, #3
 8009d2c:	d1e5      	bne.n	8009cfa <__ieee754_atan2+0x42>
 8009d2e:	a142      	add	r1, pc, #264	; (adr r1, 8009e38 <__ieee754_atan2+0x180>)
 8009d30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d34:	e7e1      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009d36:	ea52 0808 	orrs.w	r8, r2, r8
 8009d3a:	d106      	bne.n	8009d4a <__ieee754_atan2+0x92>
 8009d3c:	f1bc 0f00 	cmp.w	ip, #0
 8009d40:	da5f      	bge.n	8009e02 <__ieee754_atan2+0x14a>
 8009d42:	a13f      	add	r1, pc, #252	; (adr r1, 8009e40 <__ieee754_atan2+0x188>)
 8009d44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d48:	e7d7      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009d4a:	4572      	cmp	r2, lr
 8009d4c:	d10f      	bne.n	8009d6e <__ieee754_atan2+0xb6>
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	f104 34ff 	add.w	r4, r4, #4294967295
 8009d54:	d107      	bne.n	8009d66 <__ieee754_atan2+0xae>
 8009d56:	2c02      	cmp	r4, #2
 8009d58:	d84c      	bhi.n	8009df4 <__ieee754_atan2+0x13c>
 8009d5a:	4b35      	ldr	r3, [pc, #212]	; (8009e30 <__ieee754_atan2+0x178>)
 8009d5c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8009d60:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009d64:	e7c9      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009d66:	2c02      	cmp	r4, #2
 8009d68:	d848      	bhi.n	8009dfc <__ieee754_atan2+0x144>
 8009d6a:	4b32      	ldr	r3, [pc, #200]	; (8009e34 <__ieee754_atan2+0x17c>)
 8009d6c:	e7f6      	b.n	8009d5c <__ieee754_atan2+0xa4>
 8009d6e:	4573      	cmp	r3, lr
 8009d70:	d0e4      	beq.n	8009d3c <__ieee754_atan2+0x84>
 8009d72:	1a9b      	subs	r3, r3, r2
 8009d74:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009d78:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d7c:	da1e      	bge.n	8009dbc <__ieee754_atan2+0x104>
 8009d7e:	2f00      	cmp	r7, #0
 8009d80:	da01      	bge.n	8009d86 <__ieee754_atan2+0xce>
 8009d82:	323c      	adds	r2, #60	; 0x3c
 8009d84:	db1e      	blt.n	8009dc4 <__ieee754_atan2+0x10c>
 8009d86:	4632      	mov	r2, r6
 8009d88:	463b      	mov	r3, r7
 8009d8a:	f7f7 fc97 	bl	80016bc <__aeabi_ddiv>
 8009d8e:	ec41 0b10 	vmov	d0, r0, r1
 8009d92:	f7ff ff85 	bl	8009ca0 <fabs>
 8009d96:	f7ff fde3 	bl	8009960 <atan>
 8009d9a:	ec51 0b10 	vmov	r0, r1, d0
 8009d9e:	2c01      	cmp	r4, #1
 8009da0:	d013      	beq.n	8009dca <__ieee754_atan2+0x112>
 8009da2:	2c02      	cmp	r4, #2
 8009da4:	d015      	beq.n	8009dd2 <__ieee754_atan2+0x11a>
 8009da6:	2c00      	cmp	r4, #0
 8009da8:	d0a7      	beq.n	8009cfa <__ieee754_atan2+0x42>
 8009daa:	a319      	add	r3, pc, #100	; (adr r3, 8009e10 <__ieee754_atan2+0x158>)
 8009dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db0:	f7f7 f9a2 	bl	80010f8 <__aeabi_dsub>
 8009db4:	a318      	add	r3, pc, #96	; (adr r3, 8009e18 <__ieee754_atan2+0x160>)
 8009db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dba:	e014      	b.n	8009de6 <__ieee754_atan2+0x12e>
 8009dbc:	a118      	add	r1, pc, #96	; (adr r1, 8009e20 <__ieee754_atan2+0x168>)
 8009dbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dc2:	e7ec      	b.n	8009d9e <__ieee754_atan2+0xe6>
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	2100      	movs	r1, #0
 8009dc8:	e7e9      	b.n	8009d9e <__ieee754_atan2+0xe6>
 8009dca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009dce:	4619      	mov	r1, r3
 8009dd0:	e793      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009dd2:	a30f      	add	r3, pc, #60	; (adr r3, 8009e10 <__ieee754_atan2+0x158>)
 8009dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd8:	f7f7 f98e 	bl	80010f8 <__aeabi_dsub>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	a10d      	add	r1, pc, #52	; (adr r1, 8009e18 <__ieee754_atan2+0x160>)
 8009de2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009de6:	f7f7 f987 	bl	80010f8 <__aeabi_dsub>
 8009dea:	e786      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009dec:	a10a      	add	r1, pc, #40	; (adr r1, 8009e18 <__ieee754_atan2+0x160>)
 8009dee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009df2:	e782      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009df4:	a10c      	add	r1, pc, #48	; (adr r1, 8009e28 <__ieee754_atan2+0x170>)
 8009df6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dfa:	e77e      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009dfc:	2000      	movs	r0, #0
 8009dfe:	2100      	movs	r1, #0
 8009e00:	e77b      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009e02:	a107      	add	r1, pc, #28	; (adr r1, 8009e20 <__ieee754_atan2+0x168>)
 8009e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e08:	e777      	b.n	8009cfa <__ieee754_atan2+0x42>
 8009e0a:	bf00      	nop
 8009e0c:	f3af 8000 	nop.w
 8009e10:	33145c07 	.word	0x33145c07
 8009e14:	3ca1a626 	.word	0x3ca1a626
 8009e18:	54442d18 	.word	0x54442d18
 8009e1c:	400921fb 	.word	0x400921fb
 8009e20:	54442d18 	.word	0x54442d18
 8009e24:	3ff921fb 	.word	0x3ff921fb
 8009e28:	54442d18 	.word	0x54442d18
 8009e2c:	3fe921fb 	.word	0x3fe921fb
 8009e30:	0800b3c8 	.word	0x0800b3c8
 8009e34:	0800b3e0 	.word	0x0800b3e0
 8009e38:	54442d18 	.word	0x54442d18
 8009e3c:	c00921fb 	.word	0xc00921fb
 8009e40:	54442d18 	.word	0x54442d18
 8009e44:	bff921fb 	.word	0xbff921fb
 8009e48:	7ff00000 	.word	0x7ff00000

08009e4c <_init>:
 8009e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e4e:	bf00      	nop
 8009e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e52:	bc08      	pop	{r3}
 8009e54:	469e      	mov	lr, r3
 8009e56:	4770      	bx	lr

08009e58 <_fini>:
 8009e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5a:	bf00      	nop
 8009e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e5e:	bc08      	pop	{r3}
 8009e60:	469e      	mov	lr, r3
 8009e62:	4770      	bx	lr
