
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'meyermar' on host 'alveo0.ethz.ch' (Linux_x86_64 version 4.14.156-U) on Fri Oct 29 13:00:12 CEST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/left_update'
Sourcing Tcl script 'left_update.tcl'
INFO: [HLS 200-1510] Running: open_project left_update 
INFO: [HLS 200-10] Creating and opening project '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/left_update/left_update'.
INFO: [HLS 200-1510] Running: set_top left_update 
INFO: [HLS 200-1510] Running: add_files /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl -cflags  -D XILINX_FPGA -I /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/common -I /dev/shm/meyermar_synth/linpack_sp/HPCC_FPGA/LINPACK/src/device  
INFO: [HLS 200-10] Adding design file '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/left_update/left_update/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname left_update 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 189.858 MB.
INFO: [HLS 200-10] Analyzing design file '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl' ... 
WARNING: [HLS 207-5270] unknown attribute 'register' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:119:73
WARNING: [HLS 207-5270] unknown attribute 'register' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:140:57
WARNING: [HLS 207-5270] unknown attribute 'register' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:160:63
WARNING: [HLS 207-5270] unknown attribute 'uses_global_work_offset' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:211:16
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:230:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:244:10
WARNING: [HLS 207-5270] unknown attribute 'register' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:310:66
WARNING: [HLS 207-5270] unknown attribute 'register' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:384:67
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:412:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:424:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:435:10
WARNING: [HLS 207-5270] unknown attribute 'uses_global_work_offset' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:452:17
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:467:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:481:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:537:11
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:559:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:571:10
WARNING: [HLS 207-5301] unused parameter 'is_first_block': /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:457:16
WARNING: [HLS 207-5270] unknown attribute 'uses_global_work_offset' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:588:17
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:602:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:616:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:657:11
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:659:11
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:685:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:698:10
WARNING: [HLS 207-5301] unused parameter 'is_first_block': /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:593:16
WARNING: [HLS 207-5270] unknown attribute 'uses_global_work_offset' ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:716:17
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:757:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:769:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:781:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:795:10
WARNING: [HLS 207-1017] unknown pragma ignored: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:846:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.39 seconds; current allocated memory: 190.989 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:703:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:690:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:629:4)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:636:4)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:646:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:650:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:670:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:676:6)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:674:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:607:5)
INFO: [HLS 214-129] Partially unrolled 2 iterations of loop 'anonymous' with a breakout at trip 0 (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:605:4)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 in loop 'anonymous'(/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:605:4) has been inferred on port 'gmem' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:605:4)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on port 'gmem' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:688:4)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 has been inferred on port 'gmem' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:699:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.83 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.07 seconds; current allocated memory: 198.369 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 201.248 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 200.622 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:605) in function 'left_update' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:625) in function 'left_update' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:688) in function 'left_update' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:701) in function 'left_update' automatically.
INFO: [XFORM 203-101] Partitioning array 'a_buffer' in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'current_lu_row' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:622) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'current_col' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:623) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'a_buffer' in dimension 4 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 223.763 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:604:3) in function 'left_update' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:603:2) in function 'left_update'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:660:3) in function 'left_update'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-2' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:617:2) in function 'left_update' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-3.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:687:3) in function 'left_update' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:686:2) in function 'left_update'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:700:3) in function 'left_update'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:699:2) in function 'left_update'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_col[0]' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:637:25)
INFO: [HLS 200-472] Inferring partial write operation for 'current_lu_row[0]' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:651:29)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.0.0' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:677:41)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.0.0' (/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:608:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 223.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'left_update' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'left_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln686) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1.1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 2.1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'Loop 2.2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3.1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.71 seconds; current allocated memory: 230.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.95 seconds; current allocated memory: 239.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'left_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/left_block' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/lu_global_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/is_first_block' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/block_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/block_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'left_update/blocks_per_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'left_update' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'a', 'left_block', 'lu_global_buffer', 'is_first_block', 'block_col', 'block_row', 'blocks_per_row' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'left_update' is 5151 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_24s_24_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_21s_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'left_update'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.38 seconds; current allocated memory: 254.579 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'left_update_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'left_update_mul_4ns_24s_24_2_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'left_update_a_buffer_0_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'left_update_current_lu_row_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.87 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.97 seconds; current allocated memory: 284.040 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for left_update.
INFO: [VLOG 209-307] Generating Verilog RTL for left_update.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.75 seconds. CPU system time: 0.9 seconds. Elapsed time: 30.92 seconds; current allocated memory: 284.999 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'left_update_ap_fadd_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'left_update_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'left_update_ap_fadd_5_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'left_update_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'left_update_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'left_update_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 13:01:01 2021...
INFO: [HLS 200-802] Generated output file left_update/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.41 seconds. CPU system time: 1.76 seconds. Elapsed time: 22.89 seconds; current allocated memory: 289.745 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 49.12 seconds. Total CPU system time: 3.31 seconds. Total elapsed time: 55.43 seconds; peak allocated memory: 284.040 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Oct 29 13:01:07 2021...
