
`ifndef FILE_INCL
    `include "processor_defines.sv"
`endif

module decode_load_inst(
    input logic [31:7] instruction_code,
    output logic [4:0] rs1,
    output logic [4:0] rd,
    output logic [11:0] imm,
    output logic [2:0] load_control
);

// Edit the code here begin ---------------------------------------------------

    always@(*) begin
        imm[11:0]=instruction_code[31:20];
        rs1=instruction_code[19:15];
        rd=instruction_code[11:7];
        case(instruction_code[14:12])
            3'd0:load_control=3'd1;
            3'd1:load_control=3'd2;
            3'd2:load_control=3'd3;
            3'd4:load_control=3'd4;
            3'd5:load_control=3'd5;
            default: load_control=3'd0;
        endcase
    end



// Edit the code here end -----------------------------------------------------

/*
	Following section is necessary for dumping waveforms. This is needed for debug and simulations
*/

`ifndef SUBMODULE_DISABLE_WAVES
    initial begin
        $dumpfile("./sim_build/decode_load_inst.vcd");
        $dumpvars(0, decode_load_inst);
    end
`endif

endmodule
