// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_p_find_left_and_right_boundaries (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        points_address0,
        points_ce0,
        points_q0,
        left_bound,
        left_bound_ap_vld,
        right_bound,
        right_bound_ap_vld,
        i_dout,
        i_empty_n,
        i_read,
        lbVal_constprop_i,
        lbVal_constprop_o,
        lbVal_constprop_o_ap_vld,
        rbVal_constprop_i,
        rbVal_constprop_o,
        rbVal_constprop_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [31:0] left_bound;
output   left_bound_ap_vld;
output  [31:0] right_bound;
output   right_bound_ap_vld;
input  [2:0] i_dout;
input   i_empty_n;
output   i_read;
input  [31:0] lbVal_constprop_i;
output  [31:0] lbVal_constprop_o;
output   lbVal_constprop_o_ap_vld;
input  [31:0] rbVal_constprop_i;
output  [31:0] rbVal_constprop_o;
output   rbVal_constprop_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg num_points_ce0;
reg points_ce0;
reg[31:0] left_bound;
reg left_bound_ap_vld;
reg[31:0] right_bound;
reg right_bound_ap_vld;
reg i_read;
reg[31:0] lbVal_constprop_o;
reg lbVal_constprop_o_ap_vld;
reg[31:0] rbVal_constprop_o;
reg rbVal_constprop_o_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_trapezoid_edgestrapezoid_edges_address0;
reg    get_trapezoid_edgestrapezoid_edges_ce0;
wire   [31:0] get_trapezoid_edgestrapezoid_edges_q0;
reg    i_blk_n;
wire   [31:0] grp_fu_242_p3;
reg   [31:0] reg_264;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_123_fu_748_p3;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_130_fu_1228_p3;
reg   [31:0] grp_fu_249_p4;
reg   [31:0] reg_268;
wire   [31:0] grp_fu_322_p2;
reg   [31:0] reg_334;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state22;
reg   [0:0] icmp_ln935_2_reg_1959;
wire   [31:0] grp_fu_328_p2;
reg   [31:0] reg_338;
reg   [2:0] i_2_reg_1706;
reg   [31:0] num_points_load_reg_1721;
wire    ap_CS_fsm_state2;
reg   [31:0] get_trapezoid_edgestrapezoid_edges_load_reg_1726;
wire   [15:0] shl_ln_fu_348_p3;
reg   [15:0] shl_ln_reg_1733;
wire    ap_CS_fsm_state3;
wire   [63:0] ireg_fu_355_p1;
reg   [63:0] ireg_reg_1738;
reg   [0:0] p_Result_75_reg_1744;
wire   [0:0] icmp_ln571_fu_371_p2;
reg   [0:0] icmp_ln571_reg_1749;
wire   [31:0] select_ln588_fu_388_p3;
reg   [31:0] select_ln588_reg_1755;
wire   [0:0] xor_ln571_fu_396_p2;
reg   [0:0] xor_ln571_reg_1760;
wire   [31:0] add_ln317_fu_402_p2;
reg   [31:0] add_ln317_reg_1765;
wire    ap_CS_fsm_state4;
reg   [2:0] lshr_ln_reg_1773;
wire   [0:0] icmp_ln317_fu_408_p2;
wire   [51:0] trunc_ln565_fu_453_p1;
reg   [51:0] trunc_ln565_reg_1778;
wire   [11:0] F2_fu_456_p2;
reg   [11:0] F2_reg_1783;
wire    ap_CS_fsm_state5;
wire  signed [11:0] sh_amt_fu_517_p3;
reg  signed [11:0] sh_amt_reg_1796;
wire   [31:0] trunc_ln583_fu_530_p1;
reg   [31:0] trunc_ln583_reg_1801;
wire   [0:0] icmp_ln585_fu_534_p2;
reg   [0:0] icmp_ln585_reg_1806;
wire   [0:0] and_ln581_fu_598_p2;
reg   [0:0] and_ln581_reg_1811;
wire   [31:0] select_ln585_fu_610_p3;
reg   [31:0] select_ln585_reg_1816;
wire   [0:0] and_ln603_fu_630_p2;
reg   [0:0] and_ln603_reg_1821;
reg   [127:0] points_load_reg_1826;
wire    ap_CS_fsm_state6;
wire   [31:0] z_bits_fu_636_p1;
reg   [31:0] z_bits_reg_1831;
wire   [31:0] select_ln585_1_fu_671_p3;
reg   [31:0] select_ln585_1_reg_1841;
wire   [31:0] diff_1_V_fu_742_p2;
reg   [31:0] diff_1_V_reg_1848;
reg   [0:0] tmp_123_reg_1853;
wire   [0:0] grp_fu_230_p3;
reg   [0:0] p_Result_77_reg_1857;
wire   [0:0] grp_fu_316_p2;
reg   [0:0] icmp_ln958_reg_1862;
wire   [0:0] select_ln958_fu_828_p3;
reg   [0:0] select_ln958_reg_1867;
wire   [7:0] trunc_ln943_fu_836_p1;
reg   [7:0] trunc_ln943_reg_1872;
wire   [31:0] select_ln935_fu_948_p3;
reg   [31:0] select_ln935_reg_1877;
wire    ap_CS_fsm_state9;
wire   [31:0] grp_fu_221_p2;
reg   [31:0] add_i_reg_1882;
wire    ap_CS_fsm_state13;
wire   [30:0] trunc_ln368_fu_960_p1;
reg   [30:0] trunc_ln368_reg_1887;
wire    ap_CS_fsm_state17;
wire   [31:0] bitcast_ln351_fu_971_p1;
wire    ap_CS_fsm_state18;
reg   [0:0] p_Result_82_reg_1897;
wire    ap_CS_fsm_state19;
wire   [51:0] trunc_ln565_1_fu_1006_p1;
reg   [51:0] trunc_ln565_1_reg_1902;
wire   [0:0] icmp_ln571_1_fu_1010_p2;
reg   [0:0] icmp_ln571_1_reg_1907;
wire   [11:0] F2_1_fu_1016_p2;
reg   [11:0] F2_1_reg_1915;
wire  signed [11:0] sh_amt_1_fu_1061_p3;
reg  signed [11:0] sh_amt_1_reg_1923;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln582_1_fu_1069_p2;
reg   [0:0] icmp_ln582_1_reg_1928;
wire   [31:0] trunc_ln583_1_fu_1074_p1;
reg   [31:0] trunc_ln583_1_reg_1933;
wire   [0:0] and_ln581_1_fu_1123_p2;
reg   [0:0] and_ln581_1_reg_1939;
wire   [0:0] or_ln571_fu_1159_p2;
reg   [0:0] or_ln571_reg_1944;
wire   [31:0] select_ln571_2_fu_1164_p3;
reg   [31:0] select_ln571_2_reg_1950;
reg   [0:0] tmp_130_reg_1955;
wire   [0:0] grp_fu_259_p2;
reg   [0:0] p_Result_84_reg_1964;
reg   [0:0] icmp_ln958_3_reg_1969;
wire   [0:0] select_ln958_7_fu_1307_p3;
reg   [0:0] select_ln958_7_reg_1974;
wire   [7:0] trunc_ln943_3_fu_1315_p1;
reg   [7:0] trunc_ln943_3_reg_1979;
wire   [31:0] select_ln935_2_fu_1427_p3;
reg   [31:0] select_ln935_2_reg_1984;
wire    ap_CS_fsm_state23;
wire   [30:0] trunc_ln368_1_fu_1438_p1;
reg   [30:0] trunc_ln368_1_reg_1989;
wire    ap_CS_fsm_state27;
wire   [31:0] bitcast_ln351_2_fu_1449_p1;
wire    ap_CS_fsm_state28;
reg   [0:0] p_Result_89_reg_1999;
wire    ap_CS_fsm_state29;
wire   [51:0] trunc_ln565_2_fu_1484_p1;
reg   [51:0] trunc_ln565_2_reg_2004;
wire   [0:0] icmp_ln571_2_fu_1488_p2;
reg   [0:0] icmp_ln571_2_reg_2009;
wire   [11:0] F2_2_fu_1494_p2;
reg   [11:0] F2_2_reg_2017;
wire  signed [11:0] sh_amt_2_fu_1539_p3;
reg  signed [11:0] sh_amt_2_reg_2025;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln582_2_fu_1547_p2;
reg   [0:0] icmp_ln582_2_reg_2030;
wire   [31:0] trunc_ln583_2_fu_1552_p1;
reg   [31:0] trunc_ln583_2_reg_2035;
wire   [0:0] and_ln581_2_fu_1601_p2;
reg   [0:0] and_ln581_2_reg_2041;
wire   [0:0] or_ln571_2_fu_1637_p2;
reg   [0:0] or_ln571_2_reg_2046;
wire   [31:0] select_ln571_7_fu_1642_p3;
reg   [31:0] select_ln571_7_reg_2052;
reg   [31:0] j_reg_207;
wire    ap_CS_fsm_state31;
wire   [63:0] idxprom_i_fu_342_p1;
wire   [63:0] zext_ln318_fu_473_p1;
wire   [31:0] select_ln571_5_fu_1214_p3;
wire   [31:0] select_ln571_10_fu_1692_p3;
reg    ap_block_state1;
reg   [31:0] left_bound_preg;
reg   [31:0] right_bound_preg;
reg   [31:0] grp_fu_221_p0;
reg   [31:0] grp_fu_221_p1;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state24;
reg   [31:0] grp_fu_226_p0;
wire   [31:0] grp_fu_237_p2;
reg   [31:0] grp_fu_272_p3;
wire   [31:0] grp_fu_280_p2;
wire   [31:0] grp_fu_286_p2;
wire   [30:0] grp_fu_292_p4;
wire   [63:0] grp_fu_226_p1;
wire   [62:0] trunc_ln555_fu_359_p1;
wire   [31:0] bitcast_ln702_1_fu_377_p1;
wire   [0:0] tmp_119_fu_380_p3;
wire   [11:0] trunc_ln318_fu_413_p1;
wire   [15:0] shl_ln318_1_fu_417_p3;
wire   [15:0] add_ln318_fu_425_p2;
wire   [10:0] exp_tmp_fu_440_p4;
wire   [11:0] zext_ln455_fu_449_p1;
wire   [8:0] trunc_ln318_1_fu_462_p1;
wire   [11:0] tmp_s_fu_466_p3;
wire   [52:0] p_Result_76_fu_478_p3;
wire   [53:0] zext_ln569_fu_485_p1;
wire   [53:0] man_V_1_fu_489_p2;
wire   [0:0] icmp_ln581_fu_502_p2;
wire   [11:0] add_ln581_fu_507_p2;
wire   [11:0] sub_ln581_fu_512_p2;
wire   [53:0] man_V_2_fu_495_p3;
wire   [6:0] tmp_fu_540_p4;
wire   [5:0] trunc_ln586_fu_556_p1;
wire   [53:0] zext_ln586_fu_560_p1;
wire   [53:0] ashr_ln586_fu_564_p2;
wire   [0:0] icmp_ln582_fu_525_p2;
wire   [0:0] and_ln582_fu_574_p2;
wire   [0:0] or_ln582_fu_587_p2;
wire   [0:0] xor_ln582_fu_592_p2;
wire   [0:0] and_ln585_fu_604_p2;
wire   [31:0] trunc_ln586_1_fu_570_p1;
wire   [31:0] select_ln582_fu_579_p3;
wire   [0:0] or_ln581_fu_618_p2;
wire   [0:0] icmp_ln603_fu_550_p2;
wire   [0:0] xor_ln581_fu_624_p2;
wire  signed [31:0] sext_ln581_fu_640_p1;
wire   [31:0] shl_ln604_fu_643_p2;
wire   [31:0] select_ln603_fu_648_p3;
wire   [0:0] xor_ln585_fu_661_p2;
wire   [0:0] and_ln585_1_fu_666_p2;
wire   [31:0] select_ln571_fu_654_p3;
wire   [31:0] add_ln703_fu_678_p2;
wire   [0:0] tmp_121_fu_682_p3;
wire   [31:0] sub_ln703_fu_690_p2;
wire   [31:0] select_ln1495_fu_696_p3;
wire   [31:0] sub_ln703_27_fu_714_p2;
wire   [0:0] tmp_122_fu_718_p3;
wire   [31:0] sub_ln703_28_fu_726_p2;
wire   [31:0] select_ln1495_5_fu_730_p3;
wire   [31:0] diff_0_V_fu_708_p2;
wire   [5:0] trunc_ln947_fu_756_p1;
wire   [5:0] sub_ln947_fu_760_p2;
wire   [31:0] zext_ln947_fu_766_p1;
wire   [31:0] lshr_ln947_fu_770_p2;
wire   [31:0] shl_ln949_fu_776_p2;
wire   [31:0] or_ln949_5_fu_782_p2;
wire   [31:0] and_ln949_fu_788_p2;
wire   [0:0] tmp_126_fu_800_p3;
wire   [0:0] grp_fu_308_p3;
wire   [0:0] xor_ln949_fu_808_p2;
wire   [0:0] grp_fu_302_p2;
wire   [0:0] icmp_ln949_fu_794_p2;
wire   [0:0] select_ln946_fu_820_p3;
wire   [0:0] and_ln949_6_fu_814_p2;
wire   [63:0] zext_ln959_fu_840_p1;
wire   [63:0] zext_ln959_5_fu_844_p1;
wire   [63:0] zext_ln958_fu_854_p1;
wire   [63:0] lshr_ln958_fu_858_p2;
wire   [63:0] shl_ln959_fu_848_p2;
wire   [63:0] m_fu_864_p3;
wire   [63:0] zext_ln961_fu_871_p1;
wire   [63:0] m_38_fu_874_p2;
wire   [62:0] m_46_fu_880_p4;
wire   [0:0] p_Result_s_fu_894_p3;
wire   [7:0] sub_ln964_fu_910_p2;
wire   [7:0] select_ln943_fu_902_p3;
wire   [7:0] add_ln964_fu_915_p2;
wire   [63:0] zext_ln962_fu_890_p1;
wire   [8:0] tmp_15_i_fu_921_p3;
wire   [63:0] p_Result_80_fu_928_p5;
wire   [31:0] LD_4_fu_940_p1;
wire   [31:0] bitcast_ln744_fu_944_p1;
wire   [31:0] data_V_fu_956_p1;
wire   [31:0] p_Result_81_fu_964_p3;
wire   [63:0] ireg_1_fu_976_p1;
wire   [10:0] exp_tmp_1_fu_992_p4;
wire   [62:0] trunc_ln555_1_fu_980_p1;
wire   [11:0] zext_ln455_1_fu_1002_p1;
wire   [52:0] p_Result_83_fu_1022_p3;
wire   [53:0] zext_ln569_1_fu_1029_p1;
wire   [53:0] man_V_4_fu_1033_p2;
wire   [0:0] icmp_ln581_1_fu_1046_p2;
wire   [11:0] add_ln581_1_fu_1051_p2;
wire   [11:0] sub_ln581_1_fu_1056_p2;
wire   [53:0] man_V_5_fu_1039_p3;
wire   [6:0] tmp_129_fu_1078_p4;
wire   [5:0] trunc_ln586_2_fu_1094_p1;
wire   [53:0] zext_ln586_1_fu_1098_p1;
wire   [53:0] ashr_ln586_1_fu_1102_p2;
wire   [0:0] or_ln582_1_fu_1112_p2;
wire   [0:0] xor_ln582_1_fu_1117_p2;
wire   [0:0] icmp_ln585_1_fu_1129_p2;
wire   [0:0] or_ln581_1_fu_1141_p2;
wire   [0:0] icmp_ln603_1_fu_1088_p2;
wire   [0:0] xor_ln581_1_fu_1147_p2;
wire   [0:0] and_ln603_1_fu_1153_p2;
wire   [0:0] and_ln585_2_fu_1135_p2;
wire   [31:0] trunc_ln586_3_fu_1108_p1;
wire  signed [31:0] sext_ln581_1_fu_1172_p1;
wire   [0:0] xor_ln571_1_fu_1180_p2;
wire   [31:0] shl_ln604_1_fu_1175_p2;
wire   [0:0] and_ln582_1_fu_1185_p2;
wire   [31:0] select_ln571_1_fu_1190_p3;
wire   [0:0] or_ln571_1_fu_1210_p2;
wire   [31:0] select_ln571_4_fu_1204_p3;
wire   [31:0] select_ln571_3_fu_1197_p3;
wire   [5:0] trunc_ln947_3_fu_1235_p1;
wire   [5:0] sub_ln947_3_fu_1239_p2;
wire   [31:0] zext_ln947_3_fu_1245_p1;
wire   [31:0] lshr_ln947_3_fu_1249_p2;
wire   [31:0] shl_ln949_3_fu_1255_p2;
wire   [31:0] or_ln949_fu_1261_p2;
wire   [31:0] and_ln949_8_fu_1267_p2;
wire   [0:0] tmp_133_fu_1279_p3;
wire   [0:0] xor_ln949_3_fu_1287_p2;
wire   [0:0] icmp_ln949_3_fu_1273_p2;
wire   [0:0] select_ln946_3_fu_1299_p3;
wire   [0:0] and_ln949_7_fu_1293_p2;
wire   [63:0] zext_ln959_6_fu_1319_p1;
wire   [63:0] zext_ln959_7_fu_1323_p1;
wire   [63:0] zext_ln958_3_fu_1333_p1;
wire   [63:0] lshr_ln958_3_fu_1337_p2;
wire   [63:0] shl_ln959_3_fu_1327_p2;
wire   [63:0] m_42_fu_1343_p3;
wire   [63:0] zext_ln961_3_fu_1350_p1;
wire   [63:0] m_43_fu_1353_p2;
wire   [62:0] m_48_fu_1359_p4;
wire   [0:0] p_Result_70_fu_1373_p3;
wire   [7:0] sub_ln964_3_fu_1389_p2;
wire   [7:0] select_ln943_3_fu_1381_p3;
wire   [7:0] add_ln964_3_fu_1394_p2;
wire   [63:0] zext_ln962_3_fu_1369_p1;
wire   [8:0] tmp_18_i_fu_1400_p3;
wire   [63:0] p_Result_87_fu_1407_p5;
wire   [31:0] LD_6_fu_1419_p1;
wire   [31:0] bitcast_ln744_2_fu_1423_p1;
wire   [31:0] data_V_2_fu_1434_p1;
wire   [31:0] p_Result_88_fu_1442_p3;
wire   [63:0] ireg_2_fu_1454_p1;
wire   [10:0] exp_tmp_2_fu_1470_p4;
wire   [62:0] trunc_ln555_2_fu_1458_p1;
wire   [11:0] zext_ln455_2_fu_1480_p1;
wire   [52:0] p_Result_90_fu_1500_p3;
wire   [53:0] zext_ln569_2_fu_1507_p1;
wire   [53:0] man_V_7_fu_1511_p2;
wire   [0:0] icmp_ln581_2_fu_1524_p2;
wire   [11:0] add_ln581_2_fu_1529_p2;
wire   [11:0] sub_ln581_2_fu_1534_p2;
wire   [53:0] man_V_8_fu_1517_p3;
wire   [6:0] tmp_136_fu_1556_p4;
wire   [5:0] trunc_ln586_4_fu_1572_p1;
wire   [53:0] zext_ln586_2_fu_1576_p1;
wire   [53:0] ashr_ln586_2_fu_1580_p2;
wire   [0:0] or_ln582_2_fu_1590_p2;
wire   [0:0] xor_ln582_2_fu_1595_p2;
wire   [0:0] icmp_ln585_2_fu_1607_p2;
wire   [0:0] or_ln581_2_fu_1619_p2;
wire   [0:0] icmp_ln603_2_fu_1566_p2;
wire   [0:0] xor_ln581_2_fu_1625_p2;
wire   [0:0] and_ln603_2_fu_1631_p2;
wire   [0:0] and_ln585_3_fu_1613_p2;
wire   [31:0] trunc_ln586_5_fu_1586_p1;
wire  signed [31:0] sext_ln581_2_fu_1650_p1;
wire   [0:0] xor_ln571_2_fu_1658_p2;
wire   [31:0] shl_ln604_2_fu_1653_p2;
wire   [0:0] and_ln582_2_fu_1663_p2;
wire   [31:0] select_ln571_6_fu_1668_p3;
wire   [0:0] or_ln571_3_fu_1688_p2;
wire   [31:0] select_ln571_9_fu_1682_p3;
wire   [31:0] select_ln571_8_fu_1675_p3;
reg   [1:0] grp_fu_221_opcode;
reg   [30:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 31'd1;
#0 left_bound_preg = 32'd0;
#0 right_bound_preg = 32'd0;
end

system_top_p_find_left_and_right_boundaries_get_trapezoid_edgestrapezoid_edges #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_trapezoid_edgestrapezoid_edges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_trapezoid_edgestrapezoid_edges_address0),
    .ce0(get_trapezoid_edgestrapezoid_edges_ce0),
    .q0(get_trapezoid_edgestrapezoid_edges_q0)
);

system_top_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .opcode(grp_fu_221_opcode),
    .ce(1'b1),
    .dout(grp_fu_221_p2)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_226_p0),
    .ce(1'b1),
    .dout(grp_fu_226_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln317_fu_408_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        left_bound_preg <= 32'd0;
    end else begin
        if (((tmp_123_fu_748_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            left_bound_preg <= j_reg_207;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        right_bound_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state21) & (tmp_130_fu_1228_p3 == 1'd1))) begin
            right_bound_preg <= j_reg_207;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        j_reg_207 <= add_ln317_reg_1765;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_207 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        F2_1_reg_1915 <= F2_1_fu_1016_p2;
        icmp_ln571_1_reg_1907 <= icmp_ln571_1_fu_1010_p2;
        p_Result_82_reg_1897 <= ireg_1_fu_976_p1[32'd63];
        trunc_ln565_1_reg_1902 <= trunc_ln565_1_fu_1006_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        F2_2_reg_2017 <= F2_2_fu_1494_p2;
        icmp_ln571_2_reg_2009 <= icmp_ln571_2_fu_1488_p2;
        p_Result_89_reg_1999 <= ireg_2_fu_1454_p1[32'd63];
        trunc_ln565_2_reg_2004 <= trunc_ln565_2_fu_1484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln317_fu_408_p2 == 1'd0))) begin
        F2_reg_1783 <= F2_fu_456_p2;
        lshr_ln_reg_1773 <= {{add_ln318_fu_425_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_i_reg_1882 <= grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln317_reg_1765 <= add_ln317_fu_402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        and_ln581_1_reg_1939 <= and_ln581_1_fu_1123_p2;
        icmp_ln582_1_reg_1928 <= icmp_ln582_1_fu_1069_p2;
        or_ln571_reg_1944 <= or_ln571_fu_1159_p2;
        select_ln571_2_reg_1950 <= select_ln571_2_fu_1164_p3;
        sh_amt_1_reg_1923 <= sh_amt_1_fu_1061_p3;
        trunc_ln583_1_reg_1933 <= trunc_ln583_1_fu_1074_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        and_ln581_2_reg_2041 <= and_ln581_2_fu_1601_p2;
        icmp_ln582_2_reg_2030 <= icmp_ln582_2_fu_1547_p2;
        or_ln571_2_reg_2046 <= or_ln571_2_fu_1637_p2;
        select_ln571_7_reg_2052 <= select_ln571_7_fu_1642_p3;
        sh_amt_2_reg_2025 <= sh_amt_2_fu_1539_p3;
        trunc_ln583_2_reg_2035 <= trunc_ln583_2_fu_1552_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln581_reg_1811 <= and_ln581_fu_598_p2;
        icmp_ln585_reg_1806 <= icmp_ln585_fu_534_p2;
        sh_amt_reg_1796 <= sh_amt_fu_517_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln571_reg_1749 == 1'd0))) begin
        and_ln603_reg_1821 <= and_ln603_fu_630_p2;
        select_ln585_reg_1816 <= select_ln585_fu_610_p3;
        trunc_ln583_reg_1801 <= trunc_ln583_fu_530_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        diff_1_V_reg_1848 <= diff_1_V_fu_742_p2;
        tmp_123_reg_1853 <= diff_0_V_fu_708_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        get_trapezoid_edgestrapezoid_edges_load_reg_1726 <= get_trapezoid_edgestrapezoid_edges_q0;
        num_points_load_reg_1721 <= num_points_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        i_2_reg_1706 <= i_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln571_reg_1749 <= icmp_ln571_fu_371_p2;
        ireg_reg_1738 <= ireg_fu_355_p1;
        p_Result_75_reg_1744 <= ireg_fu_355_p1[32'd63];
        select_ln588_reg_1755 <= select_ln588_fu_388_p3;
        shl_ln_reg_1733[15 : 13] <= shl_ln_fu_348_p3[15 : 13];
        xor_ln571_reg_1760 <= xor_ln571_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_130_fu_1228_p3 == 1'd1))) begin
        icmp_ln935_2_reg_1959 <= grp_fu_259_p2;
        p_Result_84_reg_1964 <= points_load_reg_1826[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln935_2_reg_1959 == 1'd0))) begin
        icmp_ln958_3_reg_1969 <= grp_fu_316_p2;
        select_ln958_7_reg_1974 <= select_ln958_7_fu_1307_p3;
        trunc_ln943_3_reg_1979 <= trunc_ln943_3_fu_1315_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln958_reg_1862 <= grp_fu_316_p2;
        select_ln958_reg_1867 <= select_ln958_fu_828_p3;
        trunc_ln943_reg_1872 <= trunc_ln943_fu_836_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_123_fu_748_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_Result_77_reg_1857 <= points_load_reg_1826[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        points_load_reg_1826 <= points_q0;
        select_ln585_1_reg_1841 <= select_ln585_1_fu_671_p3;
        z_bits_reg_1831 <= z_bits_fu_636_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_130_fu_1228_p3 == 1'd1)) | ((tmp_123_fu_748_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_264 <= grp_fu_242_p3;
        reg_268 <= grp_fu_249_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state22) & (icmp_ln935_2_reg_1959 == 1'd0)))) begin
        reg_334 <= grp_fu_322_p2;
        reg_338 <= grp_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        select_ln935_2_reg_1984 <= select_ln935_2_fu_1427_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        select_ln935_reg_1877 <= select_ln935_fu_948_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_130_reg_1955 <= diff_1_V_reg_1848[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        trunc_ln368_1_reg_1989 <= trunc_ln368_1_fu_1438_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        trunc_ln368_reg_1887 <= trunc_ln368_fu_960_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln317_fu_408_p2 == 1'd0) & (icmp_ln571_reg_1749 == 1'd0))) begin
        trunc_ln565_reg_1778 <= trunc_ln565_fu_453_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln317_fu_408_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln317_fu_408_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b1;
    end else begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_221_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_221_opcode = 2'd0;
    end else begin
        grp_fu_221_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_221_p0 = select_ln935_2_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_221_p0 = add_i_reg_1882;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_221_p0 = select_ln935_reg_1877;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_221_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_221_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_1726;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_226_p0 = bitcast_ln351_2_fu_1449_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_226_p0 = bitcast_ln351_fu_971_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_226_p0 = get_trapezoid_edgestrapezoid_edges_q0;
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_blk_n = i_empty_n;
    end else begin
        i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_read = 1'b1;
    end else begin
        i_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_123_reg_1853 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        lbVal_constprop_o = select_ln571_5_fu_1214_p3;
    end else begin
        lbVal_constprop_o = lbVal_constprop_i;
    end
end

always @ (*) begin
    if (((tmp_123_reg_1853 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        lbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        lbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_123_fu_748_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        left_bound = j_reg_207;
    end else begin
        left_bound = left_bound_preg;
    end
end

always @ (*) begin
    if (((tmp_123_fu_748_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        left_bound_ap_vld = 1'b1;
    end else begin
        left_bound_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_points_ce0 = 1'b1;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        points_ce0 = 1'b1;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_130_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        rbVal_constprop_o = select_ln571_10_fu_1692_p3;
    end else begin
        rbVal_constprop_o = rbVal_constprop_i;
    end
end

always @ (*) begin
    if (((tmp_130_reg_1955 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        rbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        rbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_130_fu_1228_p3 == 1'd1))) begin
        right_bound = j_reg_207;
    end else begin
        right_bound = right_bound_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_130_fu_1228_p3 == 1'd1))) begin
        right_bound_ap_vld = 1'b1;
    end else begin
        right_bound_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln317_fu_408_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((tmp_123_fu_748_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (tmp_130_fu_1228_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1016_p2 = (12'd1075 - zext_ln455_1_fu_1002_p1);

assign F2_2_fu_1494_p2 = (12'd1075 - zext_ln455_2_fu_1480_p1);

assign F2_fu_456_p2 = (12'd1075 - zext_ln455_fu_449_p1);

assign LD_4_fu_940_p1 = p_Result_80_fu_928_p5[31:0];

assign LD_6_fu_1419_p1 = p_Result_87_fu_1407_p5[31:0];

assign add_ln317_fu_402_p2 = (j_reg_207 + 32'd1);

assign add_ln318_fu_425_p2 = (shl_ln318_1_fu_417_p3 + shl_ln_reg_1733);

assign add_ln581_1_fu_1051_p2 = ($signed(F2_1_reg_1915) + $signed(12'd4076));

assign add_ln581_2_fu_1529_p2 = ($signed(F2_2_reg_2017) + $signed(12'd4076));

assign add_ln581_fu_507_p2 = ($signed(F2_reg_1783) + $signed(12'd4076));

assign add_ln703_fu_678_p2 = (select_ln585_1_reg_1841 + z_bits_reg_1831);

assign add_ln964_3_fu_1394_p2 = (sub_ln964_3_fu_1389_p2 + select_ln943_3_fu_1381_p3);

assign add_ln964_fu_915_p2 = (sub_ln964_fu_910_p2 + select_ln943_fu_902_p3);

assign and_ln581_1_fu_1123_p2 = (xor_ln582_1_fu_1117_p2 & icmp_ln581_1_fu_1046_p2);

assign and_ln581_2_fu_1601_p2 = (xor_ln582_2_fu_1595_p2 & icmp_ln581_2_fu_1524_p2);

assign and_ln581_fu_598_p2 = (xor_ln582_fu_592_p2 & icmp_ln581_fu_502_p2);

assign and_ln582_1_fu_1185_p2 = (xor_ln571_1_fu_1180_p2 & icmp_ln582_1_reg_1928);

assign and_ln582_2_fu_1663_p2 = (xor_ln571_2_fu_1658_p2 & icmp_ln582_2_reg_2030);

assign and_ln582_fu_574_p2 = (xor_ln571_reg_1760 & icmp_ln582_fu_525_p2);

assign and_ln585_1_fu_666_p2 = (xor_ln585_fu_661_p2 & and_ln581_reg_1811);

assign and_ln585_2_fu_1135_p2 = (icmp_ln585_1_fu_1129_p2 & and_ln581_1_fu_1123_p2);

assign and_ln585_3_fu_1613_p2 = (icmp_ln585_2_fu_1607_p2 & and_ln581_2_fu_1601_p2);

assign and_ln585_fu_604_p2 = (icmp_ln585_fu_534_p2 & and_ln581_fu_598_p2);

assign and_ln603_1_fu_1153_p2 = (xor_ln581_1_fu_1147_p2 & icmp_ln603_1_fu_1088_p2);

assign and_ln603_2_fu_1631_p2 = (xor_ln581_2_fu_1625_p2 & icmp_ln603_2_fu_1566_p2);

assign and_ln603_fu_630_p2 = (xor_ln581_fu_624_p2 & icmp_ln603_fu_550_p2);

assign and_ln949_6_fu_814_p2 = (xor_ln949_fu_808_p2 & grp_fu_308_p3);

assign and_ln949_7_fu_1293_p2 = (xor_ln949_3_fu_1287_p2 & grp_fu_308_p3);

assign and_ln949_8_fu_1267_p2 = (reg_264 & or_ln949_fu_1261_p2);

assign and_ln949_fu_788_p2 = (reg_264 & or_ln949_5_fu_782_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ashr_ln586_1_fu_1102_p2 = $signed(man_V_5_fu_1039_p3) >>> zext_ln586_1_fu_1098_p1;

assign ashr_ln586_2_fu_1580_p2 = $signed(man_V_8_fu_1517_p3) >>> zext_ln586_2_fu_1576_p1;

assign ashr_ln586_fu_564_p2 = $signed(man_V_2_fu_495_p3) >>> zext_ln586_fu_560_p1;

assign bitcast_ln351_2_fu_1449_p1 = p_Result_88_fu_1442_p3;

assign bitcast_ln351_fu_971_p1 = p_Result_81_fu_964_p3;

assign bitcast_ln702_1_fu_377_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_1726;

assign bitcast_ln744_2_fu_1423_p1 = LD_6_fu_1419_p1;

assign bitcast_ln744_fu_944_p1 = LD_4_fu_940_p1;

assign data_V_2_fu_1434_p1 = grp_fu_221_p2;

assign data_V_fu_956_p1 = grp_fu_221_p2;

assign diff_0_V_fu_708_p2 = (select_ln1495_fu_696_p3 - lbVal_constprop_i);

assign diff_1_V_fu_742_p2 = (select_ln1495_5_fu_730_p3 - rbVal_constprop_i);

assign exp_tmp_1_fu_992_p4 = {{ireg_1_fu_976_p1[62:52]}};

assign exp_tmp_2_fu_1470_p4 = {{ireg_2_fu_1454_p1[62:52]}};

assign exp_tmp_fu_440_p4 = {{ireg_reg_1738[62:52]}};

assign get_trapezoid_edgestrapezoid_edges_address0 = idxprom_i_fu_342_p1;

assign grp_fu_230_p3 = points_load_reg_1826[32'd31];

assign grp_fu_237_p2 = (32'd0 - z_bits_reg_1831);

assign grp_fu_242_p3 = ((grp_fu_230_p3[0:0] == 1'b1) ? grp_fu_237_p2 : z_bits_reg_1831);

integer ap_tvar_int_0;

always @ (grp_fu_242_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            grp_fu_249_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_249_p4[ap_tvar_int_0] = grp_fu_242_p3[31 - ap_tvar_int_0];
        end
    end
end

assign grp_fu_259_p2 = ((z_bits_reg_1831 == 32'd0) ? 1'b1 : 1'b0);


always @ (reg_268) begin
    if (reg_268[0] == 1'b1) begin
        grp_fu_272_p3 = 32'd0;
    end else if (reg_268[1] == 1'b1) begin
        grp_fu_272_p3 = 32'd1;
    end else if (reg_268[2] == 1'b1) begin
        grp_fu_272_p3 = 32'd2;
    end else if (reg_268[3] == 1'b1) begin
        grp_fu_272_p3 = 32'd3;
    end else if (reg_268[4] == 1'b1) begin
        grp_fu_272_p3 = 32'd4;
    end else if (reg_268[5] == 1'b1) begin
        grp_fu_272_p3 = 32'd5;
    end else if (reg_268[6] == 1'b1) begin
        grp_fu_272_p3 = 32'd6;
    end else if (reg_268[7] == 1'b1) begin
        grp_fu_272_p3 = 32'd7;
    end else if (reg_268[8] == 1'b1) begin
        grp_fu_272_p3 = 32'd8;
    end else if (reg_268[9] == 1'b1) begin
        grp_fu_272_p3 = 32'd9;
    end else if (reg_268[10] == 1'b1) begin
        grp_fu_272_p3 = 32'd10;
    end else if (reg_268[11] == 1'b1) begin
        grp_fu_272_p3 = 32'd11;
    end else if (reg_268[12] == 1'b1) begin
        grp_fu_272_p3 = 32'd12;
    end else if (reg_268[13] == 1'b1) begin
        grp_fu_272_p3 = 32'd13;
    end else if (reg_268[14] == 1'b1) begin
        grp_fu_272_p3 = 32'd14;
    end else if (reg_268[15] == 1'b1) begin
        grp_fu_272_p3 = 32'd15;
    end else if (reg_268[16] == 1'b1) begin
        grp_fu_272_p3 = 32'd16;
    end else if (reg_268[17] == 1'b1) begin
        grp_fu_272_p3 = 32'd17;
    end else if (reg_268[18] == 1'b1) begin
        grp_fu_272_p3 = 32'd18;
    end else if (reg_268[19] == 1'b1) begin
        grp_fu_272_p3 = 32'd19;
    end else if (reg_268[20] == 1'b1) begin
        grp_fu_272_p3 = 32'd20;
    end else if (reg_268[21] == 1'b1) begin
        grp_fu_272_p3 = 32'd21;
    end else if (reg_268[22] == 1'b1) begin
        grp_fu_272_p3 = 32'd22;
    end else if (reg_268[23] == 1'b1) begin
        grp_fu_272_p3 = 32'd23;
    end else if (reg_268[24] == 1'b1) begin
        grp_fu_272_p3 = 32'd24;
    end else if (reg_268[25] == 1'b1) begin
        grp_fu_272_p3 = 32'd25;
    end else if (reg_268[26] == 1'b1) begin
        grp_fu_272_p3 = 32'd26;
    end else if (reg_268[27] == 1'b1) begin
        grp_fu_272_p3 = 32'd27;
    end else if (reg_268[28] == 1'b1) begin
        grp_fu_272_p3 = 32'd28;
    end else if (reg_268[29] == 1'b1) begin
        grp_fu_272_p3 = 32'd29;
    end else if (reg_268[30] == 1'b1) begin
        grp_fu_272_p3 = 32'd30;
    end else if (reg_268[31] == 1'b1) begin
        grp_fu_272_p3 = 32'd31;
    end else begin
        grp_fu_272_p3 = 32'd32;
    end
end

assign grp_fu_280_p2 = (32'd32 - grp_fu_272_p3);

assign grp_fu_286_p2 = ($signed(grp_fu_280_p2) + $signed(32'd4294967272));

assign grp_fu_292_p4 = {{grp_fu_286_p2[31:1]}};

assign grp_fu_302_p2 = (($signed(grp_fu_292_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign grp_fu_308_p3 = reg_264[grp_fu_286_p2];

assign grp_fu_316_p2 = (($signed(grp_fu_286_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_322_p2 = (32'd25 - grp_fu_280_p2);

assign grp_fu_328_p2 = ($signed(grp_fu_280_p2) + $signed(32'd4294967271));

assign icmp_ln317_fu_408_p2 = ((j_reg_207 == num_points_load_reg_1721) ? 1'b1 : 1'b0);

assign icmp_ln571_1_fu_1010_p2 = ((trunc_ln555_1_fu_980_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_1488_p2 = ((trunc_ln555_2_fu_1458_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_371_p2 = ((trunc_ln555_fu_359_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_1_fu_1046_p2 = (($signed(F2_1_reg_1915) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_2_fu_1524_p2 = (($signed(F2_2_reg_2017) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_502_p2 = (($signed(F2_reg_1783) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln582_1_fu_1069_p2 = ((F2_1_reg_1915 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_2_fu_1547_p2 = ((F2_2_reg_2017 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_525_p2 = ((F2_reg_1783 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln585_1_fu_1129_p2 = ((sh_amt_1_fu_1061_p3 > 12'd53) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_1607_p2 = ((sh_amt_2_fu_1539_p3 > 12'd53) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_534_p2 = ((sh_amt_fu_517_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_1_fu_1088_p2 = ((tmp_129_fu_1078_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_2_fu_1566_p2 = ((tmp_136_fu_1556_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_550_p2 = ((tmp_fu_540_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_1273_p2 = ((and_ln949_8_fu_1267_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_794_p2 = ((and_ln949_fu_788_p2 != 32'd0) ? 1'b1 : 1'b0);

assign idxprom_i_fu_342_p1 = i_dout;

assign ireg_1_fu_976_p1 = grp_fu_226_p1;

assign ireg_2_fu_1454_p1 = grp_fu_226_p1;

assign ireg_fu_355_p1 = grp_fu_226_p1;

assign lshr_ln947_3_fu_1249_p2 = 32'd4294967295 >> zext_ln947_3_fu_1245_p1;

assign lshr_ln947_fu_770_p2 = 32'd4294967295 >> zext_ln947_fu_766_p1;

assign lshr_ln958_3_fu_1337_p2 = zext_ln959_6_fu_1319_p1 >> zext_ln958_3_fu_1333_p1;

assign lshr_ln958_fu_858_p2 = zext_ln959_fu_840_p1 >> zext_ln958_fu_854_p1;

assign m_38_fu_874_p2 = (m_fu_864_p3 + zext_ln961_fu_871_p1);

assign m_42_fu_1343_p3 = ((icmp_ln958_3_reg_1969[0:0] == 1'b1) ? lshr_ln958_3_fu_1337_p2 : shl_ln959_3_fu_1327_p2);

assign m_43_fu_1353_p2 = (m_42_fu_1343_p3 + zext_ln961_3_fu_1350_p1);

assign m_46_fu_880_p4 = {{m_38_fu_874_p2[63:1]}};

assign m_48_fu_1359_p4 = {{m_43_fu_1353_p2[63:1]}};

assign m_fu_864_p3 = ((icmp_ln958_reg_1862[0:0] == 1'b1) ? lshr_ln958_fu_858_p2 : shl_ln959_fu_848_p2);

assign man_V_1_fu_489_p2 = (54'd0 - zext_ln569_fu_485_p1);

assign man_V_2_fu_495_p3 = ((p_Result_75_reg_1744[0:0] == 1'b1) ? man_V_1_fu_489_p2 : zext_ln569_fu_485_p1);

assign man_V_4_fu_1033_p2 = (54'd0 - zext_ln569_1_fu_1029_p1);

assign man_V_5_fu_1039_p3 = ((p_Result_82_reg_1897[0:0] == 1'b1) ? man_V_4_fu_1033_p2 : zext_ln569_1_fu_1029_p1);

assign man_V_7_fu_1511_p2 = (54'd0 - zext_ln569_2_fu_1507_p1);

assign man_V_8_fu_1517_p3 = ((p_Result_89_reg_1999[0:0] == 1'b1) ? man_V_7_fu_1511_p2 : zext_ln569_2_fu_1507_p1);

assign num_points_address0 = idxprom_i_fu_342_p1;

assign or_ln571_1_fu_1210_p2 = (or_ln571_reg_1944 | and_ln581_1_reg_1939);

assign or_ln571_2_fu_1637_p2 = (icmp_ln571_2_reg_2009 | and_ln603_2_fu_1631_p2);

assign or_ln571_3_fu_1688_p2 = (or_ln571_2_reg_2046 | and_ln581_2_reg_2041);

assign or_ln571_fu_1159_p2 = (icmp_ln571_1_reg_1907 | and_ln603_1_fu_1153_p2);

assign or_ln581_1_fu_1141_p2 = (or_ln582_1_fu_1112_p2 | icmp_ln581_1_fu_1046_p2);

assign or_ln581_2_fu_1619_p2 = (or_ln582_2_fu_1590_p2 | icmp_ln581_2_fu_1524_p2);

assign or_ln581_fu_618_p2 = (or_ln582_fu_587_p2 | icmp_ln581_fu_502_p2);

assign or_ln582_1_fu_1112_p2 = (icmp_ln582_1_fu_1069_p2 | icmp_ln571_1_reg_1907);

assign or_ln582_2_fu_1590_p2 = (icmp_ln582_2_fu_1547_p2 | icmp_ln571_2_reg_2009);

assign or_ln582_fu_587_p2 = (icmp_ln582_fu_525_p2 | icmp_ln571_reg_1749);

assign or_ln949_5_fu_782_p2 = (shl_ln949_fu_776_p2 | lshr_ln947_fu_770_p2);

assign or_ln949_fu_1261_p2 = (shl_ln949_3_fu_1255_p2 | lshr_ln947_3_fu_1249_p2);

assign p_Result_70_fu_1373_p3 = m_43_fu_1353_p2[32'd25];

assign p_Result_76_fu_478_p3 = {{1'd1}, {trunc_ln565_reg_1778}};

assign p_Result_80_fu_928_p5 = {{zext_ln962_fu_890_p1[63:32]}, {tmp_15_i_fu_921_p3}, {zext_ln962_fu_890_p1[22:0]}};

assign p_Result_81_fu_964_p3 = {{1'd0}, {trunc_ln368_reg_1887}};

assign p_Result_83_fu_1022_p3 = {{1'd1}, {trunc_ln565_1_reg_1902}};

assign p_Result_87_fu_1407_p5 = {{zext_ln962_3_fu_1369_p1[63:32]}, {tmp_18_i_fu_1400_p3}, {zext_ln962_3_fu_1369_p1[22:0]}};

assign p_Result_88_fu_1442_p3 = {{1'd0}, {trunc_ln368_1_reg_1989}};

assign p_Result_90_fu_1500_p3 = {{1'd1}, {trunc_ln565_2_reg_2004}};

assign p_Result_s_fu_894_p3 = m_38_fu_874_p2[32'd25];

assign points_address0 = zext_ln318_fu_473_p1;

assign select_ln1495_5_fu_730_p3 = ((tmp_122_fu_718_p3[0:0] == 1'b1) ? sub_ln703_28_fu_726_p2 : sub_ln703_27_fu_714_p2);

assign select_ln1495_fu_696_p3 = ((tmp_121_fu_682_p3[0:0] == 1'b1) ? sub_ln703_fu_690_p2 : add_ln703_fu_678_p2);

assign select_ln571_10_fu_1692_p3 = ((or_ln571_3_fu_1688_p2[0:0] == 1'b1) ? select_ln571_9_fu_1682_p3 : select_ln571_8_fu_1675_p3);

assign select_ln571_1_fu_1190_p3 = ((icmp_ln571_1_reg_1907[0:0] == 1'b1) ? 32'd0 : shl_ln604_1_fu_1175_p2);

assign select_ln571_2_fu_1164_p3 = ((and_ln585_2_fu_1135_p2[0:0] == 1'b1) ? 32'd0 : trunc_ln586_3_fu_1108_p1);

assign select_ln571_3_fu_1197_p3 = ((and_ln582_1_fu_1185_p2[0:0] == 1'b1) ? trunc_ln583_1_reg_1933 : 32'd0);

assign select_ln571_4_fu_1204_p3 = ((or_ln571_reg_1944[0:0] == 1'b1) ? select_ln571_1_fu_1190_p3 : select_ln571_2_reg_1950);

assign select_ln571_5_fu_1214_p3 = ((or_ln571_1_fu_1210_p2[0:0] == 1'b1) ? select_ln571_4_fu_1204_p3 : select_ln571_3_fu_1197_p3);

assign select_ln571_6_fu_1668_p3 = ((icmp_ln571_2_reg_2009[0:0] == 1'b1) ? 32'd0 : shl_ln604_2_fu_1653_p2);

assign select_ln571_7_fu_1642_p3 = ((and_ln585_3_fu_1613_p2[0:0] == 1'b1) ? 32'd0 : trunc_ln586_5_fu_1586_p1);

assign select_ln571_8_fu_1675_p3 = ((and_ln582_2_fu_1663_p2[0:0] == 1'b1) ? trunc_ln583_2_reg_2035 : 32'd0);

assign select_ln571_9_fu_1682_p3 = ((or_ln571_2_reg_2046[0:0] == 1'b1) ? select_ln571_6_fu_1668_p3 : select_ln571_7_reg_2052);

assign select_ln571_fu_654_p3 = ((icmp_ln571_reg_1749[0:0] == 1'b1) ? 32'd0 : select_ln603_fu_648_p3);

assign select_ln582_fu_579_p3 = ((and_ln582_fu_574_p2[0:0] == 1'b1) ? trunc_ln583_fu_530_p1 : 32'd0);

assign select_ln585_1_fu_671_p3 = ((and_ln585_1_fu_666_p2[0:0] == 1'b1) ? select_ln588_reg_1755 : select_ln571_fu_654_p3);

assign select_ln585_fu_610_p3 = ((and_ln585_fu_604_p2[0:0] == 1'b1) ? trunc_ln586_1_fu_570_p1 : select_ln582_fu_579_p3);

assign select_ln588_fu_388_p3 = ((tmp_119_fu_380_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_fu_648_p3 = ((and_ln603_reg_1821[0:0] == 1'b1) ? shl_ln604_fu_643_p2 : select_ln585_reg_1816);

assign select_ln935_2_fu_1427_p3 = ((icmp_ln935_2_reg_1959[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_2_fu_1423_p1);

assign select_ln935_fu_948_p3 = ((grp_fu_259_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_fu_944_p1);

assign select_ln943_3_fu_1381_p3 = ((p_Result_70_fu_1373_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_fu_902_p3 = ((p_Result_s_fu_894_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_3_fu_1299_p3 = ((grp_fu_302_p2[0:0] == 1'b1) ? icmp_ln949_3_fu_1273_p2 : grp_fu_308_p3);

assign select_ln946_fu_820_p3 = ((grp_fu_302_p2[0:0] == 1'b1) ? icmp_ln949_fu_794_p2 : grp_fu_308_p3);

assign select_ln958_7_fu_1307_p3 = ((grp_fu_316_p2[0:0] == 1'b1) ? select_ln946_3_fu_1299_p3 : and_ln949_7_fu_1293_p2);

assign select_ln958_fu_828_p3 = ((grp_fu_316_p2[0:0] == 1'b1) ? select_ln946_fu_820_p3 : and_ln949_6_fu_814_p2);

assign sext_ln581_1_fu_1172_p1 = sh_amt_1_reg_1923;

assign sext_ln581_2_fu_1650_p1 = sh_amt_2_reg_2025;

assign sext_ln581_fu_640_p1 = sh_amt_reg_1796;

assign sh_amt_1_fu_1061_p3 = ((icmp_ln581_1_fu_1046_p2[0:0] == 1'b1) ? add_ln581_1_fu_1051_p2 : sub_ln581_1_fu_1056_p2);

assign sh_amt_2_fu_1539_p3 = ((icmp_ln581_2_fu_1524_p2[0:0] == 1'b1) ? add_ln581_2_fu_1529_p2 : sub_ln581_2_fu_1534_p2);

assign sh_amt_fu_517_p3 = ((icmp_ln581_fu_502_p2[0:0] == 1'b1) ? add_ln581_fu_507_p2 : sub_ln581_fu_512_p2);

assign shl_ln318_1_fu_417_p3 = {{trunc_ln318_fu_413_p1}, {4'd0}};

assign shl_ln604_1_fu_1175_p2 = trunc_ln583_1_reg_1933 << sext_ln581_1_fu_1172_p1;

assign shl_ln604_2_fu_1653_p2 = trunc_ln583_2_reg_2035 << sext_ln581_2_fu_1650_p1;

assign shl_ln604_fu_643_p2 = trunc_ln583_reg_1801 << sext_ln581_fu_640_p1;

assign shl_ln949_3_fu_1255_p2 = 32'd1 << grp_fu_286_p2;

assign shl_ln949_fu_776_p2 = 32'd1 << grp_fu_286_p2;

assign shl_ln959_3_fu_1327_p2 = zext_ln959_6_fu_1319_p1 << zext_ln959_7_fu_1323_p1;

assign shl_ln959_fu_848_p2 = zext_ln959_fu_840_p1 << zext_ln959_5_fu_844_p1;

assign shl_ln_fu_348_p3 = {{i_2_reg_1706}, {13'd0}};

assign sub_ln581_1_fu_1056_p2 = (12'd20 - F2_1_reg_1915);

assign sub_ln581_2_fu_1534_p2 = (12'd20 - F2_2_reg_2017);

assign sub_ln581_fu_512_p2 = (12'd20 - F2_reg_1783);

assign sub_ln703_27_fu_714_p2 = (z_bits_reg_1831 - select_ln585_1_reg_1841);

assign sub_ln703_28_fu_726_p2 = (select_ln585_1_reg_1841 - z_bits_reg_1831);

assign sub_ln703_fu_690_p2 = (32'd0 - add_ln703_fu_678_p2);

assign sub_ln947_3_fu_1239_p2 = ($signed(6'd57) - $signed(trunc_ln947_3_fu_1235_p1));

assign sub_ln947_fu_760_p2 = ($signed(6'd57) - $signed(trunc_ln947_fu_756_p1));

assign sub_ln964_3_fu_1389_p2 = (8'd12 - trunc_ln943_3_reg_1979);

assign sub_ln964_fu_910_p2 = (8'd12 - trunc_ln943_reg_1872);

assign tmp_119_fu_380_p3 = bitcast_ln702_1_fu_377_p1[32'd31];

assign tmp_121_fu_682_p3 = add_ln703_fu_678_p2[32'd31];

assign tmp_122_fu_718_p3 = sub_ln703_27_fu_714_p2[32'd31];

assign tmp_123_fu_748_p3 = diff_0_V_fu_708_p2[32'd31];

assign tmp_126_fu_800_p3 = grp_fu_286_p2[32'd31];

assign tmp_129_fu_1078_p4 = {{sh_amt_1_fu_1061_p3[11:5]}};

assign tmp_130_fu_1228_p3 = diff_1_V_reg_1848[32'd31];

assign tmp_133_fu_1279_p3 = grp_fu_286_p2[32'd31];

assign tmp_136_fu_1556_p4 = {{sh_amt_2_fu_1539_p3[11:5]}};

assign tmp_15_i_fu_921_p3 = {{p_Result_77_reg_1857}, {add_ln964_fu_915_p2}};

assign tmp_18_i_fu_1400_p3 = {{p_Result_84_reg_1964}, {add_ln964_3_fu_1394_p2}};

assign tmp_fu_540_p4 = {{sh_amt_fu_517_p3[11:5]}};

assign tmp_s_fu_466_p3 = {{lshr_ln_reg_1773}, {trunc_ln318_1_fu_462_p1}};

assign trunc_ln318_1_fu_462_p1 = j_reg_207[8:0];

assign trunc_ln318_fu_413_p1 = j_reg_207[11:0];

assign trunc_ln368_1_fu_1438_p1 = data_V_2_fu_1434_p1[30:0];

assign trunc_ln368_fu_960_p1 = data_V_fu_956_p1[30:0];

assign trunc_ln555_1_fu_980_p1 = ireg_1_fu_976_p1[62:0];

assign trunc_ln555_2_fu_1458_p1 = ireg_2_fu_1454_p1[62:0];

assign trunc_ln555_fu_359_p1 = ireg_fu_355_p1[62:0];

assign trunc_ln565_1_fu_1006_p1 = ireg_1_fu_976_p1[51:0];

assign trunc_ln565_2_fu_1484_p1 = ireg_2_fu_1454_p1[51:0];

assign trunc_ln565_fu_453_p1 = ireg_reg_1738[51:0];

assign trunc_ln583_1_fu_1074_p1 = man_V_5_fu_1039_p3[31:0];

assign trunc_ln583_2_fu_1552_p1 = man_V_8_fu_1517_p3[31:0];

assign trunc_ln583_fu_530_p1 = man_V_2_fu_495_p3[31:0];

assign trunc_ln586_1_fu_570_p1 = ashr_ln586_fu_564_p2[31:0];

assign trunc_ln586_2_fu_1094_p1 = sh_amt_1_fu_1061_p3[5:0];

assign trunc_ln586_3_fu_1108_p1 = ashr_ln586_1_fu_1102_p2[31:0];

assign trunc_ln586_4_fu_1572_p1 = sh_amt_2_fu_1539_p3[5:0];

assign trunc_ln586_5_fu_1586_p1 = ashr_ln586_2_fu_1580_p2[31:0];

assign trunc_ln586_fu_556_p1 = sh_amt_fu_517_p3[5:0];

assign trunc_ln943_3_fu_1315_p1 = grp_fu_272_p3[7:0];

assign trunc_ln943_fu_836_p1 = grp_fu_272_p3[7:0];

assign trunc_ln947_3_fu_1235_p1 = grp_fu_280_p2[5:0];

assign trunc_ln947_fu_756_p1 = grp_fu_280_p2[5:0];

assign xor_ln571_1_fu_1180_p2 = (icmp_ln571_1_reg_1907 ^ 1'd1);

assign xor_ln571_2_fu_1658_p2 = (icmp_ln571_2_reg_2009 ^ 1'd1);

assign xor_ln571_fu_396_p2 = (icmp_ln571_fu_371_p2 ^ 1'd1);

assign xor_ln581_1_fu_1147_p2 = (or_ln581_1_fu_1141_p2 ^ 1'd1);

assign xor_ln581_2_fu_1625_p2 = (or_ln581_2_fu_1619_p2 ^ 1'd1);

assign xor_ln581_fu_624_p2 = (or_ln581_fu_618_p2 ^ 1'd1);

assign xor_ln582_1_fu_1117_p2 = (or_ln582_1_fu_1112_p2 ^ 1'd1);

assign xor_ln582_2_fu_1595_p2 = (or_ln582_2_fu_1590_p2 ^ 1'd1);

assign xor_ln582_fu_592_p2 = (or_ln582_fu_587_p2 ^ 1'd1);

assign xor_ln585_fu_661_p2 = (icmp_ln585_reg_1806 ^ 1'd1);

assign xor_ln949_3_fu_1287_p2 = (tmp_133_fu_1279_p3 ^ 1'd1);

assign xor_ln949_fu_808_p2 = (tmp_126_fu_800_p3 ^ 1'd1);

assign z_bits_fu_636_p1 = points_q0[31:0];

assign zext_ln318_fu_473_p1 = tmp_s_fu_466_p3;

assign zext_ln455_1_fu_1002_p1 = exp_tmp_1_fu_992_p4;

assign zext_ln455_2_fu_1480_p1 = exp_tmp_2_fu_1470_p4;

assign zext_ln455_fu_449_p1 = exp_tmp_fu_440_p4;

assign zext_ln569_1_fu_1029_p1 = p_Result_83_fu_1022_p3;

assign zext_ln569_2_fu_1507_p1 = p_Result_90_fu_1500_p3;

assign zext_ln569_fu_485_p1 = p_Result_76_fu_478_p3;

assign zext_ln586_1_fu_1098_p1 = trunc_ln586_2_fu_1094_p1;

assign zext_ln586_2_fu_1576_p1 = trunc_ln586_4_fu_1572_p1;

assign zext_ln586_fu_560_p1 = trunc_ln586_fu_556_p1;

assign zext_ln947_3_fu_1245_p1 = sub_ln947_3_fu_1239_p2;

assign zext_ln947_fu_766_p1 = sub_ln947_fu_760_p2;

assign zext_ln958_3_fu_1333_p1 = reg_338;

assign zext_ln958_fu_854_p1 = reg_338;

assign zext_ln959_5_fu_844_p1 = reg_334;

assign zext_ln959_6_fu_1319_p1 = reg_264;

assign zext_ln959_7_fu_1323_p1 = reg_334;

assign zext_ln959_fu_840_p1 = reg_264;

assign zext_ln961_3_fu_1350_p1 = select_ln958_7_reg_1974;

assign zext_ln961_fu_871_p1 = select_ln958_reg_1867;

assign zext_ln962_3_fu_1369_p1 = m_48_fu_1359_p4;

assign zext_ln962_fu_890_p1 = m_46_fu_880_p4;

always @ (posedge ap_clk) begin
    shl_ln_reg_1733[12:0] <= 13'b0000000000000;
end

endmodule //system_top_p_find_left_and_right_boundaries
