######################################################################
##
## Filename: processor_test.fdo
## Created on: Tue Apr 23 6:20:51 AM Eastern Daylight Time 2013
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vlog  "../mux_4_1.v"
vlog  "../mux_2_1.v"
vlog  "../bfa_gate.v"
vlog  "../Ram.v"
vlog  "../pri_encoder_4_2.v"
vlog  "../ld_st_reg_4bit.v"
vlog  "../alu_bitslice.v"
vlog  "../stage1.v"
vlog  "../stage0.v"
vlog  "../stack.v"
vlog  "../Shifter.v"
vlog  "../pc_nbit.v"
vlog  "../mux_5_1_alu.v"
vlog  "../mux_5_1.v"
vlog  "../mux_3_1.v"
vlog  "../MHVPIS.v"
vlog  "../ld_st_reg.v"
vlog  "../iRamP1.v"
vlog  "../cache.v"
vlog  "../alu_nbit.v"
vlog  "processor.v"
vlog  "processor_test.v"
vlog  "D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.processor_test glbl
#
# Source the wave do file
#
do {processor_test_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {processor_test.udo}
#
# Run simulation for this time
#
run 1000ns
#
# End
#
