
res_test_basic.elf:     file format elf32-littlenios2
res_test_basic.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010238

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00005448 memsz 0x00005448 flags r-x
    LOAD off    0x00006468 vaddr 0x00015468 paddr 0x00015750 align 2**12
         filesz 0x000002e8 memsz 0x000002e8 flags rw-
    LOAD off    0x00006a38 vaddr 0x00015a38 paddr 0x00015a38 align 2**12
         filesz 0x00000000 memsz 0x000010f8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000218  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004c38  00010238  00010238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000005f8  00014e70  00014e70  00005e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000002e8  00015468  00015750  00006468  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000010f8  00015a38  00015a38  00006a38  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_ram   00000000  00016b30  00016b30  00006750  2**0
                  CONTENTS
  7 .comment      0000002c  00000000  00000000  00006750  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000730  00000000  00000000  00006780  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0001b3c6  00000000  00000000  00006eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005f39  00000000  00000000  00022276  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000063f9  00000000  00000000  000281af  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000f04  00000000  00000000  0002e5a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a4d  00000000  00000000  0002f4ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00003a04  00000000  00000000  00031ef9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  00035900  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000005d8  00000000  00000000  00035930  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00037ec5  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00037ec8  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00037ecd  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00037ece  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00037ecf  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00037ed3  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00037ed7  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000004  00000000  00000000  00037edb  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000004  00000000  00000000  00037edf  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000004  00000000  00000000  00037ee3  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000009  00000000  00000000  00037ee7  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000005d  00000000  00000000  00037ef0  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     00107b03  00000000  00000000  00037f4d  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010238 l    d  .text	00000000 .text
00014e70 l    d  .rodata	00000000 .rodata
00015468 l    d  .rwdata	00000000 .rwdata
00015a38 l    d  .bss	00000000 .bss
00016b30 l    d  .onchip_ram	00000000 .onchip_ram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/qsys/software/res_test_basic_bsp//obj/HAL/src/crt0.o
00010280 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ina3221.c
00000000 l    df *ABS*	00000000 qsys.c
00000000 l    df *ABS*	00000000 tmp513.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00013008 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00015468 l     O .rwdata	000000e4 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00013910 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
00013a68 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0001554c l     O .rwdata	0000002c jtag
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00013e60 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_close.c
00013f54 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000140a8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00014108 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000142b4 l     F .text	000000b0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000143e0 l     F .text	0000003c alt_get_errno
0001441c l     F .text	000000b8 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00015a7c g     O .bss	00000004 alt_instruction_exception_handler
000139fc g     F .text	0000006c alt_main
00012f58 g     F .text	00000084 _puts_r
00016a30 g     O .bss	00000100 alt_irq
00011a2c g     F .text	00000044 IRQ_calc_finish_Interrupts
00015750 g       *ABS*	00000000 __flash_rwdata_start
00012f10 g     F .text	00000048 printf
000123e8 g     F .text	00000428 .hidden __divsf3
00010c1c g     F .text	000000fc Power_Monitor
00015a38 g     O .bss	00000001 rd_res_start
00010d54 g     F .text	000003d0 Tmp513_Reg_Write
00012cbc g     F .text	00000070 .hidden __fixsfsi
00014848 g     F .text	00000024 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000001c __reset
000115c4 g     F .text	00000154 Read_Tmp513_Information
00010020 g       *ABS*	00000000 __flash_exceptions_start
00015a60 g     O .bss	00000004 calc_used_unit
00015a68 g     O .bss	00000004 errno
00015a74 g     O .bss	00000004 alt_argv
0001d720 g       *ABS*	00000000 _gp
00015a48 g     O .bss	00000004 calc_fps_last
000155a0 g     O .rwdata	00000180 alt_fd_list
0001486c g     F .text	00000160 alt_find_dev
00012eac g     F .text	00000028 memcpy
00010ac8 g     F .text	00000154 Read_Ina3221_Information
00014364 g     F .text	0000007c alt_io_redirect
00012fdc g     F .text	00000010 puts
0001421c g     F .text	00000098 alt_exception_cause_generated_bad_addr
00013ce0 g     F .text	000000ec altera_avalon_jtag_uart_read
00012ed4 g     F .text	0000003c _printf_r
00011ddc g     F .text	00000064 .hidden __udivsi3
00014bf0 g     F .text	00000090 alt_icache_flush
00015740 g     O .rwdata	00000004 alt_max_fd
00015724 g     O .rwdata	00000004 _global_impure_ptr
00016b30 g       *ABS*	00000000 __bss_end
0001382c g     F .text	000000e4 alt_iic_isr_register
0001471c g     F .text	0000012c alt_tick
000137e0 g     F .text	0000004c alt_ic_irq_enabled
00014680 g     F .text	0000009c alt_alarm_stop
00015a3c g     O .bss	00000004 rd_res_num
00015a6c g     O .bss	00000004 alt_irq_active
000100fc g     F .exceptions	000000c8 alt_irq_handler
00015578 g     O .rwdata	00000028 alt_dev_null
00014060 g     F .text	00000048 alt_dcache_flush_all
00015a5c g     O .bss	00000004 calc_unused_ddr_rdy
00015750 g       *ABS*	00000000 __ram_rwdata_end
00015738 g     O .rwdata	00000008 alt_dev_list
00013aa4 g     F .text	000000f8 write
00015a39 g     O .bss	00000001 show_msg
00012810 g     F .text	000000c0 .hidden __gtsf2
00015468 g       *ABS*	00000000 __ram_rodata_end
00015a8c g     O .bss	00000fa4 rd_res_f
00011e40 g     F .text	00000058 .hidden __umodsi3
00016b30 g       *ABS*	00000000 end
000140d4 g     F .text	00000034 alt_dev_reg
00011718 g     F .text	00000070 Timer_ISR_Interrupt
000101c4 g     F .exceptions	00000074 alt_instruction_exception_entry
00020000 g       *ABS*	00000000 __alt_stack_pointer
00013ed8 g     F .text	0000007c alt_avalon_timer_sc_init
00012e58 g     F .text	00000054 .hidden __clzsi2
00013dcc g     F .text	00000094 altera_avalon_jtag_uart_write
00011920 g     F .text	00000090 get_ddr_utilization
00013074 g     F .text	000004f8 ___vfprintf_internal_r
00014ca0 g     F .text	0000019c __call_exitprocs
00015a64 g     O .bss	00000004 calc_total_unit
00010238 g     F .text	0000004c _start
00015a80 g     O .bss	00000004 _alt_tick_rate
00015a84 g     O .bss	00000008 _alt_nticks
00013bd4 g     F .text	0000004c alt_sys_init
00012d2c g     F .text	0000012c .hidden __floatsisf
00015468 g       *ABS*	00000000 __ram_rwdata_start
00014e70 g       *ABS*	00000000 __ram_rodata_start
00013c20 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00014b50 g     F .text	000000a0 alt_get_fd
00011a70 g     F .text	00000054 IRQ_init
00016b30 g       *ABS*	00000000 __alt_stack_base
000149cc g     F .text	00000184 alt_find_file
00014144 g     F .text	000000a4 alt_dev_llist_insert
00011124 g     F .text	000004a0 Tmp513_Reg_Read
00015a4c g     O .bss	00000004 rd_fps
00013584 g     F .text	000000a8 __sfvwrite_small_dev
00015a38 g       *ABS*	00000000 __bss_start
00010284 g     F .text	000003d0 Ina3221_Reg_Write
00011ac4 g     F .text	00000218 main
00015a78 g     O .bss	00000004 alt_envp
00013c80 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00015744 g     O .rwdata	00000004 alt_errno
00011cdc g     F .text	00000088 .hidden __divsi3
000128d0 g     F .text	000003ec .hidden __mulsf3
00014e70 g       *ABS*	00000000 __flash_rodata_start
00013b9c g     F .text	00000038 alt_irq_init
00014628 g     F .text	00000058 alt_release_fd
0001533d g     O .rodata	00000100 .hidden __clz_tab
00012810 g     F .text	000000c0 .hidden __gesf2
0001362c g     F .text	00000050 _write_r
00015a54 g     O .bss	00000004 calc_used_ddr_rdy
00015a40 g     O .bss	00000004 infer_res
000117e4 g     F .text	000000b8 Read_data
00015728 g     O .rwdata	00000004 _impure_ptr
00015a70 g     O .bss	00000004 alt_argc
00010020 g       .exceptions	00000000 alt_irq_entry
00010d18 g     F .text	0000003c Delay
00015730 g     O .rwdata	00000008 alt_fs_list
00010020 g       *ABS*	00000000 __ram_exceptions_start
0001189c g     F .text	00000084 softmax
0001367c g     F .text	00000050 alt_ic_isr_register
00015750 g       *ABS*	00000000 _edata
00016b30 g       *ABS*	00000000 _end
00011788 g     F .text	0000005c Timer_initial
00010238 g       *ABS*	00000000 __ram_exceptions_end
00013754 g     F .text	0000008c alt_ic_irq_disable
00015a44 g     O .bss	00000004 res
00014c80 g     F .text	00000020 exit
00010654 g     F .text	00000474 Ina3221_Reg_Read
00015a58 g     O .bss	00000004 calc_used_wr_ddr_rdy
00011d64 g     F .text	00000078 .hidden __modsi3
00020000 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
00010000 g       *ABS*	00000000 __alt_mem_onchip_ram
00014e3c g     F .text	00000034 _exit
00012fec g     F .text	0000001c strlen
000144d4 g     F .text	00000154 open
000141e8 g     F .text	00000034 alt_icache_flush_all
0001572c g     O .rwdata	00000004 alt_priority_mask
000136cc g     F .text	00000088 alt_ic_irq_enable
0001356c g     F .text	00000018 __vfprintf_internal
00015a50 g     O .bss	00000004 calc_fps
00015748 g     O .rwdata	00000008 alt_alarm_list
00013f90 g     F .text	000000d0 close
00011e98 g     F .text	00000550 .hidden __addsf3
00015720 g     O .rwdata	00000001 rd_res_finish
00013978 g     F .text	00000084 alt_load
000119b0 g     F .text	0000007c get_unit_utilization



Disassembly of section .entry:

00010000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   10000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
   10004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   10008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   1000c:	00bffd16 	blt	zero,r2,10004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10010:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10014:	08408e14 	ori	at,at,568
    jmp r1
   10018:	0800683a 	jmp	at
   1001c:	00000000 	call	0 <__alt_mem_onchip_ram-0x10000>

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100fc0 	call	100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000706 	br	100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   1008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   10094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   10098:	00101c40 	call	101c4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   1009c:	1000021e 	bne	r2,zero,100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100f8:	ef80083a 	eret

000100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100fc:	defff904 	addi	sp,sp,-28
   10100:	dfc00615 	stw	ra,24(sp)
   10104:	df000515 	stw	fp,20(sp)
   10108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   1010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   10110:	0005313a 	rdctl	r2,ipending
   10114:	e0bffc15 	stw	r2,-16(fp)

  return active;
   10118:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   1011c:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
   10120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   10124:	00800044 	movi	r2,1
   10128:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1012c:	e0ffff17 	ldw	r3,-4(fp)
   10130:	e0bffe17 	ldw	r2,-8(fp)
   10134:	1884703a 	and	r2,r3,r2
   10138:	10001126 	beq	r2,zero,10180 <alt_irq_handler+0x84>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   1013c:	e0bffd17 	ldw	r2,-12(fp)
   10140:	100690fa 	slli	r3,r2,3
   10144:	00800074 	movhi	r2,1
   10148:	1885883a 	add	r2,r3,r2
   1014c:	10da8c17 	ldw	r3,27184(r2)
   10150:	e0bffd17 	ldw	r2,-12(fp)
   10154:	100890fa 	slli	r4,r2,3
   10158:	00800074 	movhi	r2,1
   1015c:	2085883a 	add	r2,r4,r2
   10160:	109a8d17 	ldw	r2,27188(r2)
   10164:	1009883a 	mov	r4,r2
   10168:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   1016c:	0001883a 	nop
  NIOS2_READ_IPENDING (active);
   10170:	0005313a 	rdctl	r2,ipending
   10174:	e0bffb15 	stw	r2,-20(fp)
  return active;
   10178:	e0bffb17 	ldw	r2,-20(fp)
   1017c:	00000706 	br	1019c <alt_irq_handler+0xa0>
      }
      mask <<= 1;
   10180:	e0bffe17 	ldw	r2,-8(fp)
   10184:	1085883a 	add	r2,r2,r2
   10188:	e0bffe15 	stw	r2,-8(fp)
      i++;
   1018c:	e0bffd17 	ldw	r2,-12(fp)
   10190:	10800044 	addi	r2,r2,1
   10194:	e0bffd15 	stw	r2,-12(fp)
      if (active & mask)
   10198:	003fe406 	br	1012c <alt_irq_handler+0x30>

    } while (1);

    active = alt_irq_pending ();
   1019c:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
   101a0:	e0bfff17 	ldw	r2,-4(fp)
   101a4:	103fde1e 	bne	r2,zero,10120 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   101a8:	0001883a 	nop
}
   101ac:	0001883a 	nop
   101b0:	e037883a 	mov	sp,fp
   101b4:	dfc00117 	ldw	ra,4(sp)
   101b8:	df000017 	ldw	fp,0(sp)
   101bc:	dec00204 	addi	sp,sp,8
   101c0:	f800283a 	ret

000101c4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   101c4:	defffb04 	addi	sp,sp,-20
   101c8:	dfc00415 	stw	ra,16(sp)
   101cc:	df000315 	stw	fp,12(sp)
   101d0:	df000304 	addi	fp,sp,12
   101d4:	e13ffd15 	stw	r4,-12(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
   101d8:	000531fa 	rdctl	r2,exception
   101dc:	e0bfff15 	stw	r2,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
   101e0:	e0bfff17 	ldw	r2,-4(fp)
   101e4:	1004d0ba 	srli	r2,r2,2
   101e8:	108007cc 	andi	r2,r2,31
   101ec:	e0bfff15 	stw	r2,-4(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
   101f0:	0005333a 	rdctl	r2,badaddr
   101f4:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   101f8:	d0a0d717 	ldw	r2,-31908(gp)
   101fc:	10000726 	beq	r2,zero,1021c <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   10200:	d0a0d717 	ldw	r2,-31908(gp)
   10204:	e0ffff17 	ldw	r3,-4(fp)
   10208:	e1bffe17 	ldw	r6,-8(fp)
   1020c:	e17ffd17 	ldw	r5,-12(fp)
   10210:	1809883a 	mov	r4,r3
   10214:	103ee83a 	callr	r2
   10218:	00000206 	br	10224 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   1021c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   10220:	0005883a 	mov	r2,zero
}
   10224:	e037883a 	mov	sp,fp
   10228:	dfc00117 	ldw	ra,4(sp)
   1022c:	df000017 	ldw	fp,0(sp)
   10230:	dec00204 	addi	sp,sp,8
   10234:	f800283a 	ret

Disassembly of section .text:

00010238 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
   10238:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
   1023c:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
   10240:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
   10244:	00bffd16 	blt	zero,r2,1023c <_start+0x4>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10248:	06c000b4 	movhi	sp,2
    ori sp, sp, %lo(__alt_stack_pointer)
   1024c:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
   10250:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   10254:	d6b5c814 	ori	gp,gp,55072
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10258:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   1025c:	10968e14 	ori	r2,r2,23096

    movhi r3, %hi(__bss_end)
   10260:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   10264:	18dacc14 	ori	r3,r3,27440

    beq r2, r3, 1f
   10268:	10c00326 	beq	r2,r3,10278 <_start+0x40>

0:
    stw zero, (r2)
   1026c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10270:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   10274:	10fffd36 	bltu	r2,r3,1026c <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   10278:	00139780 	call	13978 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   1027c:	00139fc0 	call	139fc <alt_main>

00010280 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10280:	003fff06 	br	10280 <alt_after_alt_main>

00010284 <Ina3221_Reg_Write>:
 *         Name:  Ina3221_Reg_Write
 *  Description:  Write ina3221's register
 * =====================================================================================
 */ 
void Ina3221_Reg_Write(unsigned char regaddr, unsigned short regdata) 
{ 
   10284:	defff904 	addi	sp,sp,-28
   10288:	dfc00615 	stw	ra,24(sp)
   1028c:	df000515 	stw	fp,20(sp)
   10290:	df000504 	addi	fp,sp,20
   10294:	2005883a 	mov	r2,r4
   10298:	2807883a 	mov	r3,r5
   1029c:	e0bffc05 	stb	r2,-16(fp)
   102a0:	1805883a 	mov	r2,r3
   102a4:	e0bffb0d 	sth	r2,-20(fp)
	unsigned int j;
	unsigned char opcode;
	unsigned char low_regdata;
	unsigned char high_regdata;
	
	low_regdata = regdata & 0xff;
   102a8:	e0bffb0b 	ldhu	r2,-20(fp)
   102ac:	e0bffd85 	stb	r2,-10(fp)
	high_regdata = (regdata >> 8) & 0xff;
   102b0:	e0bffb0b 	ldhu	r2,-20(fp)
   102b4:	1004d23a 	srli	r2,r2,8
   102b8:	e0bffd45 	stb	r2,-11(fp)

	INA3221_DATA_OUT;
   102bc:	00840804 	movi	r2,4128
   102c0:	00c00044 	movi	r3,1
   102c4:	10c00115 	stw	r3,4(r2)

	// START
	(INA3221_SDA->DATA) = 0;
   102c8:	00840804 	movi	r2,4128
   102cc:	10000015 	stw	zero,0(r2)
	Delay(INA3221_DELAY);
   102d0:	01007d04 	movi	r4,500
   102d4:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   102d8:	00840c04 	movi	r2,4144
   102dc:	10000015 	stw	zero,0(r2)

	opcode = INA3221_WRITE_CODE;
   102e0:	00800044 	movi	r2,1
   102e4:	e0bffdc5 	stb	r2,-9(fp)

	// Operation code
	for(i = 0; i < 7; i++){
   102e8:	e03fff15 	stw	zero,-4(fp)
   102ec:	00001206 	br	10338 <Ina3221_Reg_Write+0xb4>
		(INA3221_SDA->DATA) = opcode;
   102f0:	00840804 	movi	r2,4128
   102f4:	e0fffdc3 	ldbu	r3,-9(fp)
   102f8:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   102fc:	01007d04 	movi	r4,500
   10300:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   10304:	00840c04 	movi	r2,4144
   10308:	00c00044 	movi	r3,1
   1030c:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10310:	01007d04 	movi	r4,500
   10314:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   10318:	00840c04 	movi	r2,4144
   1031c:	10000015 	stw	zero,0(r2)
		opcode = opcode >> 1;
   10320:	e0bffdc3 	ldbu	r2,-9(fp)
   10324:	1004d07a 	srli	r2,r2,1
   10328:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   1032c:	e0bfff17 	ldw	r2,-4(fp)
   10330:	10800044 	addi	r2,r2,1
   10334:	e0bfff15 	stw	r2,-4(fp)
   10338:	e0bfff17 	ldw	r2,-4(fp)
   1033c:	108001f0 	cmpltui	r2,r2,7
   10340:	103feb1e 	bne	r2,zero,102f0 <Ina3221_Reg_Write+0x6c>
	}
	(INA3221_SDA->DATA) = opcode;
   10344:	00840804 	movi	r2,4128
   10348:	e0fffdc3 	ldbu	r3,-9(fp)
   1034c:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10350:	01007d04 	movi	r4,500
   10354:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10358:	00840c04 	movi	r2,4144
   1035c:	00c00044 	movi	r3,1
   10360:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10364:	01007d04 	movi	r4,500
   10368:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   1036c:	00840c04 	movi	r2,4144
   10370:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   10374:	00840804 	movi	r2,4128
   10378:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   1037c:	01007d04 	movi	r4,500
   10380:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10384:	00840c04 	movi	r2,4144
   10388:	00c00044 	movi	r3,1
   1038c:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10390:	01007d04 	movi	r4,500
   10394:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10398:	00840c04 	movi	r2,4144
   1039c:	10000015 	stw	zero,0(r2)

	// Reg address
	INA3221_DATA_OUT;
   103a0:	00840804 	movi	r2,4128
   103a4:	00c00044 	movi	r3,1
   103a8:	10c00115 	stw	r3,4(r2)
	for(i = 0; i < 7; i++){
   103ac:	e03fff15 	stw	zero,-4(fp)
   103b0:	00001306 	br	10400 <Ina3221_Reg_Write+0x17c>
		(INA3221_SDA->DATA) = (regaddr >> (7-i));
   103b4:	e0fffc03 	ldbu	r3,-16(fp)
   103b8:	010001c4 	movi	r4,7
   103bc:	e0bfff17 	ldw	r2,-4(fp)
   103c0:	2085c83a 	sub	r2,r4,r2
   103c4:	1887d83a 	sra	r3,r3,r2
   103c8:	00840804 	movi	r2,4128
   103cc:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   103d0:	01007d04 	movi	r4,500
   103d4:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   103d8:	00840c04 	movi	r2,4144
   103dc:	00c00044 	movi	r3,1
   103e0:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   103e4:	01007d04 	movi	r4,500
   103e8:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   103ec:	00840c04 	movi	r2,4144
   103f0:	10000015 	stw	zero,0(r2)
	for(i = 0; i < 7; i++){
   103f4:	e0bfff17 	ldw	r2,-4(fp)
   103f8:	10800044 	addi	r2,r2,1
   103fc:	e0bfff15 	stw	r2,-4(fp)
   10400:	e0bfff17 	ldw	r2,-4(fp)
   10404:	108001f0 	cmpltui	r2,r2,7
   10408:	103fea1e 	bne	r2,zero,103b4 <Ina3221_Reg_Write+0x130>
	}
	(INA3221_SDA->DATA) = regaddr;
   1040c:	00840804 	movi	r2,4128
   10410:	e0fffc03 	ldbu	r3,-16(fp)
   10414:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10418:	01007d04 	movi	r4,500
   1041c:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10420:	00840c04 	movi	r2,4144
   10424:	00c00044 	movi	r3,1
   10428:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   1042c:	01007d04 	movi	r4,500
   10430:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10434:	00840c04 	movi	r2,4144
   10438:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   1043c:	00840804 	movi	r2,4128
   10440:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   10444:	01007d04 	movi	r4,500
   10448:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   1044c:	00840c04 	movi	r2,4144
   10450:	00c00044 	movi	r3,1
   10454:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10458:	01007d04 	movi	r4,500
   1045c:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10460:	00840c04 	movi	r2,4144
   10464:	10000015 	stw	zero,0(r2)

	// Write high byte
	INA3221_DATA_OUT;
   10468:	00840804 	movi	r2,4128
   1046c:	00c00044 	movi	r3,1
   10470:	10c00115 	stw	r3,4(r2)
	for(j = 0; j < 7; j++){
   10474:	e03ffe15 	stw	zero,-8(fp)
   10478:	00001306 	br	104c8 <Ina3221_Reg_Write+0x244>
		(INA3221_SDA->DATA) = (high_regdata >> (7 - j));
   1047c:	e0fffd43 	ldbu	r3,-11(fp)
   10480:	010001c4 	movi	r4,7
   10484:	e0bffe17 	ldw	r2,-8(fp)
   10488:	2085c83a 	sub	r2,r4,r2
   1048c:	1887d83a 	sra	r3,r3,r2
   10490:	00840804 	movi	r2,4128
   10494:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10498:	01007d04 	movi	r4,500
   1049c:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   104a0:	00840c04 	movi	r2,4144
   104a4:	00c00044 	movi	r3,1
   104a8:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   104ac:	01007d04 	movi	r4,500
   104b0:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   104b4:	00840c04 	movi	r2,4144
   104b8:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 7; j++){
   104bc:	e0bffe17 	ldw	r2,-8(fp)
   104c0:	10800044 	addi	r2,r2,1
   104c4:	e0bffe15 	stw	r2,-8(fp)
   104c8:	e0bffe17 	ldw	r2,-8(fp)
   104cc:	108001f0 	cmpltui	r2,r2,7
   104d0:	103fea1e 	bne	r2,zero,1047c <Ina3221_Reg_Write+0x1f8>
	}
	(INA3221_SDA->DATA) = high_regdata;
   104d4:	00840804 	movi	r2,4128
   104d8:	e0fffd43 	ldbu	r3,-11(fp)
   104dc:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   104e0:	01007d04 	movi	r4,500
   104e4:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   104e8:	00840c04 	movi	r2,4144
   104ec:	00c00044 	movi	r3,1
   104f0:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   104f4:	01007d04 	movi	r4,500
   104f8:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   104fc:	00840c04 	movi	r2,4144
   10500:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   10504:	00840804 	movi	r2,4128
   10508:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   1050c:	01007d04 	movi	r4,500
   10510:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10514:	00840c04 	movi	r2,4144
   10518:	00c00044 	movi	r3,1
   1051c:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10520:	01007d04 	movi	r4,500
   10524:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10528:	00840c04 	movi	r2,4144
   1052c:	10000015 	stw	zero,0(r2)
	
	// Write low byte
	INA3221_DATA_OUT;
   10530:	00840804 	movi	r2,4128
   10534:	00c00044 	movi	r3,1
   10538:	10c00115 	stw	r3,4(r2)
	for(j = 0; j < 7; j++){
   1053c:	e03ffe15 	stw	zero,-8(fp)
   10540:	00001306 	br	10590 <Ina3221_Reg_Write+0x30c>
		(INA3221_SDA->DATA) = (low_regdata >> (7 - j));
   10544:	e0fffd83 	ldbu	r3,-10(fp)
   10548:	010001c4 	movi	r4,7
   1054c:	e0bffe17 	ldw	r2,-8(fp)
   10550:	2085c83a 	sub	r2,r4,r2
   10554:	1887d83a 	sra	r3,r3,r2
   10558:	00840804 	movi	r2,4128
   1055c:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10560:	01007d04 	movi	r4,500
   10564:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   10568:	00840c04 	movi	r2,4144
   1056c:	00c00044 	movi	r3,1
   10570:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10574:	01007d04 	movi	r4,500
   10578:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   1057c:	00840c04 	movi	r2,4144
   10580:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 7; j++){
   10584:	e0bffe17 	ldw	r2,-8(fp)
   10588:	10800044 	addi	r2,r2,1
   1058c:	e0bffe15 	stw	r2,-8(fp)
   10590:	e0bffe17 	ldw	r2,-8(fp)
   10594:	108001f0 	cmpltui	r2,r2,7
   10598:	103fea1e 	bne	r2,zero,10544 <Ina3221_Reg_Write+0x2c0>
	}
	(INA3221_SDA->DATA) = low_regdata;
   1059c:	00840804 	movi	r2,4128
   105a0:	e0fffd83 	ldbu	r3,-10(fp)
   105a4:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   105a8:	01007d04 	movi	r4,500
   105ac:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   105b0:	00840c04 	movi	r2,4144
   105b4:	00c00044 	movi	r3,1
   105b8:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   105bc:	01007d04 	movi	r4,500
   105c0:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   105c4:	00840c04 	movi	r2,4144
   105c8:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   105cc:	00840804 	movi	r2,4128
   105d0:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   105d4:	01007d04 	movi	r4,500
   105d8:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   105dc:	00840c04 	movi	r2,4144
   105e0:	00c00044 	movi	r3,1
   105e4:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   105e8:	01007d04 	movi	r4,500
   105ec:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   105f0:	00840c04 	movi	r2,4144
   105f4:	10000015 	stw	zero,0(r2)

	// Stop
	INA3221_DATA_OUT;
   105f8:	00840804 	movi	r2,4128
   105fc:	00c00044 	movi	r3,1
   10600:	10c00115 	stw	r3,4(r2)
	(INA3221_SDA->DATA) = 0;
   10604:	00840804 	movi	r2,4128
   10608:	10000015 	stw	zero,0(r2)
	Delay(INA3221_DELAY);
   1060c:	01007d04 	movi	r4,500
   10610:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10614:	00840c04 	movi	r2,4144
   10618:	00c00044 	movi	r3,1
   1061c:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10620:	01007d04 	movi	r4,500
   10624:	0010d180 	call	10d18 <Delay>
	(INA3221_SDA->DATA) = 1;
   10628:	00840804 	movi	r2,4128
   1062c:	00c00044 	movi	r3,1
   10630:	10c00015 	stw	r3,0(r2)

	INA3221_DATA_IN;
   10634:	00840804 	movi	r2,4128
   10638:	10000115 	stw	zero,4(r2)
}
   1063c:	0001883a 	nop
   10640:	e037883a 	mov	sp,fp
   10644:	dfc00117 	ldw	ra,4(sp)
   10648:	df000017 	ldw	fp,0(sp)
   1064c:	dec00204 	addi	sp,sp,8
   10650:	f800283a 	ret

00010654 <Ina3221_Reg_Read>:
 *         Name:  Ina3221_Reg_Read
 *  Description:  read ina3221's register
 * =====================================================================================
 */ 
unsigned short Ina3221_Reg_Read(unsigned char regaddr) 
{ 
   10654:	defffa04 	addi	sp,sp,-24
   10658:	dfc00515 	stw	ra,20(sp)
   1065c:	df000415 	stw	fp,16(sp)
   10660:	df000404 	addi	fp,sp,16
   10664:	2005883a 	mov	r2,r4
   10668:	e0bffc05 	stb	r2,-16(fp)
	unsigned int i;
	unsigned int j;
	unsigned char opcode;
	unsigned short readdata;

	INA3221_DATA_OUT;
   1066c:	00840804 	movi	r2,4128
   10670:	00c00044 	movi	r3,1
   10674:	10c00115 	stw	r3,4(r2)

	// START
	(INA3221_SDA->DATA) = 0;
   10678:	00840804 	movi	r2,4128
   1067c:	10000015 	stw	zero,0(r2)
	Delay(INA3221_DELAY);
   10680:	01007d04 	movi	r4,500
   10684:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10688:	00840c04 	movi	r2,4144
   1068c:	10000015 	stw	zero,0(r2)

	// Operation code
	opcode = INA3221_WRITE_CODE;
   10690:	00800044 	movi	r2,1
   10694:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   10698:	e03fff15 	stw	zero,-4(fp)
   1069c:	00001206 	br	106e8 <Ina3221_Reg_Read+0x94>
		(INA3221_SDA->DATA) = opcode;
   106a0:	00840804 	movi	r2,4128
   106a4:	e0fffdc3 	ldbu	r3,-9(fp)
   106a8:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   106ac:	01007d04 	movi	r4,500
   106b0:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   106b4:	00840c04 	movi	r2,4144
   106b8:	00c00044 	movi	r3,1
   106bc:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   106c0:	01007d04 	movi	r4,500
   106c4:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   106c8:	00840c04 	movi	r2,4144
   106cc:	10000015 	stw	zero,0(r2)
		opcode = opcode >> 1;
   106d0:	e0bffdc3 	ldbu	r2,-9(fp)
   106d4:	1004d07a 	srli	r2,r2,1
   106d8:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   106dc:	e0bfff17 	ldw	r2,-4(fp)
   106e0:	10800044 	addi	r2,r2,1
   106e4:	e0bfff15 	stw	r2,-4(fp)
   106e8:	e0bfff17 	ldw	r2,-4(fp)
   106ec:	108001f0 	cmpltui	r2,r2,7
   106f0:	103feb1e 	bne	r2,zero,106a0 <Ina3221_Reg_Read+0x4c>
	}
	(INA3221_SDA->DATA) = opcode;
   106f4:	00840804 	movi	r2,4128
   106f8:	e0fffdc3 	ldbu	r3,-9(fp)
   106fc:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10700:	01007d04 	movi	r4,500
   10704:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10708:	00840c04 	movi	r2,4144
   1070c:	00c00044 	movi	r3,1
   10710:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10714:	01007d04 	movi	r4,500
   10718:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   1071c:	00840c04 	movi	r2,4144
   10720:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   10724:	00840804 	movi	r2,4128
   10728:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   1072c:	01007d04 	movi	r4,500
   10730:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10734:	00840c04 	movi	r2,4144
   10738:	00c00044 	movi	r3,1
   1073c:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10740:	01007d04 	movi	r4,500
   10744:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10748:	00840c04 	movi	r2,4144
   1074c:	10000015 	stw	zero,0(r2)

	// Reg address
	INA3221_DATA_OUT;
   10750:	00840804 	movi	r2,4128
   10754:	00c00044 	movi	r3,1
   10758:	10c00115 	stw	r3,4(r2)
	for(i = 0; i < 7; i++){
   1075c:	e03fff15 	stw	zero,-4(fp)
   10760:	00001306 	br	107b0 <Ina3221_Reg_Read+0x15c>
		(INA3221_SDA->DATA) = (regaddr >> (7-i));
   10764:	e0fffc03 	ldbu	r3,-16(fp)
   10768:	010001c4 	movi	r4,7
   1076c:	e0bfff17 	ldw	r2,-4(fp)
   10770:	2085c83a 	sub	r2,r4,r2
   10774:	1887d83a 	sra	r3,r3,r2
   10778:	00840804 	movi	r2,4128
   1077c:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10780:	01007d04 	movi	r4,500
   10784:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   10788:	00840c04 	movi	r2,4144
   1078c:	00c00044 	movi	r3,1
   10790:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10794:	01007d04 	movi	r4,500
   10798:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   1079c:	00840c04 	movi	r2,4144
   107a0:	10000015 	stw	zero,0(r2)
	for(i = 0; i < 7; i++){
   107a4:	e0bfff17 	ldw	r2,-4(fp)
   107a8:	10800044 	addi	r2,r2,1
   107ac:	e0bfff15 	stw	r2,-4(fp)
   107b0:	e0bfff17 	ldw	r2,-4(fp)
   107b4:	108001f0 	cmpltui	r2,r2,7
   107b8:	103fea1e 	bne	r2,zero,10764 <Ina3221_Reg_Read+0x110>
	}
	(INA3221_SDA->DATA) = regaddr;
   107bc:	00840804 	movi	r2,4128
   107c0:	e0fffc03 	ldbu	r3,-16(fp)
   107c4:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   107c8:	01007d04 	movi	r4,500
   107cc:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   107d0:	00840c04 	movi	r2,4144
   107d4:	00c00044 	movi	r3,1
   107d8:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   107dc:	01007d04 	movi	r4,500
   107e0:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   107e4:	00840c04 	movi	r2,4144
   107e8:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   107ec:	00840804 	movi	r2,4128
   107f0:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   107f4:	01007d04 	movi	r4,500
   107f8:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   107fc:	00840c04 	movi	r2,4144
   10800:	00c00044 	movi	r3,1
   10804:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10808:	01007d04 	movi	r4,500
   1080c:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10810:	00840c04 	movi	r2,4144
   10814:	10000015 	stw	zero,0(r2)

	// Start
	INA3221_DATA_OUT;
   10818:	00840804 	movi	r2,4128
   1081c:	00c00044 	movi	r3,1
   10820:	10c00115 	stw	r3,4(r2)
	(INA3221_SDA->DATA) = 1;
   10824:	00840804 	movi	r2,4128
   10828:	00c00044 	movi	r3,1
   1082c:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10830:	01007d04 	movi	r4,500
   10834:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10838:	00840c04 	movi	r2,4144
   1083c:	00c00044 	movi	r3,1
   10840:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10844:	01007d04 	movi	r4,500
   10848:	0010d180 	call	10d18 <Delay>
	(INA3221_SDA->DATA) = 0;
   1084c:	00840804 	movi	r2,4128
   10850:	10000015 	stw	zero,0(r2)
	Delay(INA3221_DELAY);
   10854:	01007d04 	movi	r4,500
   10858:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   1085c:	00840c04 	movi	r2,4144
   10860:	10000015 	stw	zero,0(r2)

	// Operation code
	opcode = INA3221_READ_CODE;
   10864:	00bfe044 	movi	r2,-127
   10868:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   1086c:	e03fff15 	stw	zero,-4(fp)
   10870:	00001206 	br	108bc <Ina3221_Reg_Read+0x268>
		(INA3221_SDA->DATA) = opcode;
   10874:	00840804 	movi	r2,4128
   10878:	e0fffdc3 	ldbu	r3,-9(fp)
   1087c:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10880:	01007d04 	movi	r4,500
   10884:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 1;
   10888:	00840c04 	movi	r2,4144
   1088c:	00c00044 	movi	r3,1
   10890:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10894:	01007d04 	movi	r4,500
   10898:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   1089c:	00840c04 	movi	r2,4144
   108a0:	10000015 	stw	zero,0(r2)
		opcode = opcode >> 1;
   108a4:	e0bffdc3 	ldbu	r2,-9(fp)
   108a8:	1004d07a 	srli	r2,r2,1
   108ac:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   108b0:	e0bfff17 	ldw	r2,-4(fp)
   108b4:	10800044 	addi	r2,r2,1
   108b8:	e0bfff15 	stw	r2,-4(fp)
   108bc:	e0bfff17 	ldw	r2,-4(fp)
   108c0:	108001f0 	cmpltui	r2,r2,7
   108c4:	103feb1e 	bne	r2,zero,10874 <Ina3221_Reg_Read+0x220>
	}
	(INA3221_SDA->DATA) = opcode;
   108c8:	00840804 	movi	r2,4128
   108cc:	e0fffdc3 	ldbu	r3,-9(fp)
   108d0:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   108d4:	01007d04 	movi	r4,500
   108d8:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   108dc:	00840c04 	movi	r2,4144
   108e0:	00c00044 	movi	r3,1
   108e4:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   108e8:	01007d04 	movi	r4,500
   108ec:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   108f0:	00840c04 	movi	r2,4144
   108f4:	10000015 	stw	zero,0(r2)

	// Slave ACK
	INA3221_DATA_IN;
   108f8:	00840804 	movi	r2,4128
   108fc:	10000115 	stw	zero,4(r2)
	Delay(INA3221_DELAY);
   10900:	01007d04 	movi	r4,500
   10904:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10908:	00840c04 	movi	r2,4144
   1090c:	00c00044 	movi	r3,1
   10910:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10914:	01007d04 	movi	r4,500
   10918:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   1091c:	00840c04 	movi	r2,4144
   10920:	10000015 	stw	zero,0(r2)

	// Read reg's high byte
	readdata = 0;
   10924:	e03ffd0d 	sth	zero,-12(fp)
	for(j = 0; j < 8; j++){
   10928:	e03ffe15 	stw	zero,-8(fp)
   1092c:	00001606 	br	10988 <Ina3221_Reg_Read+0x334>
		Delay(INA3221_DELAY);
   10930:	01007d04 	movi	r4,500
   10934:	0010d180 	call	10d18 <Delay>
		readdata = 	readdata << 1;
   10938:	e0bffd0b 	ldhu	r2,-12(fp)
   1093c:	1085883a 	add	r2,r2,r2
   10940:	e0bffd0d 	sth	r2,-12(fp)
		readdata = ((INA3221_SDA->DATA) & 0x00000001) | readdata;
   10944:	00840804 	movi	r2,4128
   10948:	10800017 	ldw	r2,0(r2)
   1094c:	1080004c 	andi	r2,r2,1
   10950:	1007883a 	mov	r3,r2
   10954:	e0bffd0b 	ldhu	r2,-12(fp)
   10958:	10c4b03a 	or	r2,r2,r3
   1095c:	e0bffd0d 	sth	r2,-12(fp)
		(INA3221_SCL->DATA) = 1;
   10960:	00840c04 	movi	r2,4144
   10964:	00c00044 	movi	r3,1
   10968:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   1096c:	01007d04 	movi	r4,500
   10970:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   10974:	00840c04 	movi	r2,4144
   10978:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 8; j++){
   1097c:	e0bffe17 	ldw	r2,-8(fp)
   10980:	10800044 	addi	r2,r2,1
   10984:	e0bffe15 	stw	r2,-8(fp)
   10988:	e0bffe17 	ldw	r2,-8(fp)
   1098c:	10800230 	cmpltui	r2,r2,8
   10990:	103fe71e 	bne	r2,zero,10930 <Ina3221_Reg_Read+0x2dc>
	}

	// Master ACK
	Delay(INA3221_DELAY);
   10994:	01007d04 	movi	r4,500
   10998:	0010d180 	call	10d18 <Delay>
	INA3221_DATA_OUT;
   1099c:	00840804 	movi	r2,4128
   109a0:	00c00044 	movi	r3,1
   109a4:	10c00115 	stw	r3,4(r2)
	(INA3221_SDA->DATA) = 0;
   109a8:	00840804 	movi	r2,4128
   109ac:	10000015 	stw	zero,0(r2)
	Delay(INA3221_DELAY);
   109b0:	01007d04 	movi	r4,500
   109b4:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   109b8:	00840c04 	movi	r2,4144
   109bc:	00c00044 	movi	r3,1
   109c0:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   109c4:	01007d04 	movi	r4,500
   109c8:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   109cc:	00840c04 	movi	r2,4144
   109d0:	10000015 	stw	zero,0(r2)
	INA3221_DATA_IN;
   109d4:	00840804 	movi	r2,4128
   109d8:	10000115 	stw	zero,4(r2)

	// Read reg's low byte
	for(j = 0; j < 8; j++){
   109dc:	e03ffe15 	stw	zero,-8(fp)
   109e0:	00001606 	br	10a3c <Ina3221_Reg_Read+0x3e8>
		Delay(INA3221_DELAY);
   109e4:	01007d04 	movi	r4,500
   109e8:	0010d180 	call	10d18 <Delay>
		readdata = 	readdata << 1;
   109ec:	e0bffd0b 	ldhu	r2,-12(fp)
   109f0:	1085883a 	add	r2,r2,r2
   109f4:	e0bffd0d 	sth	r2,-12(fp)
		readdata = ((INA3221_SDA->DATA) & 0x00000001) | readdata;
   109f8:	00840804 	movi	r2,4128
   109fc:	10800017 	ldw	r2,0(r2)
   10a00:	1080004c 	andi	r2,r2,1
   10a04:	1007883a 	mov	r3,r2
   10a08:	e0bffd0b 	ldhu	r2,-12(fp)
   10a0c:	10c4b03a 	or	r2,r2,r3
   10a10:	e0bffd0d 	sth	r2,-12(fp)
		(INA3221_SCL->DATA) = 1;
   10a14:	00840c04 	movi	r2,4144
   10a18:	00c00044 	movi	r3,1
   10a1c:	10c00015 	stw	r3,0(r2)
		Delay(INA3221_DELAY);
   10a20:	01007d04 	movi	r4,500
   10a24:	0010d180 	call	10d18 <Delay>
		(INA3221_SCL->DATA) = 0;
   10a28:	00840c04 	movi	r2,4144
   10a2c:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 8; j++){
   10a30:	e0bffe17 	ldw	r2,-8(fp)
   10a34:	10800044 	addi	r2,r2,1
   10a38:	e0bffe15 	stw	r2,-8(fp)
   10a3c:	e0bffe17 	ldw	r2,-8(fp)
   10a40:	10800230 	cmpltui	r2,r2,8
   10a44:	103fe71e 	bne	r2,zero,109e4 <Ina3221_Reg_Read+0x390>
	}

	// Master NO ACK
	Delay(INA3221_DELAY);
   10a48:	01007d04 	movi	r4,500
   10a4c:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10a50:	00840c04 	movi	r2,4144
   10a54:	00c00044 	movi	r3,1
   10a58:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10a5c:	01007d04 	movi	r4,500
   10a60:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 0;
   10a64:	00840c04 	movi	r2,4144
   10a68:	10000015 	stw	zero,0(r2)

	// Stop
	INA3221_DATA_OUT;
   10a6c:	00840804 	movi	r2,4128
   10a70:	00c00044 	movi	r3,1
   10a74:	10c00115 	stw	r3,4(r2)
	(INA3221_SDA->DATA) = 0;
   10a78:	00840804 	movi	r2,4128
   10a7c:	10000015 	stw	zero,0(r2)
	Delay(INA3221_DELAY);
   10a80:	01007d04 	movi	r4,500
   10a84:	0010d180 	call	10d18 <Delay>
	(INA3221_SCL->DATA) = 1;
   10a88:	00840c04 	movi	r2,4144
   10a8c:	00c00044 	movi	r3,1
   10a90:	10c00015 	stw	r3,0(r2)
	Delay(INA3221_DELAY);
   10a94:	01007d04 	movi	r4,500
   10a98:	0010d180 	call	10d18 <Delay>
	(INA3221_SDA->DATA) = 1;
   10a9c:	00840804 	movi	r2,4128
   10aa0:	00c00044 	movi	r3,1
   10aa4:	10c00015 	stw	r3,0(r2)

	INA3221_DATA_IN;
   10aa8:	00840804 	movi	r2,4128
   10aac:	10000115 	stw	zero,4(r2)
	return readdata;
   10ab0:	e0bffd0b 	ldhu	r2,-12(fp)
}
   10ab4:	e037883a 	mov	sp,fp
   10ab8:	dfc00117 	ldw	ra,4(sp)
   10abc:	df000017 	ldw	fp,0(sp)
   10ac0:	dec00204 	addi	sp,sp,8
   10ac4:	f800283a 	ret

00010ac8 <Read_Ina3221_Information>:
 *         Name:  Read_Ina3221_Information
 *  Description:  read ina3221's information
 * =====================================================================================
 */
void Read_Ina3221_Information(void)
{
   10ac8:	defffe04 	addi	sp,sp,-8
   10acc:	dfc00115 	stw	ra,4(sp)
   10ad0:	df000015 	stw	fp,0(sp)
   10ad4:	d839883a 	mov	fp,sp
	printf("$-----------------------------------------------------$\n");
   10ad8:	01000074 	movhi	r4,1
   10adc:	21139c04 	addi	r4,r4,20080
   10ae0:	0012fdc0 	call	12fdc <puts>
	printf("$ INA3221's Information\n");
   10ae4:	01000074 	movhi	r4,1
   10ae8:	2113aa04 	addi	r4,r4,20136
   10aec:	0012fdc0 	call	12fdc <puts>
	printf("$-----------------------------------------------------$\n");
   10af0:	01000074 	movhi	r4,1
   10af4:	21139c04 	addi	r4,r4,20080
   10af8:	0012fdc0 	call	12fdc <puts>
	printf("$ Manufacturer ID    : %x\n", Ina3221_Reg_Read(MANUFACTURER_ID_REG));
   10afc:	01003f84 	movi	r4,254
   10b00:	00106540 	call	10654 <Ina3221_Reg_Read>
   10b04:	10bfffcc 	andi	r2,r2,65535
   10b08:	100b883a 	mov	r5,r2
   10b0c:	01000074 	movhi	r4,1
   10b10:	2113b004 	addi	r4,r4,20160
   10b14:	0012f100 	call	12f10 <printf>
	printf("$ Die ID             : %x\n", Ina3221_Reg_Read(DIE_ID_REG));
   10b18:	01003fc4 	movi	r4,255
   10b1c:	00106540 	call	10654 <Ina3221_Reg_Read>
   10b20:	10bfffcc 	andi	r2,r2,65535
   10b24:	100b883a 	mov	r5,r2
   10b28:	01000074 	movhi	r4,1
   10b2c:	2113b704 	addi	r4,r4,20188
   10b30:	0012f100 	call	12f10 <printf>
	printf("$ Cfg Reg            : %x\n", Ina3221_Reg_Read(CONFIG_REG));
   10b34:	0009883a 	mov	r4,zero
   10b38:	00106540 	call	10654 <Ina3221_Reg_Read>
   10b3c:	10bfffcc 	andi	r2,r2,65535
   10b40:	100b883a 	mov	r5,r2
   10b44:	01000074 	movhi	r4,1
   10b48:	2113be04 	addi	r4,r4,20216
   10b4c:	0012f100 	call	12f10 <printf>
	printf("$ Ch1 Shunt Voltage  : %x\n", Ina3221_Reg_Read(CH1_SHUNT_VOLTAGE_REG));
   10b50:	01000044 	movi	r4,1
   10b54:	00106540 	call	10654 <Ina3221_Reg_Read>
   10b58:	10bfffcc 	andi	r2,r2,65535
   10b5c:	100b883a 	mov	r5,r2
   10b60:	01000074 	movhi	r4,1
   10b64:	2113c504 	addi	r4,r4,20244
   10b68:	0012f100 	call	12f10 <printf>
	printf("$ Ch1 Bus Voltage    : %x\n", Ina3221_Reg_Read(CH1_SHUNT_BUS_REG));
   10b6c:	01000084 	movi	r4,2
   10b70:	00106540 	call	10654 <Ina3221_Reg_Read>
   10b74:	10bfffcc 	andi	r2,r2,65535
   10b78:	100b883a 	mov	r5,r2
   10b7c:	01000074 	movhi	r4,1
   10b80:	2113cc04 	addi	r4,r4,20272
   10b84:	0012f100 	call	12f10 <printf>
	printf("$ Ch2 Shunt Voltage  : %x\n", Ina3221_Reg_Read(CH2_SHUNT_VOLTAGE_REG));
   10b88:	010000c4 	movi	r4,3
   10b8c:	00106540 	call	10654 <Ina3221_Reg_Read>
   10b90:	10bfffcc 	andi	r2,r2,65535
   10b94:	100b883a 	mov	r5,r2
   10b98:	01000074 	movhi	r4,1
   10b9c:	2113d304 	addi	r4,r4,20300
   10ba0:	0012f100 	call	12f10 <printf>
	printf("$ Ch2 Bus Voltage    : %x\n", Ina3221_Reg_Read(CH2_SHUNT_BUS_REG));
   10ba4:	01000104 	movi	r4,4
   10ba8:	00106540 	call	10654 <Ina3221_Reg_Read>
   10bac:	10bfffcc 	andi	r2,r2,65535
   10bb0:	100b883a 	mov	r5,r2
   10bb4:	01000074 	movhi	r4,1
   10bb8:	2113da04 	addi	r4,r4,20328
   10bbc:	0012f100 	call	12f10 <printf>
	printf("$ Ch3 Shunt Voltage  : %x\n", Ina3221_Reg_Read(CH3_SHUNT_VOLTAGE_REG));
   10bc0:	01000144 	movi	r4,5
   10bc4:	00106540 	call	10654 <Ina3221_Reg_Read>
   10bc8:	10bfffcc 	andi	r2,r2,65535
   10bcc:	100b883a 	mov	r5,r2
   10bd0:	01000074 	movhi	r4,1
   10bd4:	2113e104 	addi	r4,r4,20356
   10bd8:	0012f100 	call	12f10 <printf>
	printf("$ Ch3 Bus Voltage    : %x\n", Ina3221_Reg_Read(CH3_SHUNT_BUS_REG));
   10bdc:	01000184 	movi	r4,6
   10be0:	00106540 	call	10654 <Ina3221_Reg_Read>
   10be4:	10bfffcc 	andi	r2,r2,65535
   10be8:	100b883a 	mov	r5,r2
   10bec:	01000074 	movhi	r4,1
   10bf0:	2113e804 	addi	r4,r4,20384
   10bf4:	0012f100 	call	12f10 <printf>
	printf("$-----------------------------------------------------$\n\n");
   10bf8:	01000074 	movhi	r4,1
   10bfc:	2113ef04 	addi	r4,r4,20412
   10c00:	0012fdc0 	call	12fdc <puts>
}
   10c04:	0001883a 	nop
   10c08:	e037883a 	mov	sp,fp
   10c0c:	dfc00117 	ldw	ra,4(sp)
   10c10:	df000017 	ldw	fp,0(sp)
   10c14:	dec00204 	addi	sp,sp,8
   10c18:	f800283a 	ret

00010c1c <Power_Monitor>:
 *  Description:  moitor FA510Q's power
 * =====================================================================================
 */

void Power_Monitor(unsigned int * ch1_power,unsigned int * ch2_power, unsigned int * ch3_power)
{
   10c1c:	defff804 	addi	sp,sp,-32
   10c20:	dfc00715 	stw	ra,28(sp)
   10c24:	df000615 	stw	fp,24(sp)
   10c28:	df000604 	addi	fp,sp,24
   10c2c:	e13ffc15 	stw	r4,-16(fp)
   10c30:	e17ffb15 	stw	r5,-20(fp)
   10c34:	e1bffa15 	stw	r6,-24(fp)
	unsigned int temp;
	unsigned int current;
	unsigned int voltage;

	// Calculate ch1 power
	temp = Ina3221_Reg_Read(CH1_SHUNT_VOLTAGE_REG);
   10c38:	01000044 	movi	r4,1
   10c3c:	00106540 	call	10654 <Ina3221_Reg_Read>
   10c40:	10bfffcc 	andi	r2,r2,65535
   10c44:	e0bfff15 	stw	r2,-4(fp)
	current = (temp * 5/2);
   10c48:	e0bfff17 	ldw	r2,-4(fp)
   10c4c:	10800164 	muli	r2,r2,5
   10c50:	1004d07a 	srli	r2,r2,1
   10c54:	e0bffe15 	stw	r2,-8(fp)
	voltage = Ina3221_Reg_Read(CH1_SHUNT_BUS_REG);
   10c58:	01000084 	movi	r4,2
   10c5c:	00106540 	call	10654 <Ina3221_Reg_Read>
   10c60:	10bfffcc 	andi	r2,r2,65535
   10c64:	e0bffd15 	stw	r2,-12(fp)
	*ch1_power = current * voltage;
   10c68:	e0fffe17 	ldw	r3,-8(fp)
   10c6c:	e0bffd17 	ldw	r2,-12(fp)
   10c70:	1887383a 	mul	r3,r3,r2
   10c74:	e0bffc17 	ldw	r2,-16(fp)
   10c78:	10c00015 	stw	r3,0(r2)

	// Calculate ch2 power
	temp = Ina3221_Reg_Read(CH2_SHUNT_VOLTAGE_REG);
   10c7c:	010000c4 	movi	r4,3
   10c80:	00106540 	call	10654 <Ina3221_Reg_Read>
   10c84:	10bfffcc 	andi	r2,r2,65535
   10c88:	e0bfff15 	stw	r2,-4(fp)
	current = (temp * 5 / 2);
   10c8c:	e0bfff17 	ldw	r2,-4(fp)
   10c90:	10800164 	muli	r2,r2,5
   10c94:	1004d07a 	srli	r2,r2,1
   10c98:	e0bffe15 	stw	r2,-8(fp)
	voltage = Ina3221_Reg_Read(CH2_SHUNT_BUS_REG);
   10c9c:	01000104 	movi	r4,4
   10ca0:	00106540 	call	10654 <Ina3221_Reg_Read>
   10ca4:	10bfffcc 	andi	r2,r2,65535
   10ca8:	e0bffd15 	stw	r2,-12(fp)
	*ch2_power = current * voltage;
   10cac:	e0fffe17 	ldw	r3,-8(fp)
   10cb0:	e0bffd17 	ldw	r2,-12(fp)
   10cb4:	1887383a 	mul	r3,r3,r2
   10cb8:	e0bffb17 	ldw	r2,-20(fp)
   10cbc:	10c00015 	stw	r3,0(r2)

	// Calculate ch3 power
	temp = Ina3221_Reg_Read(CH3_SHUNT_VOLTAGE_REG);
   10cc0:	01000144 	movi	r4,5
   10cc4:	00106540 	call	10654 <Ina3221_Reg_Read>
   10cc8:	10bfffcc 	andi	r2,r2,65535
   10ccc:	e0bfff15 	stw	r2,-4(fp)
	current = (temp * 5);
   10cd0:	e0bfff17 	ldw	r2,-4(fp)
   10cd4:	10800164 	muli	r2,r2,5
   10cd8:	e0bffe15 	stw	r2,-8(fp)
	voltage = Ina3221_Reg_Read(CH3_SHUNT_BUS_REG);
   10cdc:	01000184 	movi	r4,6
   10ce0:	00106540 	call	10654 <Ina3221_Reg_Read>
   10ce4:	10bfffcc 	andi	r2,r2,65535
   10ce8:	e0bffd15 	stw	r2,-12(fp)
	*ch3_power = current * voltage;
   10cec:	e0fffe17 	ldw	r3,-8(fp)
   10cf0:	e0bffd17 	ldw	r2,-12(fp)
   10cf4:	1887383a 	mul	r3,r3,r2
   10cf8:	e0bffa17 	ldw	r2,-24(fp)
   10cfc:	10c00015 	stw	r3,0(r2)
}
   10d00:	0001883a 	nop
   10d04:	e037883a 	mov	sp,fp
   10d08:	dfc00117 	ldw	ra,4(sp)
   10d0c:	df000017 	ldw	fp,0(sp)
   10d10:	dec00204 	addi	sp,sp,8
   10d14:	f800283a 	ret

00010d18 <Delay>:
 *         Name:  Delay
 *  Description:
 * =====================================================================================
 */
void Delay(unsigned int dly)
{
   10d18:	defffe04 	addi	sp,sp,-8
   10d1c:	df000115 	stw	fp,4(sp)
   10d20:	df000104 	addi	fp,sp,4
   10d24:	e13fff15 	stw	r4,-4(fp)
	for(; dly>0; dly--);
   10d28:	00000306 	br	10d38 <Delay+0x20>
   10d2c:	e0bfff17 	ldw	r2,-4(fp)
   10d30:	10bfffc4 	addi	r2,r2,-1
   10d34:	e0bfff15 	stw	r2,-4(fp)
   10d38:	e0bfff17 	ldw	r2,-4(fp)
   10d3c:	103ffb1e 	bne	r2,zero,10d2c <Delay+0x14>
}
   10d40:	0001883a 	nop
   10d44:	e037883a 	mov	sp,fp
   10d48:	df000017 	ldw	fp,0(sp)
   10d4c:	dec00104 	addi	sp,sp,4
   10d50:	f800283a 	ret

00010d54 <Tmp513_Reg_Write>:
 *         Name:  Tmp513_Reg_Write
 *  Description:  Write tmp513's register
 * =====================================================================================
 */ 
void Tmp513_Reg_Write(unsigned char regaddr, unsigned short regdata) 
{ 
   10d54:	defff904 	addi	sp,sp,-28
   10d58:	dfc00615 	stw	ra,24(sp)
   10d5c:	df000515 	stw	fp,20(sp)
   10d60:	df000504 	addi	fp,sp,20
   10d64:	2005883a 	mov	r2,r4
   10d68:	2807883a 	mov	r3,r5
   10d6c:	e0bffc05 	stb	r2,-16(fp)
   10d70:	1805883a 	mov	r2,r3
   10d74:	e0bffb0d 	sth	r2,-20(fp)
	unsigned int j;
	unsigned char opcode;
	unsigned char low_regdata;
	unsigned char high_regdata;
	
	low_regdata = regdata & 0xff;
   10d78:	e0bffb0b 	ldhu	r2,-20(fp)
   10d7c:	e0bffd85 	stb	r2,-10(fp)
	high_regdata = (regdata >> 8) & 0xff;
   10d80:	e0bffb0b 	ldhu	r2,-20(fp)
   10d84:	1004d23a 	srli	r2,r2,8
   10d88:	e0bffd45 	stb	r2,-11(fp)

	TMP513_DATA_OUT;
   10d8c:	00840804 	movi	r2,4128
   10d90:	00c00044 	movi	r3,1
   10d94:	10c00115 	stw	r3,4(r2)

	// START
	(TMP513_SDA->DATA) = 0;
   10d98:	00840804 	movi	r2,4128
   10d9c:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   10da0:	01007d04 	movi	r4,500
   10da4:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10da8:	00840c04 	movi	r2,4144
   10dac:	10000015 	stw	zero,0(r2)

	opcode = TMP513_WRITE_CODE;
   10db0:	00800744 	movi	r2,29
   10db4:	e0bffdc5 	stb	r2,-9(fp)

	// Operation code
	for(i = 0; i < 7; i++){
   10db8:	e03fff15 	stw	zero,-4(fp)
   10dbc:	00001206 	br	10e08 <Tmp513_Reg_Write+0xb4>
		(TMP513_SDA->DATA) = opcode;
   10dc0:	00840804 	movi	r2,4128
   10dc4:	e0fffdc3 	ldbu	r3,-9(fp)
   10dc8:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   10dcc:	01007d04 	movi	r4,500
   10dd0:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   10dd4:	00840c04 	movi	r2,4144
   10dd8:	00c00044 	movi	r3,1
   10ddc:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   10de0:	01007d04 	movi	r4,500
   10de4:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   10de8:	00840c04 	movi	r2,4144
   10dec:	10000015 	stw	zero,0(r2)
		opcode = opcode >> 1;
   10df0:	e0bffdc3 	ldbu	r2,-9(fp)
   10df4:	1004d07a 	srli	r2,r2,1
   10df8:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   10dfc:	e0bfff17 	ldw	r2,-4(fp)
   10e00:	10800044 	addi	r2,r2,1
   10e04:	e0bfff15 	stw	r2,-4(fp)
   10e08:	e0bfff17 	ldw	r2,-4(fp)
   10e0c:	108001f0 	cmpltui	r2,r2,7
   10e10:	103feb1e 	bne	r2,zero,10dc0 <Tmp513_Reg_Write+0x6c>
	}
	(TMP513_SDA->DATA) = opcode;
   10e14:	00840804 	movi	r2,4128
   10e18:	e0fffdc3 	ldbu	r3,-9(fp)
   10e1c:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10e20:	01007d04 	movi	r4,500
   10e24:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   10e28:	00840c04 	movi	r2,4144
   10e2c:	00c00044 	movi	r3,1
   10e30:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10e34:	01007d04 	movi	r4,500
   10e38:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10e3c:	00840c04 	movi	r2,4144
   10e40:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   10e44:	00840804 	movi	r2,4128
   10e48:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   10e4c:	01007d04 	movi	r4,500
   10e50:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   10e54:	00840c04 	movi	r2,4144
   10e58:	00c00044 	movi	r3,1
   10e5c:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10e60:	01007d04 	movi	r4,500
   10e64:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10e68:	00840c04 	movi	r2,4144
   10e6c:	10000015 	stw	zero,0(r2)

	// Reg address
	TMP513_DATA_OUT;
   10e70:	00840804 	movi	r2,4128
   10e74:	00c00044 	movi	r3,1
   10e78:	10c00115 	stw	r3,4(r2)
	for(i = 0; i < 7; i++){
   10e7c:	e03fff15 	stw	zero,-4(fp)
   10e80:	00001306 	br	10ed0 <Tmp513_Reg_Write+0x17c>
		(TMP513_SDA->DATA) = (regaddr >> (7-i));
   10e84:	e0fffc03 	ldbu	r3,-16(fp)
   10e88:	010001c4 	movi	r4,7
   10e8c:	e0bfff17 	ldw	r2,-4(fp)
   10e90:	2085c83a 	sub	r2,r4,r2
   10e94:	1887d83a 	sra	r3,r3,r2
   10e98:	00840804 	movi	r2,4128
   10e9c:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   10ea0:	01007d04 	movi	r4,500
   10ea4:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   10ea8:	00840c04 	movi	r2,4144
   10eac:	00c00044 	movi	r3,1
   10eb0:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   10eb4:	01007d04 	movi	r4,500
   10eb8:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   10ebc:	00840c04 	movi	r2,4144
   10ec0:	10000015 	stw	zero,0(r2)
	for(i = 0; i < 7; i++){
   10ec4:	e0bfff17 	ldw	r2,-4(fp)
   10ec8:	10800044 	addi	r2,r2,1
   10ecc:	e0bfff15 	stw	r2,-4(fp)
   10ed0:	e0bfff17 	ldw	r2,-4(fp)
   10ed4:	108001f0 	cmpltui	r2,r2,7
   10ed8:	103fea1e 	bne	r2,zero,10e84 <Tmp513_Reg_Write+0x130>
	}
	(TMP513_SDA->DATA) = regaddr;
   10edc:	00840804 	movi	r2,4128
   10ee0:	e0fffc03 	ldbu	r3,-16(fp)
   10ee4:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10ee8:	01007d04 	movi	r4,500
   10eec:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   10ef0:	00840c04 	movi	r2,4144
   10ef4:	00c00044 	movi	r3,1
   10ef8:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10efc:	01007d04 	movi	r4,500
   10f00:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10f04:	00840c04 	movi	r2,4144
   10f08:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   10f0c:	00840804 	movi	r2,4128
   10f10:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   10f14:	01007d04 	movi	r4,500
   10f18:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   10f1c:	00840c04 	movi	r2,4144
   10f20:	00c00044 	movi	r3,1
   10f24:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10f28:	01007d04 	movi	r4,500
   10f2c:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10f30:	00840c04 	movi	r2,4144
   10f34:	10000015 	stw	zero,0(r2)

	// Write high byte
	TMP513_DATA_OUT;
   10f38:	00840804 	movi	r2,4128
   10f3c:	00c00044 	movi	r3,1
   10f40:	10c00115 	stw	r3,4(r2)
	for(j = 0; j < 7; j++){
   10f44:	e03ffe15 	stw	zero,-8(fp)
   10f48:	00001306 	br	10f98 <Tmp513_Reg_Write+0x244>
		(TMP513_SDA->DATA) = (high_regdata >> (7 - j));
   10f4c:	e0fffd43 	ldbu	r3,-11(fp)
   10f50:	010001c4 	movi	r4,7
   10f54:	e0bffe17 	ldw	r2,-8(fp)
   10f58:	2085c83a 	sub	r2,r4,r2
   10f5c:	1887d83a 	sra	r3,r3,r2
   10f60:	00840804 	movi	r2,4128
   10f64:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   10f68:	01007d04 	movi	r4,500
   10f6c:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   10f70:	00840c04 	movi	r2,4144
   10f74:	00c00044 	movi	r3,1
   10f78:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   10f7c:	01007d04 	movi	r4,500
   10f80:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   10f84:	00840c04 	movi	r2,4144
   10f88:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 7; j++){
   10f8c:	e0bffe17 	ldw	r2,-8(fp)
   10f90:	10800044 	addi	r2,r2,1
   10f94:	e0bffe15 	stw	r2,-8(fp)
   10f98:	e0bffe17 	ldw	r2,-8(fp)
   10f9c:	108001f0 	cmpltui	r2,r2,7
   10fa0:	103fea1e 	bne	r2,zero,10f4c <Tmp513_Reg_Write+0x1f8>
	}
	(TMP513_SDA->DATA) = high_regdata;
   10fa4:	00840804 	movi	r2,4128
   10fa8:	e0fffd43 	ldbu	r3,-11(fp)
   10fac:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10fb0:	01007d04 	movi	r4,500
   10fb4:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   10fb8:	00840c04 	movi	r2,4144
   10fbc:	00c00044 	movi	r3,1
   10fc0:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10fc4:	01007d04 	movi	r4,500
   10fc8:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10fcc:	00840c04 	movi	r2,4144
   10fd0:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   10fd4:	00840804 	movi	r2,4128
   10fd8:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   10fdc:	01007d04 	movi	r4,500
   10fe0:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   10fe4:	00840c04 	movi	r2,4144
   10fe8:	00c00044 	movi	r3,1
   10fec:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   10ff0:	01007d04 	movi	r4,500
   10ff4:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   10ff8:	00840c04 	movi	r2,4144
   10ffc:	10000015 	stw	zero,0(r2)
	
	// Write low byte
	TMP513_DATA_OUT;
   11000:	00840804 	movi	r2,4128
   11004:	00c00044 	movi	r3,1
   11008:	10c00115 	stw	r3,4(r2)
	for(j = 0; j < 7; j++){
   1100c:	e03ffe15 	stw	zero,-8(fp)
   11010:	00001306 	br	11060 <Tmp513_Reg_Write+0x30c>
		(TMP513_SDA->DATA) = (low_regdata >> (7 - j));
   11014:	e0fffd83 	ldbu	r3,-10(fp)
   11018:	010001c4 	movi	r4,7
   1101c:	e0bffe17 	ldw	r2,-8(fp)
   11020:	2085c83a 	sub	r2,r4,r2
   11024:	1887d83a 	sra	r3,r3,r2
   11028:	00840804 	movi	r2,4128
   1102c:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11030:	01007d04 	movi	r4,500
   11034:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   11038:	00840c04 	movi	r2,4144
   1103c:	00c00044 	movi	r3,1
   11040:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11044:	01007d04 	movi	r4,500
   11048:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   1104c:	00840c04 	movi	r2,4144
   11050:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 7; j++){
   11054:	e0bffe17 	ldw	r2,-8(fp)
   11058:	10800044 	addi	r2,r2,1
   1105c:	e0bffe15 	stw	r2,-8(fp)
   11060:	e0bffe17 	ldw	r2,-8(fp)
   11064:	108001f0 	cmpltui	r2,r2,7
   11068:	103fea1e 	bne	r2,zero,11014 <Tmp513_Reg_Write+0x2c0>
	}
	(TMP513_SDA->DATA) = low_regdata;
   1106c:	00840804 	movi	r2,4128
   11070:	e0fffd83 	ldbu	r3,-10(fp)
   11074:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11078:	01007d04 	movi	r4,500
   1107c:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   11080:	00840c04 	movi	r2,4144
   11084:	00c00044 	movi	r3,1
   11088:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   1108c:	01007d04 	movi	r4,500
   11090:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   11094:	00840c04 	movi	r2,4144
   11098:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   1109c:	00840804 	movi	r2,4128
   110a0:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   110a4:	01007d04 	movi	r4,500
   110a8:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   110ac:	00840c04 	movi	r2,4144
   110b0:	00c00044 	movi	r3,1
   110b4:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   110b8:	01007d04 	movi	r4,500
   110bc:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   110c0:	00840c04 	movi	r2,4144
   110c4:	10000015 	stw	zero,0(r2)

	// Stop
	TMP513_DATA_OUT;
   110c8:	00840804 	movi	r2,4128
   110cc:	00c00044 	movi	r3,1
   110d0:	10c00115 	stw	r3,4(r2)
	(TMP513_SDA->DATA) = 0;
   110d4:	00840804 	movi	r2,4128
   110d8:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   110dc:	01007d04 	movi	r4,500
   110e0:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   110e4:	00840c04 	movi	r2,4144
   110e8:	00c00044 	movi	r3,1
   110ec:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   110f0:	01007d04 	movi	r4,500
   110f4:	0010d180 	call	10d18 <Delay>
	(TMP513_SDA->DATA) = 1;
   110f8:	00840804 	movi	r2,4128
   110fc:	00c00044 	movi	r3,1
   11100:	10c00015 	stw	r3,0(r2)

	TMP513_DATA_IN;
   11104:	00840804 	movi	r2,4128
   11108:	10000115 	stw	zero,4(r2)
}
   1110c:	0001883a 	nop
   11110:	e037883a 	mov	sp,fp
   11114:	dfc00117 	ldw	ra,4(sp)
   11118:	df000017 	ldw	fp,0(sp)
   1111c:	dec00204 	addi	sp,sp,8
   11120:	f800283a 	ret

00011124 <Tmp513_Reg_Read>:
 *         Name:  Tmp513_Reg_Read
 *  Description:  read tmp513's register
 * =====================================================================================
 */ 
unsigned short Tmp513_Reg_Read(unsigned char regaddr) 
{ 
   11124:	defffa04 	addi	sp,sp,-24
   11128:	dfc00515 	stw	ra,20(sp)
   1112c:	df000415 	stw	fp,16(sp)
   11130:	df000404 	addi	fp,sp,16
   11134:	2005883a 	mov	r2,r4
   11138:	e0bffc05 	stb	r2,-16(fp)
	unsigned int j;
	unsigned char opcode;
	unsigned short readdata;

	// Register pointer set
	TMP513_DATA_OUT;
   1113c:	00840804 	movi	r2,4128
   11140:	00c00044 	movi	r3,1
   11144:	10c00115 	stw	r3,4(r2)
	
	// START
	(TMP513_SDA->DATA) = 0;
   11148:	00840804 	movi	r2,4128
   1114c:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   11150:	01007d04 	movi	r4,500
   11154:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   11158:	00840c04 	movi	r2,4144
   1115c:	10000015 	stw	zero,0(r2)

	// Operation code
	opcode = TMP513_WRITE_CODE;
   11160:	00800744 	movi	r2,29
   11164:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   11168:	e03fff15 	stw	zero,-4(fp)
   1116c:	00001206 	br	111b8 <Tmp513_Reg_Read+0x94>
		(TMP513_SDA->DATA) = opcode;
   11170:	00840804 	movi	r2,4128
   11174:	e0fffdc3 	ldbu	r3,-9(fp)
   11178:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   1117c:	01007d04 	movi	r4,500
   11180:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   11184:	00840c04 	movi	r2,4144
   11188:	00c00044 	movi	r3,1
   1118c:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11190:	01007d04 	movi	r4,500
   11194:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   11198:	00840c04 	movi	r2,4144
   1119c:	10000015 	stw	zero,0(r2)
		opcode = opcode >> 1;
   111a0:	e0bffdc3 	ldbu	r2,-9(fp)
   111a4:	1004d07a 	srli	r2,r2,1
   111a8:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   111ac:	e0bfff17 	ldw	r2,-4(fp)
   111b0:	10800044 	addi	r2,r2,1
   111b4:	e0bfff15 	stw	r2,-4(fp)
   111b8:	e0bfff17 	ldw	r2,-4(fp)
   111bc:	108001f0 	cmpltui	r2,r2,7
   111c0:	103feb1e 	bne	r2,zero,11170 <Tmp513_Reg_Read+0x4c>
	}
	(TMP513_SDA->DATA) = opcode;
   111c4:	00840804 	movi	r2,4128
   111c8:	e0fffdc3 	ldbu	r3,-9(fp)
   111cc:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   111d0:	01007d04 	movi	r4,500
   111d4:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   111d8:	00840c04 	movi	r2,4144
   111dc:	00c00044 	movi	r3,1
   111e0:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   111e4:	01007d04 	movi	r4,500
   111e8:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   111ec:	00840c04 	movi	r2,4144
   111f0:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   111f4:	00840804 	movi	r2,4128
   111f8:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   111fc:	01007d04 	movi	r4,500
   11200:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   11204:	00840c04 	movi	r2,4144
   11208:	00c00044 	movi	r3,1
   1120c:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11210:	01007d04 	movi	r4,500
   11214:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   11218:	00840c04 	movi	r2,4144
   1121c:	10000015 	stw	zero,0(r2)

	// Reg address
	TMP513_DATA_OUT;
   11220:	00840804 	movi	r2,4128
   11224:	00c00044 	movi	r3,1
   11228:	10c00115 	stw	r3,4(r2)
	for(i = 0; i < 7; i++){
   1122c:	e03fff15 	stw	zero,-4(fp)
   11230:	00001306 	br	11280 <Tmp513_Reg_Read+0x15c>
		(TMP513_SDA->DATA) = (regaddr >> (7-i));
   11234:	e0fffc03 	ldbu	r3,-16(fp)
   11238:	010001c4 	movi	r4,7
   1123c:	e0bfff17 	ldw	r2,-4(fp)
   11240:	2085c83a 	sub	r2,r4,r2
   11244:	1887d83a 	sra	r3,r3,r2
   11248:	00840804 	movi	r2,4128
   1124c:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11250:	01007d04 	movi	r4,500
   11254:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   11258:	00840c04 	movi	r2,4144
   1125c:	00c00044 	movi	r3,1
   11260:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11264:	01007d04 	movi	r4,500
   11268:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   1126c:	00840c04 	movi	r2,4144
   11270:	10000015 	stw	zero,0(r2)
	for(i = 0; i < 7; i++){
   11274:	e0bfff17 	ldw	r2,-4(fp)
   11278:	10800044 	addi	r2,r2,1
   1127c:	e0bfff15 	stw	r2,-4(fp)
   11280:	e0bfff17 	ldw	r2,-4(fp)
   11284:	108001f0 	cmpltui	r2,r2,7
   11288:	103fea1e 	bne	r2,zero,11234 <Tmp513_Reg_Read+0x110>
	}
	(TMP513_SDA->DATA) = regaddr;
   1128c:	00840804 	movi	r2,4128
   11290:	e0fffc03 	ldbu	r3,-16(fp)
   11294:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11298:	01007d04 	movi	r4,500
   1129c:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   112a0:	00840c04 	movi	r2,4144
   112a4:	00c00044 	movi	r3,1
   112a8:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   112ac:	01007d04 	movi	r4,500
   112b0:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   112b4:	00840c04 	movi	r2,4144
   112b8:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   112bc:	00840804 	movi	r2,4128
   112c0:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   112c4:	01007d04 	movi	r4,500
   112c8:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   112cc:	00840c04 	movi	r2,4144
   112d0:	00c00044 	movi	r3,1
   112d4:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   112d8:	01007d04 	movi	r4,500
   112dc:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   112e0:	00840c04 	movi	r2,4144
   112e4:	10000015 	stw	zero,0(r2)
	
	// Stop
	Delay(TMP513_DELAY);
   112e8:	01007d04 	movi	r4,500
   112ec:	0010d180 	call	10d18 <Delay>
	TMP513_DATA_OUT;
   112f0:	00840804 	movi	r2,4128
   112f4:	00c00044 	movi	r3,1
   112f8:	10c00115 	stw	r3,4(r2)
	(TMP513_SDA->DATA) = 0;
   112fc:	00840804 	movi	r2,4128
   11300:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   11304:	01007d04 	movi	r4,500
   11308:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   1130c:	00840c04 	movi	r2,4144
   11310:	00c00044 	movi	r3,1
   11314:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11318:	01007d04 	movi	r4,500
   1131c:	0010d180 	call	10d18 <Delay>
	(TMP513_SDA->DATA) = 1;
   11320:	00840804 	movi	r2,4128
   11324:	00c00044 	movi	r3,1
   11328:	10c00015 	stw	r3,0(r2)
	TMP513_DATA_IN;
   1132c:	00840804 	movi	r2,4128
   11330:	10000115 	stw	zero,4(r2)

	// Read register
	// Start
	TMP513_DATA_OUT;
   11334:	00840804 	movi	r2,4128
   11338:	00c00044 	movi	r3,1
   1133c:	10c00115 	stw	r3,4(r2)
	Delay(TMP513_DELAY);
   11340:	01007d04 	movi	r4,500
   11344:	0010d180 	call	10d18 <Delay>
	(TMP513_SDA->DATA) = 0;
   11348:	00840804 	movi	r2,4128
   1134c:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   11350:	01007d04 	movi	r4,500
   11354:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   11358:	00840c04 	movi	r2,4144
   1135c:	10000015 	stw	zero,0(r2)

	// Operation code
	opcode = TMP513_READ_CODE;
   11360:	00bfe744 	movi	r2,-99
   11364:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   11368:	e03fff15 	stw	zero,-4(fp)
   1136c:	00001206 	br	113b8 <Tmp513_Reg_Read+0x294>
		(TMP513_SDA->DATA) = opcode;
   11370:	00840804 	movi	r2,4128
   11374:	e0fffdc3 	ldbu	r3,-9(fp)
   11378:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   1137c:	01007d04 	movi	r4,500
   11380:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 1;
   11384:	00840c04 	movi	r2,4144
   11388:	00c00044 	movi	r3,1
   1138c:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11390:	01007d04 	movi	r4,500
   11394:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   11398:	00840c04 	movi	r2,4144
   1139c:	10000015 	stw	zero,0(r2)
		opcode = opcode >> 1;
   113a0:	e0bffdc3 	ldbu	r2,-9(fp)
   113a4:	1004d07a 	srli	r2,r2,1
   113a8:	e0bffdc5 	stb	r2,-9(fp)
	for(i = 0; i < 7; i++){
   113ac:	e0bfff17 	ldw	r2,-4(fp)
   113b0:	10800044 	addi	r2,r2,1
   113b4:	e0bfff15 	stw	r2,-4(fp)
   113b8:	e0bfff17 	ldw	r2,-4(fp)
   113bc:	108001f0 	cmpltui	r2,r2,7
   113c0:	103feb1e 	bne	r2,zero,11370 <Tmp513_Reg_Read+0x24c>
	}
	(TMP513_SDA->DATA) = opcode;
   113c4:	00840804 	movi	r2,4128
   113c8:	e0fffdc3 	ldbu	r3,-9(fp)
   113cc:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   113d0:	01007d04 	movi	r4,500
   113d4:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   113d8:	00840c04 	movi	r2,4144
   113dc:	00c00044 	movi	r3,1
   113e0:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   113e4:	01007d04 	movi	r4,500
   113e8:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   113ec:	00840c04 	movi	r2,4144
   113f0:	10000015 	stw	zero,0(r2)

	// Slave ACK
	TMP513_DATA_IN;
   113f4:	00840804 	movi	r2,4128
   113f8:	10000115 	stw	zero,4(r2)
	Delay(TMP513_DELAY);
   113fc:	01007d04 	movi	r4,500
   11400:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   11404:	00840c04 	movi	r2,4144
   11408:	00c00044 	movi	r3,1
   1140c:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11410:	01007d04 	movi	r4,500
   11414:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   11418:	00840c04 	movi	r2,4144
   1141c:	10000015 	stw	zero,0(r2)

	// Read reg's high byte
	readdata = 0;
   11420:	e03ffd0d 	sth	zero,-12(fp)
	for(j = 0; j < 8; j++){
   11424:	e03ffe15 	stw	zero,-8(fp)
   11428:	00001606 	br	11484 <Tmp513_Reg_Read+0x360>
		Delay(TMP513_DELAY);
   1142c:	01007d04 	movi	r4,500
   11430:	0010d180 	call	10d18 <Delay>
		readdata = 	readdata << 1;
   11434:	e0bffd0b 	ldhu	r2,-12(fp)
   11438:	1085883a 	add	r2,r2,r2
   1143c:	e0bffd0d 	sth	r2,-12(fp)
		readdata = ((TMP513_SDA->DATA) & 0x00000001) | readdata;
   11440:	00840804 	movi	r2,4128
   11444:	10800017 	ldw	r2,0(r2)
   11448:	1080004c 	andi	r2,r2,1
   1144c:	1007883a 	mov	r3,r2
   11450:	e0bffd0b 	ldhu	r2,-12(fp)
   11454:	10c4b03a 	or	r2,r2,r3
   11458:	e0bffd0d 	sth	r2,-12(fp)
		(TMP513_SCL->DATA) = 1;
   1145c:	00840c04 	movi	r2,4144
   11460:	00c00044 	movi	r3,1
   11464:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   11468:	01007d04 	movi	r4,500
   1146c:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   11470:	00840c04 	movi	r2,4144
   11474:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 8; j++){
   11478:	e0bffe17 	ldw	r2,-8(fp)
   1147c:	10800044 	addi	r2,r2,1
   11480:	e0bffe15 	stw	r2,-8(fp)
   11484:	e0bffe17 	ldw	r2,-8(fp)
   11488:	10800230 	cmpltui	r2,r2,8
   1148c:	103fe71e 	bne	r2,zero,1142c <Tmp513_Reg_Read+0x308>
	}

	// Master ACK
	Delay(TMP513_DELAY);
   11490:	01007d04 	movi	r4,500
   11494:	0010d180 	call	10d18 <Delay>
	TMP513_DATA_OUT;
   11498:	00840804 	movi	r2,4128
   1149c:	00c00044 	movi	r3,1
   114a0:	10c00115 	stw	r3,4(r2)
	(TMP513_SDA->DATA) = 0;
   114a4:	00840804 	movi	r2,4128
   114a8:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   114ac:	01007d04 	movi	r4,500
   114b0:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   114b4:	00840c04 	movi	r2,4144
   114b8:	00c00044 	movi	r3,1
   114bc:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   114c0:	01007d04 	movi	r4,500
   114c4:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   114c8:	00840c04 	movi	r2,4144
   114cc:	10000015 	stw	zero,0(r2)
	TMP513_DATA_IN;
   114d0:	00840804 	movi	r2,4128
   114d4:	10000115 	stw	zero,4(r2)

	// Read reg's low byte
	for(j = 0; j < 8; j++){
   114d8:	e03ffe15 	stw	zero,-8(fp)
   114dc:	00001606 	br	11538 <Tmp513_Reg_Read+0x414>
		Delay(TMP513_DELAY);
   114e0:	01007d04 	movi	r4,500
   114e4:	0010d180 	call	10d18 <Delay>
		readdata = 	readdata << 1;
   114e8:	e0bffd0b 	ldhu	r2,-12(fp)
   114ec:	1085883a 	add	r2,r2,r2
   114f0:	e0bffd0d 	sth	r2,-12(fp)
		readdata = ((TMP513_SDA->DATA) & 0x00000001) | readdata;
   114f4:	00840804 	movi	r2,4128
   114f8:	10800017 	ldw	r2,0(r2)
   114fc:	1080004c 	andi	r2,r2,1
   11500:	1007883a 	mov	r3,r2
   11504:	e0bffd0b 	ldhu	r2,-12(fp)
   11508:	10c4b03a 	or	r2,r2,r3
   1150c:	e0bffd0d 	sth	r2,-12(fp)
		(TMP513_SCL->DATA) = 1;
   11510:	00840c04 	movi	r2,4144
   11514:	00c00044 	movi	r3,1
   11518:	10c00015 	stw	r3,0(r2)
		Delay(TMP513_DELAY);
   1151c:	01007d04 	movi	r4,500
   11520:	0010d180 	call	10d18 <Delay>
		(TMP513_SCL->DATA) = 0;
   11524:	00840c04 	movi	r2,4144
   11528:	10000015 	stw	zero,0(r2)
	for(j = 0; j < 8; j++){
   1152c:	e0bffe17 	ldw	r2,-8(fp)
   11530:	10800044 	addi	r2,r2,1
   11534:	e0bffe15 	stw	r2,-8(fp)
   11538:	e0bffe17 	ldw	r2,-8(fp)
   1153c:	10800230 	cmpltui	r2,r2,8
   11540:	103fe71e 	bne	r2,zero,114e0 <Tmp513_Reg_Read+0x3bc>
	}

	// Master NO ACK
	Delay(TMP513_DELAY);
   11544:	01007d04 	movi	r4,500
   11548:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   1154c:	00840c04 	movi	r2,4144
   11550:	00c00044 	movi	r3,1
   11554:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11558:	01007d04 	movi	r4,500
   1155c:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 0;
   11560:	00840c04 	movi	r2,4144
   11564:	10000015 	stw	zero,0(r2)

	// Stop
	TMP513_DATA_OUT;
   11568:	00840804 	movi	r2,4128
   1156c:	00c00044 	movi	r3,1
   11570:	10c00115 	stw	r3,4(r2)
	(TMP513_SDA->DATA) = 0;
   11574:	00840804 	movi	r2,4128
   11578:	10000015 	stw	zero,0(r2)
	Delay(TMP513_DELAY);
   1157c:	01007d04 	movi	r4,500
   11580:	0010d180 	call	10d18 <Delay>
	(TMP513_SCL->DATA) = 1;
   11584:	00840c04 	movi	r2,4144
   11588:	00c00044 	movi	r3,1
   1158c:	10c00015 	stw	r3,0(r2)
	Delay(TMP513_DELAY);
   11590:	01007d04 	movi	r4,500
   11594:	0010d180 	call	10d18 <Delay>
	(TMP513_SDA->DATA) = 1;
   11598:	00840804 	movi	r2,4128
   1159c:	00c00044 	movi	r3,1
   115a0:	10c00015 	stw	r3,0(r2)

	TMP513_DATA_IN;
   115a4:	00840804 	movi	r2,4128
   115a8:	10000115 	stw	zero,4(r2)
	return readdata;
   115ac:	e0bffd0b 	ldhu	r2,-12(fp)
}
   115b0:	e037883a 	mov	sp,fp
   115b4:	dfc00117 	ldw	ra,4(sp)
   115b8:	df000017 	ldw	fp,0(sp)
   115bc:	dec00204 	addi	sp,sp,8
   115c0:	f800283a 	ret

000115c4 <Read_Tmp513_Information>:
 *         Name:  Read_Tmp513_Information
 *  Description:  read tmp513's information
 * =====================================================================================
 */
void Read_Tmp513_Information(void)
{
   115c4:	defffe04 	addi	sp,sp,-8
   115c8:	dfc00115 	stw	ra,4(sp)
   115cc:	df000015 	stw	fp,0(sp)
   115d0:	d839883a 	mov	fp,sp
	printf("$-----------------------------------------------------$\n");
   115d4:	01000074 	movhi	r4,1
   115d8:	2113fe04 	addi	r4,r4,20472
   115dc:	0012fdc0 	call	12fdc <puts>
	printf("$ TMP513's Information\n\r");
   115e0:	01000074 	movhi	r4,1
   115e4:	21140c04 	addi	r4,r4,20528
   115e8:	0012f100 	call	12f10 <printf>
	printf("$-----------------------------------------------------$\n");
   115ec:	01000074 	movhi	r4,1
   115f0:	2113fe04 	addi	r4,r4,20472
   115f4:	0012fdc0 	call	12fdc <puts>
	printf("$ manufacturer ID    : %x\n\r", Tmp513_Reg_Read(MANUFACTURE_REG));
   115f8:	01000784 	movi	r4,30
   115fc:	00111240 	call	11124 <Tmp513_Reg_Read>
   11600:	10bfffcc 	andi	r2,r2,65535
   11604:	100b883a 	mov	r5,r2
   11608:	01000074 	movhi	r4,1
   1160c:	21141304 	addi	r4,r4,20556
   11610:	0012f100 	call	12f10 <printf>
	printf("$ Die ID             : %x\n\r", Tmp513_Reg_Read(DEVICE_ID_REG));
   11614:	010007c4 	movi	r4,31
   11618:	00111240 	call	11124 <Tmp513_Reg_Read>
   1161c:	10bfffcc 	andi	r2,r2,65535
   11620:	100b883a 	mov	r5,r2
   11624:	01000074 	movhi	r4,1
   11628:	21141a04 	addi	r4,r4,20584
   1162c:	0012f100 	call	12f10 <printf>
	printf("$ Cfg1 Reg           : %x\n\r", Tmp513_Reg_Read(CONFIG1_REG));
   11630:	0009883a 	mov	r4,zero
   11634:	00111240 	call	11124 <Tmp513_Reg_Read>
   11638:	10bfffcc 	andi	r2,r2,65535
   1163c:	100b883a 	mov	r5,r2
   11640:	01000074 	movhi	r4,1
   11644:	21142104 	addi	r4,r4,20612
   11648:	0012f100 	call	12f10 <printf>
	printf("$ Cfg2 Reg           : %x\n\r", Tmp513_Reg_Read(CONFIG2_REG));
   1164c:	01000044 	movi	r4,1
   11650:	00111240 	call	11124 <Tmp513_Reg_Read>
   11654:	10bfffcc 	andi	r2,r2,65535
   11658:	100b883a 	mov	r5,r2
   1165c:	01000074 	movhi	r4,1
   11660:	21142804 	addi	r4,r4,20640
   11664:	0012f100 	call	12f10 <printf>
	printf("$ Status Reg         : %x\n\r", Tmp513_Reg_Read(STATUS_REG));
   11668:	01000084 	movi	r4,2
   1166c:	00111240 	call	11124 <Tmp513_Reg_Read>
   11670:	10bfffcc 	andi	r2,r2,65535
   11674:	100b883a 	mov	r5,r2
   11678:	01000074 	movhi	r4,1
   1167c:	21142f04 	addi	r4,r4,20668
   11680:	0012f100 	call	12f10 <printf>
	printf("$ Remote1 temp Reg   : %x\n\r", Tmp513_Reg_Read(REMOTE_TEMP1_REG));
   11684:	01000244 	movi	r4,9
   11688:	00111240 	call	11124 <Tmp513_Reg_Read>
   1168c:	10bfffcc 	andi	r2,r2,65535
   11690:	100b883a 	mov	r5,r2
   11694:	01000074 	movhi	r4,1
   11698:	21143604 	addi	r4,r4,20696
   1169c:	0012f100 	call	12f10 <printf>
	printf("$ Remote2 temp Reg   : %x\n\r", Tmp513_Reg_Read(REMOTE_TEMP2_REG));
   116a0:	01000284 	movi	r4,10
   116a4:	00111240 	call	11124 <Tmp513_Reg_Read>
   116a8:	10bfffcc 	andi	r2,r2,65535
   116ac:	100b883a 	mov	r5,r2
   116b0:	01000074 	movhi	r4,1
   116b4:	21143d04 	addi	r4,r4,20724
   116b8:	0012f100 	call	12f10 <printf>
	printf("$ Remote3 temp Reg   : %x\n\r", Tmp513_Reg_Read(REMOTE_TEMP3_REG));
   116bc:	010002c4 	movi	r4,11
   116c0:	00111240 	call	11124 <Tmp513_Reg_Read>
   116c4:	10bfffcc 	andi	r2,r2,65535
   116c8:	100b883a 	mov	r5,r2
   116cc:	01000074 	movhi	r4,1
   116d0:	21144404 	addi	r4,r4,20752
   116d4:	0012f100 	call	12f10 <printf>
	printf("$ Local temp Reg     : %x\n\r", Tmp513_Reg_Read(LOCAL_TEMP_REG));
   116d8:	01000204 	movi	r4,8
   116dc:	00111240 	call	11124 <Tmp513_Reg_Read>
   116e0:	10bfffcc 	andi	r2,r2,65535
   116e4:	100b883a 	mov	r5,r2
   116e8:	01000074 	movhi	r4,1
   116ec:	21144b04 	addi	r4,r4,20780
   116f0:	0012f100 	call	12f10 <printf>
	printf("$-----------------------------------------------------$\n\n");
   116f4:	01000074 	movhi	r4,1
   116f8:	21145204 	addi	r4,r4,20808
   116fc:	0012fdc0 	call	12fdc <puts>
}
   11700:	0001883a 	nop
   11704:	e037883a 	mov	sp,fp
   11708:	dfc00117 	ldw	ra,4(sp)
   1170c:	df000017 	ldw	fp,0(sp)
   11710:	dec00204 	addi	sp,sp,8
   11714:	f800283a 	ret

00011718 <Timer_ISR_Interrupt>:
int calc_used_wr_ddr_rdy = 0;
int calc_unused_ddr_rdy = 0;
int calc_used_unit = 0;
int calc_total_unit = 0;

void Timer_ISR_Interrupt(void) {
   11718:	defffe04 	addi	sp,sp,-8
   1171c:	dfc00115 	stw	ra,4(sp)
   11720:	df000015 	stw	fp,0(sp)
   11724:	d839883a 	mov	fp,sp
	rd_fps = IORD_ALTERA_AVALON_PIO_DATA(CALC_FPS_BASE);
   11728:	00842437 	ldwio	r2,4240(zero)
   1172c:	d0a0cb15 	stw	r2,-31956(gp)
	calc_fps = (rd_fps - calc_fps_last) / 10;
   11730:	d0e0cb17 	ldw	r3,-31956(gp)
   11734:	d0a0ca17 	ldw	r2,-31960(gp)
   11738:	1885c83a 	sub	r2,r3,r2
   1173c:	01400284 	movi	r5,10
   11740:	1009883a 	mov	r4,r2
   11744:	0011cdc0 	call	11cdc <__divsi3>
   11748:	d0a0cc15 	stw	r2,-31952(gp)
	calc_fps_last = rd_fps;
   1174c:	d0a0cb17 	ldw	r2,-31956(gp)
   11750:	d0a0ca15 	stw	r2,-31960(gp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
   11754:	0005883a 	mov	r2,zero
   11758:	00840035 	stwio	r2,4096(zero)
	if (show_msg == 0) {show_msg = 1;}
   1175c:	d0a0c643 	ldbu	r2,-31975(gp)
   11760:	10803fcc 	andi	r2,r2,255
   11764:	1000021e 	bne	r2,zero,11770 <Timer_ISR_Interrupt+0x58>
   11768:	00800044 	movi	r2,1
   1176c:	d0a0c645 	stb	r2,-31975(gp)
}
   11770:	0001883a 	nop
   11774:	e037883a 	mov	sp,fp
   11778:	dfc00117 	ldw	ra,4(sp)
   1177c:	df000017 	ldw	fp,0(sp)
   11780:	dec00204 	addi	sp,sp,8
   11784:	f800283a 	ret

00011788 <Timer_initial>:

void Timer_initial(void){
   11788:	defffd04 	addi	sp,sp,-12
   1178c:	dfc00215 	stw	ra,8(sp)
   11790:	df000115 	stw	fp,4(sp)
   11794:	df000104 	addi	fp,sp,4
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_BASE, 0x3B9A); //3B9A
   11798:	008ee684 	movi	r2,15258
   1179c:	00840335 	stwio	r2,4108(zero)
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_BASE, 0xC9FF); //C9FF
   117a0:	00b27fd4 	movui	r2,51711
   117a4:	00840235 	stwio	r2,4104(zero)

	//CONTROL 
	IOWR_ALTERA_AVALON_TIMER_CONTROL(
   117a8:	008001c4 	movi	r2,7
   117ac:	00840135 	stwio	r2,4100(zero)
			TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_ITO_MSK     //
					  | ALTERA_AVALON_TIMER_CONTROL_CONT_MSK    //
					  | ALTERA_AVALON_TIMER_CONTROL_START_MSK); //

	alt_ic_isr_register(
   117b0:	d8000015 	stw	zero,0(sp)
   117b4:	000f883a 	mov	r7,zero
   117b8:	01800074 	movhi	r6,1
   117bc:	3185c604 	addi	r6,r6,5912
   117c0:	01400044 	movi	r5,1
   117c4:	0009883a 	mov	r4,zero
   117c8:	001367c0 	call	1367c <alt_ic_isr_register>
			TIMER_IRQ_INTERRUPT_CONTROLLER_ID, //ID
			TIMER_IRQ,                         //
			Timer_ISR_Interrupt,               //
			0,                       		   //
			0);
}
   117cc:	0001883a 	nop
   117d0:	e037883a 	mov	sp,fp
   117d4:	dfc00117 	ldw	ra,4(sp)
   117d8:	df000017 	ldw	fp,0(sp)
   117dc:	dec00204 	addi	sp,sp,8
   117e0:	f800283a 	ret

000117e4 <Read_data>:


void Read_data(void)
{
   117e4:	defc1404 	addi	sp,sp,-4016
   117e8:	dfc3eb15 	stw	ra,4012(sp)
   117ec:	df03ea15 	stw	fp,4008(sp)
   117f0:	df03ea04 	addi	fp,sp,4008
	unsigned rd_res[1001];
	calc_unused_ddr_rdy = IORD_ALTERA_AVALON_PIO_DATA(UNUSED_DDRVLD_BASE);
   117f4:	00841c37 	ldwio	r2,4208(zero)
   117f8:	d0a0cf15 	stw	r2,-31940(gp)
	calc_used_wr_ddr_rdy = IORD_ALTERA_AVALON_PIO_DATA(WR_DDRVLD_BASE);
   117fc:	00841037 	ldwio	r2,4160(zero)
   11800:	d0a0ce15 	stw	r2,-31944(gp)
	calc_used_ddr_rdy = IORD_ALTERA_AVALON_PIO_DATA(USED_DDRVLD_BASE);
   11804:	00842037 	ldwio	r2,4224(zero)
   11808:	d0a0cd15 	stw	r2,-31948(gp)
	calc_total_unit = IORD_ALTERA_AVALON_PIO_DATA(CALC_UNIT_TOTAL_BASE);
   1180c:	00841437 	ldwio	r2,4176(zero)
   11810:	d0a0d115 	stw	r2,-31932(gp)
	calc_used_unit = IORD_ALTERA_AVALON_PIO_DATA(CALC_UNIT_USED_BASE);
   11814:	00841837 	ldwio	r2,4192(zero)
   11818:	d0a0d015 	stw	r2,-31936(gp)
	for (int i = 0; i < 1001; i++) {
   1181c:	e03fff15 	stw	zero,-4(fp)
   11820:	00000b06 	br	11850 <Read_data+0x6c>
		IOWR_ALTERA_AVALON_PIO_DATA(DATA_ADDR_BASE, i);
   11824:	e0bfff17 	ldw	r2,-4(fp)
   11828:	00842835 	stwio	r2,4256(zero)
		rd_res[i] = IORD_ALTERA_AVALON_PIO_DATA(CALC_DATA_BASE);
   1182c:	00843037 	ldwio	r2,4288(zero)
   11830:	1007883a 	mov	r3,r2
   11834:	e0bfff17 	ldw	r2,-4(fp)
   11838:	100490ba 	slli	r2,r2,2
   1183c:	e085883a 	add	r2,fp,r2
   11840:	10fc1615 	stw	r3,-4008(r2)
	for (int i = 0; i < 1001; i++) {
   11844:	e0bfff17 	ldw	r2,-4(fp)
   11848:	10800044 	addi	r2,r2,1
   1184c:	e0bfff15 	stw	r2,-4(fp)
   11850:	e0bfff17 	ldw	r2,-4(fp)
   11854:	1080fa50 	cmplti	r2,r2,1001
   11858:	103ff21e 	bne	r2,zero,11824 <Read_data+0x40>
	}
	memcpy(&rd_res_f, &rd_res, 4004);
   1185c:	00800074 	movhi	r2,1
   11860:	1096a304 	addi	r2,r2,23180
   11864:	e0fc1604 	addi	r3,fp,-4008
   11868:	0103e904 	movi	r4,4004
   1186c:	200d883a 	mov	r6,r4
   11870:	180b883a 	mov	r5,r3
   11874:	1009883a 	mov	r4,r2
   11878:	0012eac0 	call	12eac <memcpy>
//	printf("287: %d\n", (int)(rd_res_f[283]*1000));
	IOWR_ALTERA_AVALON_PIO_DATA(DATA_ADDR_BASE, 0); //
   1187c:	0005883a 	mov	r2,zero
   11880:	00842835 	stwio	r2,4256(zero)
}
   11884:	0001883a 	nop
   11888:	e037883a 	mov	sp,fp
   1188c:	dfc00117 	ldw	ra,4(sp)
   11890:	df000017 	ldw	fp,0(sp)
   11894:	dec00204 	addi	sp,sp,8
   11898:	f800283a 	ret

0001189c <softmax>:

void softmax(void) {
   1189c:	defffd04 	addi	sp,sp,-12
   118a0:	dfc00215 	stw	ra,8(sp)
   118a4:	df000115 	stw	fp,4(sp)
   118a8:	df000104 	addi	fp,sp,4
//		rd_res_num += exp_res;
//	}
//	for (int i = 0; i < 1001; i++) {
//		rd_res_f[i] = rd_res_f[i]/rd_res_num;
//	}
	for (int i = 0; i < 1001; i++) {
   118ac:	e03fff15 	stw	zero,-4(fp)
   118b0:	00001206 	br	118fc <softmax+0x60>
		if (rd_res_f[i] > rd_res_f[infer_res]) {
   118b4:	e0bfff17 	ldw	r2,-4(fp)
   118b8:	100690ba 	slli	r3,r2,2
   118bc:	00800074 	movhi	r2,1
   118c0:	1885883a 	add	r2,r3,r2
   118c4:	1116a317 	ldw	r4,23180(r2)
   118c8:	d0a0c817 	ldw	r2,-31968(gp)
   118cc:	100690ba 	slli	r3,r2,2
   118d0:	00800074 	movhi	r2,1
   118d4:	1885883a 	add	r2,r3,r2
   118d8:	1096a317 	ldw	r2,23180(r2)
   118dc:	100b883a 	mov	r5,r2
   118e0:	00128100 	call	12810 <__gesf2>
   118e4:	0080020e 	bge	zero,r2,118f0 <softmax+0x54>
			infer_res = i;
   118e8:	e0bfff17 	ldw	r2,-4(fp)
   118ec:	d0a0c815 	stw	r2,-31968(gp)
	for (int i = 0; i < 1001; i++) {
   118f0:	e0bfff17 	ldw	r2,-4(fp)
   118f4:	10800044 	addi	r2,r2,1
   118f8:	e0bfff15 	stw	r2,-4(fp)
   118fc:	e0bfff17 	ldw	r2,-4(fp)
   11900:	1080fa50 	cmplti	r2,r2,1001
   11904:	103feb1e 	bne	r2,zero,118b4 <softmax+0x18>
//	int a;
//	memcpy(&a, &rd_res_f[286], 4);
//	printf("286: %d\n", a);
//	printf("288: %d\n", (int)(rd_res_f[288]*1000));
//	printf("res: %d\n",infer_res);
}
   11908:	0001883a 	nop
   1190c:	e037883a 	mov	sp,fp
   11910:	dfc00117 	ldw	ra,4(sp)
   11914:	df000017 	ldw	fp,0(sp)
   11918:	dec00204 	addi	sp,sp,8
   1191c:	f800283a 	ret

00011920 <get_ddr_utilization>:

int get_ddr_utilization(){
   11920:	defffc04 	addi	sp,sp,-16
   11924:	dfc00315 	stw	ra,12(sp)
   11928:	df000215 	stw	fp,8(sp)
   1192c:	df000204 	addi	fp,sp,8
	float used = (float)calc_used_ddr_rdy;
   11930:	d0a0cd17 	ldw	r2,-31948(gp)
   11934:	1009883a 	mov	r4,r2
   11938:	0012d2c0 	call	12d2c <__floatsisf>
   1193c:	1007883a 	mov	r3,r2
   11940:	e0ffff15 	stw	r3,-4(fp)
	float unused = (float)calc_unused_ddr_rdy;
   11944:	d0a0cf17 	ldw	r2,-31940(gp)
   11948:	1009883a 	mov	r4,r2
   1194c:	0012d2c0 	call	12d2c <__floatsisf>
   11950:	1007883a 	mov	r3,r2
   11954:	e0fffe15 	stw	r3,-8(fp)
	used = used / (used + unused);
   11958:	e17ffe17 	ldw	r5,-8(fp)
   1195c:	e13fff17 	ldw	r4,-4(fp)
   11960:	0011e980 	call	11e98 <__addsf3>
   11964:	1007883a 	mov	r3,r2
   11968:	1805883a 	mov	r2,r3
   1196c:	100b883a 	mov	r5,r2
   11970:	e13fff17 	ldw	r4,-4(fp)
   11974:	00123e80 	call	123e8 <__divsf3>
   11978:	1007883a 	mov	r3,r2
   1197c:	e0ffff15 	stw	r3,-4(fp)
	used *= 1000;
   11980:	01511eb4 	movhi	r5,17530
   11984:	e13fff17 	ldw	r4,-4(fp)
   11988:	00128d00 	call	128d0 <__mulsf3>
   1198c:	1007883a 	mov	r3,r2
   11990:	e0ffff15 	stw	r3,-4(fp)
	return (int)used;
   11994:	e13fff17 	ldw	r4,-4(fp)
   11998:	0012cbc0 	call	12cbc <__fixsfsi>
}
   1199c:	e037883a 	mov	sp,fp
   119a0:	dfc00117 	ldw	ra,4(sp)
   119a4:	df000017 	ldw	fp,0(sp)
   119a8:	dec00204 	addi	sp,sp,8
   119ac:	f800283a 	ret

000119b0 <get_unit_utilization>:

int get_unit_utilization(){
   119b0:	defffc04 	addi	sp,sp,-16
   119b4:	dfc00315 	stw	ra,12(sp)
   119b8:	df000215 	stw	fp,8(sp)
   119bc:	df000204 	addi	fp,sp,8
	float used = (float)calc_used_unit;
   119c0:	d0a0d017 	ldw	r2,-31936(gp)
   119c4:	1009883a 	mov	r4,r2
   119c8:	0012d2c0 	call	12d2c <__floatsisf>
   119cc:	1007883a 	mov	r3,r2
   119d0:	e0ffff15 	stw	r3,-4(fp)
	float total = (float)calc_total_unit;
   119d4:	d0a0d117 	ldw	r2,-31932(gp)
   119d8:	1009883a 	mov	r4,r2
   119dc:	0012d2c0 	call	12d2c <__floatsisf>
   119e0:	1007883a 	mov	r3,r2
   119e4:	e0fffe15 	stw	r3,-8(fp)
	used = used/total*1000;
   119e8:	e17ffe17 	ldw	r5,-8(fp)
   119ec:	e13fff17 	ldw	r4,-4(fp)
   119f0:	00123e80 	call	123e8 <__divsf3>
   119f4:	1007883a 	mov	r3,r2
   119f8:	1805883a 	mov	r2,r3
   119fc:	01511eb4 	movhi	r5,17530
   11a00:	1009883a 	mov	r4,r2
   11a04:	00128d00 	call	128d0 <__mulsf3>
   11a08:	1007883a 	mov	r3,r2
   11a0c:	e0ffff15 	stw	r3,-4(fp)
	return (int)used;
   11a10:	e13fff17 	ldw	r4,-4(fp)
   11a14:	0012cbc0 	call	12cbc <__fixsfsi>
}
   11a18:	e037883a 	mov	sp,fp
   11a1c:	dfc00117 	ldw	ra,4(sp)
   11a20:	df000017 	ldw	fp,0(sp)
   11a24:	dec00204 	addi	sp,sp,8
   11a28:	f800283a 	ret

00011a2c <IRQ_calc_finish_Interrupts>:

void IRQ_calc_finish_Interrupts()
{
   11a2c:	deffff04 	addi	sp,sp,-4
   11a30:	df000015 	stw	fp,0(sp)
   11a34:	d839883a 	mov	fp,sp
	if (rd_res_finish == 1) {
   11a38:	d0a00003 	ldbu	r2,-32768(gp)
   11a3c:	10803fcc 	andi	r2,r2,255
   11a40:	10800058 	cmpnei	r2,r2,1
   11a44:	1000031e 	bne	r2,zero,11a54 <IRQ_calc_finish_Interrupts+0x28>
		rd_res_finish = 0;
   11a48:	d0200005 	stb	zero,-32768(gp)
		rd_res_start = 1;
   11a4c:	00800044 	movi	r2,1
   11a50:	d0a0c605 	stb	r2,-31976(gp)
	}
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(CALC_FINISH_BASE, 1);
   11a54:	00800044 	movi	r2,1
   11a58:	00842f35 	stwio	r2,4284(zero)
}
   11a5c:	0001883a 	nop
   11a60:	e037883a 	mov	sp,fp
   11a64:	df000017 	ldw	fp,0(sp)
   11a68:	dec00104 	addi	sp,sp,4
   11a6c:	f800283a 	ret

00011a70 <IRQ_init>:

void IRQ_init()
{
   11a70:	defffd04 	addi	sp,sp,-12
   11a74:	dfc00215 	stw	ra,8(sp)
   11a78:	df000115 	stw	fp,4(sp)
   11a7c:	df000104 	addi	fp,sp,4
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(CALC_FINISH_BASE, 0x01);
   11a80:	00800044 	movi	r2,1
   11a84:	00842e35 	stwio	r2,4280(zero)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(CALC_FINISH_BASE, 1);
   11a88:	00800044 	movi	r2,1
   11a8c:	00842f35 	stwio	r2,4284(zero)
	alt_ic_isr_register(
   11a90:	d8000015 	stw	zero,0(sp)
   11a94:	000f883a 	mov	r7,zero
   11a98:	01800074 	movhi	r6,1
   11a9c:	31868b04 	addi	r6,r6,6700
   11aa0:	01400084 	movi	r5,2
   11aa4:	0009883a 	mov	r4,zero
   11aa8:	001367c0 	call	1367c <alt_ic_isr_register>
		CALC_FINISH_IRQ_INTERRUPT_CONTROLLER_ID,  // system.h 
		CALC_FINISH_IRQ                        ,  // system.h 
		IRQ_calc_finish_Interrupts             	,  // 
		0x0                             ,  // 
		0x0);
}
   11aac:	0001883a 	nop
   11ab0:	e037883a 	mov	sp,fp
   11ab4:	dfc00117 	ldw	ra,4(sp)
   11ab8:	df000017 	ldw	fp,0(sp)
   11abc:	dec00204 	addi	sp,sp,8
   11ac0:	f800283a 	ret

00011ac4 <main>:

int main()
{
   11ac4:	defff604 	addi	sp,sp,-40
   11ac8:	dfc00915 	stw	ra,36(sp)
   11acc:	df000815 	stw	fp,32(sp)
   11ad0:	df000804 	addi	fp,sp,32
	unsigned int i = 0;
   11ad4:	e03fff15 	stw	zero,-4(fp)
	unsigned int core_power = 0;
   11ad8:	e03ffa15 	stw	zero,-24(fp)
	unsigned int ddr_power = 0;
   11adc:	e03ff915 	stw	zero,-28(fp)
	unsigned int board_power = 0;
   11ae0:	e03ff815 	stw	zero,-32(fp)
	unsigned int core_temperature = 0;
   11ae4:	e03ffe15 	stw	zero,-8(fp)

	//CPU_LED_G_ON;
	//CPU_LED_R_ON;

    // Read chip's information
	Read_Ina3221_Information();
   11ae8:	0010ac80 	call	10ac8 <Read_Ina3221_Information>
	Read_Tmp513_Information();
   11aec:	00115c40 	call	115c4 <Read_Tmp513_Information>

    printf("Hello from Nios II!\n");
   11af0:	01000074 	movhi	r4,1
   11af4:	21146104 	addi	r4,r4,20868
   11af8:	0012fdc0 	call	12fdc <puts>
    Timer_initial();
   11afc:	00117880 	call	11788 <Timer_initial>
    IRQ_init();
   11b00:	0011a700 	call	11a70 <IRQ_init>
    int cnt = 0;
   11b04:	e03ffd15 	stw	zero,-12(fp)
    while(1) {
    	if (rd_res_start == 1) {
   11b08:	d0a0c603 	ldbu	r2,-31976(gp)
   11b0c:	10803fcc 	andi	r2,r2,255
   11b10:	10800058 	cmpnei	r2,r2,1
   11b14:	10000d1e 	bne	r2,zero,11b4c <main+0x88>
			Read_data();
   11b18:	00117e40 	call	117e4 <Read_data>
			rd_res_num = 0.0;
   11b1c:	d020c715 	stw	zero,-31972(gp)
			infer_res = 0;
   11b20:	d020c815 	stw	zero,-31968(gp)
			softmax();
   11b24:	001189c0 	call	1189c <softmax>
			res = infer_res;
   11b28:	d0a0c817 	ldw	r2,-31968(gp)
   11b2c:	d0a0c915 	stw	r2,-31964(gp)
			cnt = 0;
   11b30:	e03ffd15 	stw	zero,-12(fp)
    		if (cnt == 20) {
//    			printf("used ddr: %d, unused ddr: %d\n",calc_used_ddr_rdy, calc_unused_ddr_rdy);
//    			printf("wr ddr: %d\n", calc_used_wr_ddr_rdy);
    		}
     		cnt = cnt + 1;
   11b34:	e0bffd17 	ldw	r2,-12(fp)
   11b38:	10800044 	addi	r2,r2,1
   11b3c:	e0bffd15 	stw	r2,-12(fp)
     		rd_res_finish = 1;
   11b40:	00800044 	movi	r2,1
   11b44:	d0a00005 	stb	r2,-32768(gp)
     		rd_res_start = 0;
   11b48:	d020c605 	stb	zero,-31976(gp)
    	}
    	if (show_msg == 1) {
   11b4c:	d0a0c643 	ldbu	r2,-31975(gp)
   11b50:	10803fcc 	andi	r2,r2,255
   11b54:	10800058 	cmpnei	r2,r2,1
   11b58:	103feb1e 	bne	r2,zero,11b08 <main+0x44>
    		printf("#---result---#\n");
   11b5c:	01000074 	movhi	r4,1
   11b60:	21146604 	addi	r4,r4,20888
   11b64:	0012fdc0 	call	12fdc <puts>
    		printf("rd_fps: %d, calc_fps_last: %d\n", rd_fps, calc_fps_last);
   11b68:	d0a0cb17 	ldw	r2,-31956(gp)
   11b6c:	d0e0ca17 	ldw	r3,-31960(gp)
   11b70:	180d883a 	mov	r6,r3
   11b74:	100b883a 	mov	r5,r2
   11b78:	01000074 	movhi	r4,1
   11b7c:	21146a04 	addi	r4,r4,20904
   11b80:	0012f100 	call	12f10 <printf>
    		printf("calc fps = %d\n", calc_fps);
   11b84:	d0a0cc17 	ldw	r2,-31952(gp)
   11b88:	100b883a 	mov	r5,r2
   11b8c:	01000074 	movhi	r4,1
   11b90:	21147204 	addi	r4,r4,20936
   11b94:	0012f100 	call	12f10 <printf>
    		printf("Infer result is: %d\n", res);
   11b98:	d0a0c917 	ldw	r2,-31964(gp)
   11b9c:	100b883a 	mov	r5,r2
   11ba0:	01000074 	movhi	r4,1
   11ba4:	21147604 	addi	r4,r4,20952
   11ba8:	0012f100 	call	12f10 <printf>
    		int ddr_utilization = get_ddr_utilization();
   11bac:	00119200 	call	11920 <get_ddr_utilization>
   11bb0:	e0bffc15 	stw	r2,-16(fp)
    		int unit_utilization = get_unit_utilization();
   11bb4:	00119b00 	call	119b0 <get_unit_utilization>
   11bb8:	e0bffb15 	stw	r2,-20(fp)
    		printf("used ddr: %d, unused ddr: %d\n",calc_used_ddr_rdy, calc_unused_ddr_rdy);
   11bbc:	d0a0cd17 	ldw	r2,-31948(gp)
   11bc0:	d0e0cf17 	ldw	r3,-31940(gp)
   11bc4:	180d883a 	mov	r6,r3
   11bc8:	100b883a 	mov	r5,r2
   11bcc:	01000074 	movhi	r4,1
   11bd0:	21147c04 	addi	r4,r4,20976
   11bd4:	0012f100 	call	12f10 <printf>
    		printf("ddr utilization: 0.%d\n", ddr_utilization);
   11bd8:	e17ffc17 	ldw	r5,-16(fp)
   11bdc:	01000074 	movhi	r4,1
   11be0:	21148404 	addi	r4,r4,21008
   11be4:	0012f100 	call	12f10 <printf>
    		printf("unit total: %d\n", calc_total_unit);
   11be8:	d0a0d117 	ldw	r2,-31932(gp)
   11bec:	100b883a 	mov	r5,r2
   11bf0:	01000074 	movhi	r4,1
   11bf4:	21148a04 	addi	r4,r4,21032
   11bf8:	0012f100 	call	12f10 <printf>
    		printf("unit_utilization: 0.%d\n\n", unit_utilization);
   11bfc:	e17ffb17 	ldw	r5,-20(fp)
   11c00:	01000074 	movhi	r4,1
   11c04:	21148e04 	addi	r4,r4,21048
   11c08:	0012f100 	call	12f10 <printf>

    		// power
    		Power_Monitor(&board_power, &ddr_power, &core_power);
   11c0c:	e13ffa04 	addi	r4,fp,-24
   11c10:	e0fff904 	addi	r3,fp,-28
   11c14:	e0bff804 	addi	r2,fp,-32
   11c18:	200d883a 	mov	r6,r4
   11c1c:	180b883a 	mov	r5,r3
   11c20:	1009883a 	mov	r4,r2
   11c24:	0010c1c0 	call	10c1c <Power_Monitor>
    		core_temperature = Tmp513_Reg_Read(REMOTE_TEMP1_REG);
   11c28:	01000244 	movi	r4,9
   11c2c:	00111240 	call	11124 <Tmp513_Reg_Read>
   11c30:	10bfffcc 	andi	r2,r2,65535
   11c34:	e0bffe15 	stw	r2,-8(fp)
    		core_temperature = core_temperature/128;
   11c38:	e0bffe17 	ldw	r2,-8(fp)
   11c3c:	1004d1fa 	srli	r2,r2,7
   11c40:	e0bffe15 	stw	r2,-8(fp)

    		printf("$-----------------------------------------------------$\n");
   11c44:	01000074 	movhi	r4,1
   11c48:	21149504 	addi	r4,r4,21076
   11c4c:	0012fdc0 	call	12fdc <puts>
			printf("$ Power monitor: %d\n", i);
   11c50:	e17fff17 	ldw	r5,-4(fp)
   11c54:	01000074 	movhi	r4,1
   11c58:	2114a304 	addi	r4,r4,21132
   11c5c:	0012f100 	call	12f10 <printf>
			printf("$-----------------------------------------------------$\n");
   11c60:	01000074 	movhi	r4,1
   11c64:	21149504 	addi	r4,r4,21076
   11c68:	0012fdc0 	call	12fdc <puts>
			printf("$ core's power : %5d mw\n",  core_power/1100);
   11c6c:	e0bffa17 	ldw	r2,-24(fp)
   11c70:	01411304 	movi	r5,1100
   11c74:	1009883a 	mov	r4,r2
   11c78:	0011ddc0 	call	11ddc <__udivsi3>
   11c7c:	100b883a 	mov	r5,r2
   11c80:	01000074 	movhi	r4,1
   11c84:	2114a904 	addi	r4,r4,21156
   11c88:	0012f100 	call	12f10 <printf>
			printf("$ board's power: %5d mw\n", board_power/1400);
   11c8c:	e0bff817 	ldw	r2,-32(fp)
   11c90:	01415e04 	movi	r5,1400
   11c94:	1009883a 	mov	r4,r2
   11c98:	0011ddc0 	call	11ddc <__udivsi3>
   11c9c:	100b883a 	mov	r5,r2
   11ca0:	01000074 	movhi	r4,1
   11ca4:	2114b004 	addi	r4,r4,21184
   11ca8:	0012f100 	call	12f10 <printf>
			printf("$ fpga's core temperature: %5d Degree\n", core_temperature);
   11cac:	e17ffe17 	ldw	r5,-8(fp)
   11cb0:	01000074 	movhi	r4,1
   11cb4:	2114b704 	addi	r4,r4,21212
   11cb8:	0012f100 	call	12f10 <printf>
			printf("$-----------------------------------------------------$\n\n");
   11cbc:	01000074 	movhi	r4,1
   11cc0:	2114c104 	addi	r4,r4,21252
   11cc4:	0012fdc0 	call	12fdc <puts>

			i++;
   11cc8:	e0bfff17 	ldw	r2,-4(fp)
   11ccc:	10800044 	addi	r2,r2,1
   11cd0:	e0bfff15 	stw	r2,-4(fp)

    		show_msg = 0;
   11cd4:	d020c645 	stb	zero,-31975(gp)
    	if (rd_res_start == 1) {
   11cd8:	003f8b06 	br	11b08 <main+0x44>

00011cdc <__divsi3>:
   11cdc:	20001c16 	blt	r4,zero,11d50 <__divsi3+0x74>
   11ce0:	000f883a 	mov	r7,zero
   11ce4:	2800020e 	bge	r5,zero,11cf0 <__divsi3+0x14>
   11ce8:	014bc83a 	sub	r5,zero,r5
   11cec:	39c0005c 	xori	r7,r7,1
   11cf0:	200d883a 	mov	r6,r4
   11cf4:	2900192e 	bgeu	r5,r4,11d5c <__divsi3+0x80>
   11cf8:	00800804 	movi	r2,32
   11cfc:	00c00044 	movi	r3,1
   11d00:	00000206 	br	11d0c <__divsi3+0x30>
   11d04:	10001026 	beq	r2,zero,11d48 <__divsi3+0x6c>
   11d08:	28000516 	blt	r5,zero,11d20 <__divsi3+0x44>
   11d0c:	294b883a 	add	r5,r5,r5
   11d10:	10bfffc4 	addi	r2,r2,-1
   11d14:	18c7883a 	add	r3,r3,r3
   11d18:	293ffa36 	bltu	r5,r4,11d04 <__divsi3+0x28>
   11d1c:	18000a26 	beq	r3,zero,11d48 <__divsi3+0x6c>
   11d20:	0005883a 	mov	r2,zero
   11d24:	31400236 	bltu	r6,r5,11d30 <__divsi3+0x54>
   11d28:	314dc83a 	sub	r6,r6,r5
   11d2c:	10c4b03a 	or	r2,r2,r3
   11d30:	1806d07a 	srli	r3,r3,1
   11d34:	280ad07a 	srli	r5,r5,1
   11d38:	183ffa1e 	bne	r3,zero,11d24 <__divsi3+0x48>
   11d3c:	38000126 	beq	r7,zero,11d44 <__divsi3+0x68>
   11d40:	0085c83a 	sub	r2,zero,r2
   11d44:	f800283a 	ret
   11d48:	0005883a 	mov	r2,zero
   11d4c:	003ffb06 	br	11d3c <__divsi3+0x60>
   11d50:	0109c83a 	sub	r4,zero,r4
   11d54:	01c00044 	movi	r7,1
   11d58:	003fe206 	br	11ce4 <__divsi3+0x8>
   11d5c:	00c00044 	movi	r3,1
   11d60:	003fef06 	br	11d20 <__divsi3+0x44>

00011d64 <__modsi3>:
   11d64:	20001816 	blt	r4,zero,11dc8 <__modsi3+0x64>
   11d68:	000f883a 	mov	r7,zero
   11d6c:	2005883a 	mov	r2,r4
   11d70:	28001316 	blt	r5,zero,11dc0 <__modsi3+0x5c>
   11d74:	2900172e 	bgeu	r5,r4,11dd4 <__modsi3+0x70>
   11d78:	01800804 	movi	r6,32
   11d7c:	00c00044 	movi	r3,1
   11d80:	00000206 	br	11d8c <__modsi3+0x28>
   11d84:	30000b26 	beq	r6,zero,11db4 <__modsi3+0x50>
   11d88:	28000516 	blt	r5,zero,11da0 <__modsi3+0x3c>
   11d8c:	294b883a 	add	r5,r5,r5
   11d90:	31bfffc4 	addi	r6,r6,-1
   11d94:	18c7883a 	add	r3,r3,r3
   11d98:	293ffa36 	bltu	r5,r4,11d84 <__modsi3+0x20>
   11d9c:	18000526 	beq	r3,zero,11db4 <__modsi3+0x50>
   11da0:	1806d07a 	srli	r3,r3,1
   11da4:	11400136 	bltu	r2,r5,11dac <__modsi3+0x48>
   11da8:	1145c83a 	sub	r2,r2,r5
   11dac:	280ad07a 	srli	r5,r5,1
   11db0:	183ffb1e 	bne	r3,zero,11da0 <__modsi3+0x3c>
   11db4:	38000126 	beq	r7,zero,11dbc <__modsi3+0x58>
   11db8:	0085c83a 	sub	r2,zero,r2
   11dbc:	f800283a 	ret
   11dc0:	014bc83a 	sub	r5,zero,r5
   11dc4:	003feb06 	br	11d74 <__modsi3+0x10>
   11dc8:	0109c83a 	sub	r4,zero,r4
   11dcc:	01c00044 	movi	r7,1
   11dd0:	003fe606 	br	11d6c <__modsi3+0x8>
   11dd4:	00c00044 	movi	r3,1
   11dd8:	003ff106 	br	11da0 <__modsi3+0x3c>

00011ddc <__udivsi3>:
   11ddc:	200d883a 	mov	r6,r4
   11de0:	2900152e 	bgeu	r5,r4,11e38 <__udivsi3+0x5c>
   11de4:	28001416 	blt	r5,zero,11e38 <__udivsi3+0x5c>
   11de8:	00800804 	movi	r2,32
   11dec:	00c00044 	movi	r3,1
   11df0:	00000206 	br	11dfc <__udivsi3+0x20>
   11df4:	10000e26 	beq	r2,zero,11e30 <__udivsi3+0x54>
   11df8:	28000516 	blt	r5,zero,11e10 <__udivsi3+0x34>
   11dfc:	294b883a 	add	r5,r5,r5
   11e00:	10bfffc4 	addi	r2,r2,-1
   11e04:	18c7883a 	add	r3,r3,r3
   11e08:	293ffa36 	bltu	r5,r4,11df4 <__udivsi3+0x18>
   11e0c:	18000826 	beq	r3,zero,11e30 <__udivsi3+0x54>
   11e10:	0005883a 	mov	r2,zero
   11e14:	31400236 	bltu	r6,r5,11e20 <__udivsi3+0x44>
   11e18:	314dc83a 	sub	r6,r6,r5
   11e1c:	10c4b03a 	or	r2,r2,r3
   11e20:	1806d07a 	srli	r3,r3,1
   11e24:	280ad07a 	srli	r5,r5,1
   11e28:	183ffa1e 	bne	r3,zero,11e14 <__udivsi3+0x38>
   11e2c:	f800283a 	ret
   11e30:	0005883a 	mov	r2,zero
   11e34:	f800283a 	ret
   11e38:	00c00044 	movi	r3,1
   11e3c:	003ff406 	br	11e10 <__udivsi3+0x34>

00011e40 <__umodsi3>:
   11e40:	2005883a 	mov	r2,r4
   11e44:	2900122e 	bgeu	r5,r4,11e90 <__umodsi3+0x50>
   11e48:	28001116 	blt	r5,zero,11e90 <__umodsi3+0x50>
   11e4c:	01800804 	movi	r6,32
   11e50:	00c00044 	movi	r3,1
   11e54:	00000206 	br	11e60 <__umodsi3+0x20>
   11e58:	30000b26 	beq	r6,zero,11e88 <__umodsi3+0x48>
   11e5c:	28000516 	blt	r5,zero,11e74 <__umodsi3+0x34>
   11e60:	294b883a 	add	r5,r5,r5
   11e64:	31bfffc4 	addi	r6,r6,-1
   11e68:	18c7883a 	add	r3,r3,r3
   11e6c:	293ffa36 	bltu	r5,r4,11e58 <__umodsi3+0x18>
   11e70:	18000626 	beq	r3,zero,11e8c <__umodsi3+0x4c>
   11e74:	1806d07a 	srli	r3,r3,1
   11e78:	11400136 	bltu	r2,r5,11e80 <__umodsi3+0x40>
   11e7c:	1145c83a 	sub	r2,r2,r5
   11e80:	280ad07a 	srli	r5,r5,1
   11e84:	183ffb1e 	bne	r3,zero,11e74 <__umodsi3+0x34>
   11e88:	f800283a 	ret
   11e8c:	f800283a 	ret
   11e90:	00c00044 	movi	r3,1
   11e94:	003ff706 	br	11e74 <__umodsi3+0x34>

00011e98 <__addsf3>:
   11e98:	200cd5fa 	srli	r6,r4,23
   11e9c:	200ed7fa 	srli	r7,r4,31
   11ea0:	281cd7fa 	srli	r14,r5,31
   11ea4:	2812d5fa 	srli	r9,r5,23
   11ea8:	00c02034 	movhi	r3,128
   11eac:	defffc04 	addi	sp,sp,-16
   11eb0:	18ffffc4 	addi	r3,r3,-1
   11eb4:	dc800215 	stw	r18,8(sp)
   11eb8:	dc400115 	stw	r17,4(sp)
   11ebc:	dc000015 	stw	r16,0(sp)
   11ec0:	34403fcc 	andi	r17,r6,255
   11ec4:	1920703a 	and	r16,r3,r4
   11ec8:	1950703a 	and	r8,r3,r5
   11ecc:	4a403fcc 	andi	r9,r9,255
   11ed0:	dfc00315 	stw	ra,12(sp)
   11ed4:	3c803fcc 	andi	r18,r7,255
   11ed8:	73403fcc 	andi	r13,r14,255
   11edc:	801890fa 	slli	r12,r16,3
   11ee0:	401090fa 	slli	r8,r8,3
   11ee4:	8a45c83a 	sub	r2,r17,r9
   11ee8:	93402526 	beq	r18,r13,11f80 <__addsf3+0xe8>
   11eec:	0080170e 	bge	zero,r2,11f4c <__addsf3+0xb4>
   11ef0:	48003f1e 	bne	r9,zero,11ff0 <__addsf3+0x158>
   11ef4:	4000711e 	bne	r8,zero,120bc <__addsf3+0x224>
   11ef8:	89003fe0 	cmpeqi	r4,r17,255
   11efc:	6006d0fa 	srli	r3,r12,3
   11f00:	20008d1e 	bne	r4,zero,12138 <__addsf3+0x2a0>
   11f04:	01002034 	movhi	r4,128
   11f08:	213fffc4 	addi	r4,r4,-1
   11f0c:	1906703a 	and	r3,r3,r4
   11f10:	880d883a 	mov	r6,r17
   11f14:	30803fcc 	andi	r2,r6,255
   11f18:	01002034 	movhi	r4,128
   11f1c:	100495fa 	slli	r2,r2,23
   11f20:	213fffc4 	addi	r4,r4,-1
   11f24:	380e97fa 	slli	r7,r7,31
   11f28:	1906703a 	and	r3,r3,r4
   11f2c:	1884b03a 	or	r2,r3,r2
   11f30:	11c4b03a 	or	r2,r2,r7
   11f34:	dfc00317 	ldw	ra,12(sp)
   11f38:	dc800217 	ldw	r18,8(sp)
   11f3c:	dc400117 	ldw	r17,4(sp)
   11f40:	dc000017 	ldw	r16,0(sp)
   11f44:	dec00404 	addi	sp,sp,16
   11f48:	f800283a 	ret
   11f4c:	10005f1e 	bne	r2,zero,120cc <__addsf3+0x234>
   11f50:	8a400044 	addi	r9,r17,1
   11f54:	4a403fcc 	andi	r9,r9,255
   11f58:	4a400088 	cmpgei	r9,r9,2
   11f5c:	48009826 	beq	r9,zero,121c0 <__addsf3+0x328>
   11f60:	6221c83a 	sub	r16,r12,r8
   11f64:	8081002c 	andhi	r2,r16,1024
   11f68:	1000a41e 	bne	r2,zero,121fc <__addsf3+0x364>
   11f6c:	8000311e 	bne	r16,zero,12034 <__addsf3+0x19c>
   11f70:	000f883a 	mov	r7,zero
   11f74:	000d883a 	mov	r6,zero
   11f78:	0007883a 	mov	r3,zero
   11f7c:	003fe506 	br	11f14 <__addsf3+0x7c>
   11f80:	7015883a 	mov	r10,r14
   11f84:	00807c0e 	bge	zero,r2,12178 <__addsf3+0x2e0>
   11f88:	48004726 	beq	r9,zero,120a8 <__addsf3+0x210>
   11f8c:	89003fe0 	cmpeqi	r4,r17,255
   11f90:	2000671e 	bne	r4,zero,12130 <__addsf3+0x298>
   11f94:	42010034 	orhi	r8,r8,1024
   11f98:	10c00710 	cmplti	r3,r2,28
   11f9c:	1800c926 	beq	r3,zero,122c4 <__addsf3+0x42c>
   11fa0:	01000804 	movi	r4,32
   11fa4:	2089c83a 	sub	r4,r4,r2
   11fa8:	4108983a 	sll	r4,r8,r4
   11fac:	4090d83a 	srl	r8,r8,r2
   11fb0:	2008c03a 	cmpne	r4,r4,zero
   11fb4:	4108b03a 	or	r4,r8,r4
   11fb8:	6119883a 	add	r12,r12,r4
   11fbc:	6081002c 	andhi	r2,r12,1024
   11fc0:	10006926 	beq	r2,zero,12168 <__addsf3+0x2d0>
   11fc4:	8c400044 	addi	r17,r17,1
   11fc8:	89003fe0 	cmpeqi	r4,r17,255
   11fcc:	20009d1e 	bne	r4,zero,12244 <__addsf3+0x3ac>
   11fd0:	6008d07a 	srli	r4,r12,1
   11fd4:	015f8034 	movhi	r5,32256
   11fd8:	297fffc4 	addi	r5,r5,-1
   11fdc:	60c0004c 	andi	r3,r12,1
   11fe0:	2148703a 	and	r4,r4,r5
   11fe4:	20d8b03a 	or	r12,r4,r3
   11fe8:	640001cc 	andi	r16,r12,7
   11fec:	00002006 	br	12070 <__addsf3+0x1d8>
   11ff0:	89003fe0 	cmpeqi	r4,r17,255
   11ff4:	203fc11e 	bne	r4,zero,11efc <__addsf3+0x64>
   11ff8:	42010034 	orhi	r8,r8,1024
   11ffc:	10c00710 	cmplti	r3,r2,28
   12000:	18009d26 	beq	r3,zero,12278 <__addsf3+0x3e0>
   12004:	01000804 	movi	r4,32
   12008:	2089c83a 	sub	r4,r4,r2
   1200c:	4108983a 	sll	r4,r8,r4
   12010:	4090d83a 	srl	r8,r8,r2
   12014:	2008c03a 	cmpne	r4,r4,zero
   12018:	4108b03a 	or	r4,r8,r4
   1201c:	6119c83a 	sub	r12,r12,r4
   12020:	6081002c 	andhi	r2,r12,1024
   12024:	10005026 	beq	r2,zero,12168 <__addsf3+0x2d0>
   12028:	04010034 	movhi	r16,1024
   1202c:	843fffc4 	addi	r16,r16,-1
   12030:	6420703a 	and	r16,r12,r16
   12034:	8009883a 	mov	r4,r16
   12038:	0012e580 	call	12e58 <__clzsi2>
   1203c:	10bffec4 	addi	r2,r2,-5
   12040:	80a0983a 	sll	r16,r16,r2
   12044:	14405816 	blt	r2,r17,121a8 <__addsf3+0x310>
   12048:	1445c83a 	sub	r2,r2,r17
   1204c:	10c00044 	addi	r3,r2,1
   12050:	03000804 	movi	r12,32
   12054:	60d9c83a 	sub	r12,r12,r3
   12058:	8318983a 	sll	r12,r16,r12
   1205c:	80e0d83a 	srl	r16,r16,r3
   12060:	0023883a 	mov	r17,zero
   12064:	6006c03a 	cmpne	r3,r12,zero
   12068:	80d8b03a 	or	r12,r16,r3
   1206c:	640001cc 	andi	r16,r12,7
   12070:	900f883a 	mov	r7,r18
   12074:	80000426 	beq	r16,zero,12088 <__addsf3+0x1f0>
   12078:	610003cc 	andi	r4,r12,15
   1207c:	21000120 	cmpeqi	r4,r4,4
   12080:	2000011e 	bne	r4,zero,12088 <__addsf3+0x1f0>
   12084:	63000104 	addi	r12,r12,4
   12088:	6081002c 	andhi	r2,r12,1024
   1208c:	103f9a26 	beq	r2,zero,11ef8 <__addsf3+0x60>
   12090:	89800044 	addi	r6,r17,1
   12094:	30803fe0 	cmpeqi	r2,r6,255
   12098:	10002e26 	beq	r2,zero,12154 <__addsf3+0x2bc>
   1209c:	01bfffc4 	movi	r6,-1
   120a0:	0007883a 	mov	r3,zero
   120a4:	003f9b06 	br	11f14 <__addsf3+0x7c>
   120a8:	40004d1e 	bne	r8,zero,121e0 <__addsf3+0x348>
   120ac:	89003fe0 	cmpeqi	r4,r17,255
   120b0:	20001f1e 	bne	r4,zero,12130 <__addsf3+0x298>
   120b4:	700f883a 	mov	r7,r14
   120b8:	003f9006 	br	11efc <__addsf3+0x64>
   120bc:	10bfffc4 	addi	r2,r2,-1
   120c0:	10004b1e 	bne	r2,zero,121f0 <__addsf3+0x358>
   120c4:	6219c83a 	sub	r12,r12,r8
   120c8:	003fd506 	br	12020 <__addsf3+0x188>
   120cc:	88004e26 	beq	r17,zero,12208 <__addsf3+0x370>
   120d0:	48c03fe0 	cmpeqi	r3,r9,255
   120d4:	18006a1e 	bne	r3,zero,12280 <__addsf3+0x3e8>
   120d8:	0085c83a 	sub	r2,zero,r2
   120dc:	63010034 	orhi	r12,r12,1024
   120e0:	10c00710 	cmplti	r3,r2,28
   120e4:	1800a926 	beq	r3,zero,1238c <__addsf3+0x4f4>
   120e8:	01000804 	movi	r4,32
   120ec:	2089c83a 	sub	r4,r4,r2
   120f0:	6108983a 	sll	r4,r12,r4
   120f4:	6086d83a 	srl	r3,r12,r2
   120f8:	2004c03a 	cmpne	r2,r4,zero
   120fc:	1886b03a 	or	r3,r3,r2
   12100:	40d9c83a 	sub	r12,r8,r3
   12104:	4823883a 	mov	r17,r9
   12108:	6825883a 	mov	r18,r13
   1210c:	003fc406 	br	12020 <__addsf3+0x188>
   12110:	60008326 	beq	r12,zero,12320 <__addsf3+0x488>
   12114:	40000626 	beq	r8,zero,12130 <__addsf3+0x298>
   12118:	2080102c 	andhi	r2,r4,64
   1211c:	10000326 	beq	r2,zero,1212c <__addsf3+0x294>
   12120:	2880102c 	andhi	r2,r5,64
   12124:	1000011e 	bne	r2,zero,1212c <__addsf3+0x294>
   12128:	4019883a 	mov	r12,r8
   1212c:	9015883a 	mov	r10,r18
   12130:	6006d0fa 	srli	r3,r12,3
   12134:	500f883a 	mov	r7,r10
   12138:	183fd826 	beq	r3,zero,1209c <__addsf3+0x204>
   1213c:	00802034 	movhi	r2,128
   12140:	18c01034 	orhi	r3,r3,64
   12144:	10bfffc4 	addi	r2,r2,-1
   12148:	1886703a 	and	r3,r3,r2
   1214c:	01bfffc4 	movi	r6,-1
   12150:	003f7006 	br	11f14 <__addsf3+0x7c>
   12154:	600691ba 	slli	r3,r12,6
   12158:	1806d27a 	srli	r3,r3,9
   1215c:	003f6d06 	br	11f14 <__addsf3+0x7c>
   12160:	10008c26 	beq	r2,zero,12394 <__addsf3+0x4fc>
   12164:	1019883a 	mov	r12,r2
   12168:	608001cc 	andi	r2,r12,7
   1216c:	900f883a 	mov	r7,r18
   12170:	103fc11e 	bne	r2,zero,12078 <__addsf3+0x1e0>
   12174:	003f6006 	br	11ef8 <__addsf3+0x60>
   12178:	1000361e 	bne	r2,zero,12254 <__addsf3+0x3bc>
   1217c:	8817883a 	mov	r11,r17
   12180:	8c400044 	addi	r17,r17,1
   12184:	88803fcc 	andi	r2,r17,255
   12188:	10800088 	cmpgei	r2,r2,2
   1218c:	10004126 	beq	r2,zero,12294 <__addsf3+0x3fc>
   12190:	89003fe0 	cmpeqi	r4,r17,255
   12194:	20002b1e 	bne	r4,zero,12244 <__addsf3+0x3ac>
   12198:	6207883a 	add	r3,r12,r8
   1219c:	1818d07a 	srli	r12,r3,1
   121a0:	640001cc 	andi	r16,r12,7
   121a4:	003fb206 	br	12070 <__addsf3+0x1d8>
   121a8:	00ff0034 	movhi	r3,64512
   121ac:	18ffffc4 	addi	r3,r3,-1
   121b0:	80d8703a 	and	r12,r16,r3
   121b4:	88a3c83a 	sub	r17,r17,r2
   121b8:	840001cc 	andi	r16,r16,7
   121bc:	003fac06 	br	12070 <__addsf3+0x1d8>
   121c0:	8800191e 	bne	r17,zero,12228 <__addsf3+0x390>
   121c4:	6000581e 	bne	r12,zero,12328 <__addsf3+0x490>
   121c8:	40007226 	beq	r8,zero,12394 <__addsf3+0x4fc>
   121cc:	700f883a 	mov	r7,r14
   121d0:	4019883a 	mov	r12,r8
   121d4:	1023883a 	mov	r17,r2
   121d8:	0009883a 	mov	r4,zero
   121dc:	003f4706 	br	11efc <__addsf3+0x64>
   121e0:	10bfffc4 	addi	r2,r2,-1
   121e4:	1000141e 	bne	r2,zero,12238 <__addsf3+0x3a0>
   121e8:	6219883a 	add	r12,r12,r8
   121ec:	003f7306 	br	11fbc <__addsf3+0x124>
   121f0:	89003fe0 	cmpeqi	r4,r17,255
   121f4:	203f8126 	beq	r4,zero,11ffc <__addsf3+0x164>
   121f8:	003f4006 	br	11efc <__addsf3+0x64>
   121fc:	4321c83a 	sub	r16,r8,r12
   12200:	6825883a 	mov	r18,r13
   12204:	003f8b06 	br	12034 <__addsf3+0x19c>
   12208:	60003f1e 	bne	r12,zero,12308 <__addsf3+0x470>
   1220c:	48803fe0 	cmpeqi	r2,r9,255
   12210:	700f883a 	mov	r7,r14
   12214:	10001b1e 	bne	r2,zero,12284 <__addsf3+0x3ec>
   12218:	4823883a 	mov	r17,r9
   1221c:	4019883a 	mov	r12,r8
   12220:	0009883a 	mov	r4,zero
   12224:	003f3506 	br	11efc <__addsf3+0x64>
   12228:	6000421e 	bne	r12,zero,12334 <__addsf3+0x49c>
   1222c:	4000141e 	bne	r8,zero,12280 <__addsf3+0x3e8>
   12230:	000f883a 	mov	r7,zero
   12234:	003fc506 	br	1214c <__addsf3+0x2b4>
   12238:	89003fe0 	cmpeqi	r4,r17,255
   1223c:	203f5626 	beq	r4,zero,11f98 <__addsf3+0x100>
   12240:	003fbb06 	br	12130 <__addsf3+0x298>
   12244:	700f883a 	mov	r7,r14
   12248:	01bfffc4 	movi	r6,-1
   1224c:	0007883a 	mov	r3,zero
   12250:	003f3006 	br	11f14 <__addsf3+0x7c>
   12254:	88001d1e 	bne	r17,zero,122cc <__addsf3+0x434>
   12258:	6000411e 	bne	r12,zero,12360 <__addsf3+0x4c8>
   1225c:	48803fe0 	cmpeqi	r2,r9,255
   12260:	10002f1e 	bne	r2,zero,12320 <__addsf3+0x488>
   12264:	700f883a 	mov	r7,r14
   12268:	4823883a 	mov	r17,r9
   1226c:	4019883a 	mov	r12,r8
   12270:	0009883a 	mov	r4,zero
   12274:	003f2106 	br	11efc <__addsf3+0x64>
   12278:	01000044 	movi	r4,1
   1227c:	003f6706 	br	1201c <__addsf3+0x184>
   12280:	700f883a 	mov	r7,r14
   12284:	4019883a 	mov	r12,r8
   12288:	04403fc4 	movi	r17,255
   1228c:	01000044 	movi	r4,1
   12290:	003f1a06 	br	11efc <__addsf3+0x64>
   12294:	583f9e1e 	bne	r11,zero,12110 <__addsf3+0x278>
   12298:	60003826 	beq	r12,zero,1237c <__addsf3+0x4e4>
   1229c:	40003626 	beq	r8,zero,12378 <__addsf3+0x4e0>
   122a0:	6219883a 	add	r12,r12,r8
   122a4:	6081002c 	andhi	r2,r12,1024
   122a8:	10004d26 	beq	r2,zero,123e0 <__addsf3+0x548>
   122ac:	00bf0034 	movhi	r2,64512
   122b0:	10bfffc4 	addi	r2,r2,-1
   122b4:	640001cc 	andi	r16,r12,7
   122b8:	04400044 	movi	r17,1
   122bc:	6098703a 	and	r12,r12,r2
   122c0:	003f6b06 	br	12070 <__addsf3+0x1d8>
   122c4:	01000044 	movi	r4,1
   122c8:	003f3b06 	br	11fb8 <__addsf3+0x120>
   122cc:	48c03fe0 	cmpeqi	r3,r9,255
   122d0:	1800131e 	bne	r3,zero,12320 <__addsf3+0x488>
   122d4:	0085c83a 	sub	r2,zero,r2
   122d8:	63010034 	orhi	r12,r12,1024
   122dc:	10c00710 	cmplti	r3,r2,28
   122e0:	18003a26 	beq	r3,zero,123cc <__addsf3+0x534>
   122e4:	01000804 	movi	r4,32
   122e8:	2089c83a 	sub	r4,r4,r2
   122ec:	6108983a 	sll	r4,r12,r4
   122f0:	6086d83a 	srl	r3,r12,r2
   122f4:	2018c03a 	cmpne	r12,r4,zero
   122f8:	1b06b03a 	or	r3,r3,r12
   122fc:	1a19883a 	add	r12,r3,r8
   12300:	4823883a 	mov	r17,r9
   12304:	003f2d06 	br	11fbc <__addsf3+0x124>
   12308:	10ffffd8 	cmpnei	r3,r2,-1
   1230c:	18002426 	beq	r3,zero,123a0 <__addsf3+0x508>
   12310:	48c03fe0 	cmpeqi	r3,r9,255
   12314:	183fda1e 	bne	r3,zero,12280 <__addsf3+0x3e8>
   12318:	0084303a 	nor	r2,zero,r2
   1231c:	003f7006 	br	120e0 <__addsf3+0x248>
   12320:	4019883a 	mov	r12,r8
   12324:	003f8206 	br	12130 <__addsf3+0x298>
   12328:	4000211e 	bne	r8,zero,123b0 <__addsf3+0x518>
   1232c:	0009883a 	mov	r4,zero
   12330:	003ef206 	br	11efc <__addsf3+0x64>
   12334:	403fd426 	beq	r8,zero,12288 <__addsf3+0x3f0>
   12338:	2080102c 	andhi	r2,r4,64
   1233c:	10000426 	beq	r2,zero,12350 <__addsf3+0x4b8>
   12340:	2880102c 	andhi	r2,r5,64
   12344:	1000021e 	bne	r2,zero,12350 <__addsf3+0x4b8>
   12348:	4019883a 	mov	r12,r8
   1234c:	6825883a 	mov	r18,r13
   12350:	900f883a 	mov	r7,r18
   12354:	04403fc4 	movi	r17,255
   12358:	01000044 	movi	r4,1
   1235c:	003ee706 	br	11efc <__addsf3+0x64>
   12360:	10ffffd8 	cmpnei	r3,r2,-1
   12364:	18001b26 	beq	r3,zero,123d4 <__addsf3+0x53c>
   12368:	48c03fe0 	cmpeqi	r3,r9,255
   1236c:	183fec1e 	bne	r3,zero,12320 <__addsf3+0x488>
   12370:	0084303a 	nor	r2,zero,r2
   12374:	003fd906 	br	122dc <__addsf3+0x444>
   12378:	6011883a 	mov	r8,r12
   1237c:	4006d0fa 	srli	r3,r8,3
   12380:	700f883a 	mov	r7,r14
   12384:	0023883a 	mov	r17,zero
   12388:	003ede06 	br	11f04 <__addsf3+0x6c>
   1238c:	00c00044 	movi	r3,1
   12390:	003f5b06 	br	12100 <__addsf3+0x268>
   12394:	000f883a 	mov	r7,zero
   12398:	0007883a 	mov	r3,zero
   1239c:	003edd06 	br	11f14 <__addsf3+0x7c>
   123a0:	4319c83a 	sub	r12,r8,r12
   123a4:	4823883a 	mov	r17,r9
   123a8:	6825883a 	mov	r18,r13
   123ac:	003f1c06 	br	12020 <__addsf3+0x188>
   123b0:	6205c83a 	sub	r2,r12,r8
   123b4:	10c1002c 	andhi	r3,r2,1024
   123b8:	183f6926 	beq	r3,zero,12160 <__addsf3+0x2c8>
   123bc:	4319c83a 	sub	r12,r8,r12
   123c0:	640001cc 	andi	r16,r12,7
   123c4:	6825883a 	mov	r18,r13
   123c8:	003f2906 	br	12070 <__addsf3+0x1d8>
   123cc:	00c00044 	movi	r3,1
   123d0:	003fca06 	br	122fc <__addsf3+0x464>
   123d4:	6219883a 	add	r12,r12,r8
   123d8:	4823883a 	mov	r17,r9
   123dc:	003ef706 	br	11fbc <__addsf3+0x124>
   123e0:	0023883a 	mov	r17,zero
   123e4:	003f6006 	br	12168 <__addsf3+0x2d0>

000123e8 <__divsf3>:
   123e8:	defff504 	addi	sp,sp,-44
   123ec:	2004d5fa 	srli	r2,r4,23
   123f0:	dd000515 	stw	r20,20(sp)
   123f4:	2028d7fa 	srli	r20,r4,31
   123f8:	01802034 	movhi	r6,128
   123fc:	dd800715 	stw	r22,28(sp)
   12400:	dc800315 	stw	r18,12(sp)
   12404:	31bfffc4 	addi	r6,r6,-1
   12408:	dfc00a15 	stw	ra,40(sp)
   1240c:	df000915 	stw	fp,36(sp)
   12410:	ddc00815 	stw	r23,32(sp)
   12414:	dd400615 	stw	r21,24(sp)
   12418:	dcc00415 	stw	r19,16(sp)
   1241c:	dc400215 	stw	r17,8(sp)
   12420:	dc000115 	stw	r16,4(sp)
   12424:	10803fcc 	andi	r2,r2,255
   12428:	3124703a 	and	r18,r6,r4
   1242c:	a5803fcc 	andi	r22,r20,255
   12430:	10006d26 	beq	r2,zero,125e8 <__divsf3+0x200>
   12434:	10c03fe0 	cmpeqi	r3,r2,255
   12438:	18002c1e 	bne	r3,zero,124ec <__divsf3+0x104>
   1243c:	900890fa 	slli	r4,r18,3
   12440:	14ffe044 	addi	r19,r2,-127
   12444:	0021883a 	mov	r16,zero
   12448:	24810034 	orhi	r18,r4,1024
   1244c:	002f883a 	mov	r23,zero
   12450:	280ed5fa 	srli	r7,r5,23
   12454:	282ad7fa 	srli	r21,r5,31
   12458:	01002034 	movhi	r4,128
   1245c:	213fffc4 	addi	r4,r4,-1
   12460:	39c03fcc 	andi	r7,r7,255
   12464:	2162703a 	and	r17,r4,r5
   12468:	af003fcc 	andi	fp,r21,255
   1246c:	38007f26 	beq	r7,zero,1266c <__divsf3+0x284>
   12470:	38803fe0 	cmpeqi	r2,r7,255
   12474:	1000611e 	bne	r2,zero,125fc <__divsf3+0x214>
   12478:	880890fa 	slli	r4,r17,3
   1247c:	39ffe044 	addi	r7,r7,-127
   12480:	99e7c83a 	sub	r19,r19,r7
   12484:	24410034 	orhi	r17,r4,1024
   12488:	0007883a 	mov	r3,zero
   1248c:	80800428 	cmpgeui	r2,r16,16
   12490:	a54af03a 	xor	r5,r20,r21
   12494:	1000a21e 	bne	r2,zero,12720 <__divsf3+0x338>
   12498:	802090ba 	slli	r16,r16,2
   1249c:	00800074 	movhi	r2,1
   124a0:	8085883a 	add	r2,r16,r2
   124a4:	10892b17 	ldw	r2,9388(r2)
   124a8:	1000683a 	jmp	r2
   124ac:	00012720 	cmpeqi	zero,zero,1180
   124b0:	00012570 	cmpltui	zero,zero,1173
   124b4:	000125dc 	xori	zero,zero,1175
   124b8:	00012504 	movi	zero,1172
   124bc:	000125dc 	xori	zero,zero,1175
   124c0:	000126e0 	cmpeqi	zero,zero,1179
   124c4:	000125dc 	xori	zero,zero,1175
   124c8:	00012504 	movi	zero,1172
   124cc:	00012570 	cmpltui	zero,zero,1173
   124d0:	00012570 	cmpltui	zero,zero,1173
   124d4:	000126e0 	cmpeqi	zero,zero,1179
   124d8:	00012504 	movi	zero,1172
   124dc:	00012768 	cmpgeui	zero,zero,1181
   124e0:	00012768 	cmpgeui	zero,zero,1181
   124e4:	00012768 	cmpgeui	zero,zero,1181
   124e8:	000126f8 	rdprs	zero,zero,1179
   124ec:	9000621e 	bne	r18,zero,12678 <__divsf3+0x290>
   124f0:	04000204 	movi	r16,8
   124f4:	04c03fc4 	movi	r19,255
   124f8:	05c00084 	movi	r23,2
   124fc:	003fd406 	br	12450 <__divsf3+0x68>
   12500:	0023883a 	mov	r17,zero
   12504:	188000a0 	cmpeqi	r2,r3,2
   12508:	e00b883a 	mov	r5,fp
   1250c:	1000181e 	bne	r2,zero,12570 <__divsf3+0x188>
   12510:	188000e0 	cmpeqi	r2,r3,3
   12514:	1000b91e 	bne	r2,zero,127fc <__divsf3+0x414>
   12518:	18c00060 	cmpeqi	r3,r3,1
   1251c:	18002f1e 	bne	r3,zero,125dc <__divsf3+0x1f4>
   12520:	98801fc4 	addi	r2,r19,127
   12524:	0080290e 	bge	zero,r2,125cc <__divsf3+0x1e4>
   12528:	88c001cc 	andi	r3,r17,7
   1252c:	18000426 	beq	r3,zero,12540 <__divsf3+0x158>
   12530:	88c003cc 	andi	r3,r17,15
   12534:	18c00120 	cmpeqi	r3,r3,4
   12538:	1800011e 	bne	r3,zero,12540 <__divsf3+0x158>
   1253c:	8c400104 	addi	r17,r17,4
   12540:	88c2002c 	andhi	r3,r17,2048
   12544:	18000426 	beq	r3,zero,12558 <__divsf3+0x170>
   12548:	00be0034 	movhi	r2,63488
   1254c:	10bfffc4 	addi	r2,r2,-1
   12550:	88a2703a 	and	r17,r17,r2
   12554:	98802004 	addi	r2,r19,128
   12558:	10c03fc8 	cmpgei	r3,r2,255
   1255c:	1800041e 	bne	r3,zero,12570 <__divsf3+0x188>
   12560:	880891ba 	slli	r4,r17,6
   12564:	1007883a 	mov	r3,r2
   12568:	2008d27a 	srli	r4,r4,9
   1256c:	00000206 	br	12578 <__divsf3+0x190>
   12570:	00ffffc4 	movi	r3,-1
   12574:	0009883a 	mov	r4,zero
   12578:	18803fcc 	andi	r2,r3,255
   1257c:	100695fa 	slli	r3,r2,23
   12580:	01802034 	movhi	r6,128
   12584:	29403fcc 	andi	r5,r5,255
   12588:	31bfffc4 	addi	r6,r6,-1
   1258c:	280a97fa 	slli	r5,r5,31
   12590:	2184703a 	and	r2,r4,r6
   12594:	10c4b03a 	or	r2,r2,r3
   12598:	1144b03a 	or	r2,r2,r5
   1259c:	dfc00a17 	ldw	ra,40(sp)
   125a0:	df000917 	ldw	fp,36(sp)
   125a4:	ddc00817 	ldw	r23,32(sp)
   125a8:	dd800717 	ldw	r22,28(sp)
   125ac:	dd400617 	ldw	r21,24(sp)
   125b0:	dd000517 	ldw	r20,20(sp)
   125b4:	dcc00417 	ldw	r19,16(sp)
   125b8:	dc800317 	ldw	r18,12(sp)
   125bc:	dc400217 	ldw	r17,8(sp)
   125c0:	dc000117 	ldw	r16,4(sp)
   125c4:	dec00b04 	addi	sp,sp,44
   125c8:	f800283a 	ret
   125cc:	00c00044 	movi	r3,1
   125d0:	1887c83a 	sub	r3,r3,r2
   125d4:	18800708 	cmpgei	r2,r3,28
   125d8:	10007426 	beq	r2,zero,127ac <__divsf3+0x3c4>
   125dc:	0007883a 	mov	r3,zero
   125e0:	0009883a 	mov	r4,zero
   125e4:	003fe406 	br	12578 <__divsf3+0x190>
   125e8:	9000271e 	bne	r18,zero,12688 <__divsf3+0x2a0>
   125ec:	04000104 	movi	r16,4
   125f0:	0027883a 	mov	r19,zero
   125f4:	05c00044 	movi	r23,1
   125f8:	003f9506 	br	12450 <__divsf3+0x68>
   125fc:	9cffc044 	addi	r19,r19,-255
   12600:	88002c1e 	bne	r17,zero,126b4 <__divsf3+0x2cc>
   12604:	00c00084 	movi	r3,2
   12608:	80e0b03a 	or	r16,r16,r3
   1260c:	80800428 	cmpgeui	r2,r16,16
   12610:	a54af03a 	xor	r5,r20,r21
   12614:	103fd61e 	bne	r2,zero,12570 <__divsf3+0x188>
   12618:	802090ba 	slli	r16,r16,2
   1261c:	00800074 	movhi	r2,1
   12620:	8085883a 	add	r2,r16,r2
   12624:	10898b17 	ldw	r2,9772(r2)
   12628:	1000683a 	jmp	r2
   1262c:	00012570 	cmpltui	zero,zero,1173
   12630:	00012570 	cmpltui	zero,zero,1173
   12634:	000125dc 	xori	zero,zero,1175
   12638:	00012500 	call	1250 <__alt_mem_onchip_ram-0xedb0>
   1263c:	000125dc 	xori	zero,zero,1175
   12640:	000126e0 	cmpeqi	zero,zero,1179
   12644:	000125dc 	xori	zero,zero,1175
   12648:	00012500 	call	1250 <__alt_mem_onchip_ram-0xedb0>
   1264c:	00012570 	cmpltui	zero,zero,1173
   12650:	00012570 	cmpltui	zero,zero,1173
   12654:	000126e0 	cmpeqi	zero,zero,1179
   12658:	00012500 	call	1250 <__alt_mem_onchip_ram-0xedb0>
   1265c:	00012768 	cmpgeui	zero,zero,1181
   12660:	00012768 	cmpgeui	zero,zero,1181
   12664:	00012768 	cmpgeui	zero,zero,1181
   12668:	000126f4 	movhi	zero,1179
   1266c:	8800141e 	bne	r17,zero,126c0 <__divsf3+0x2d8>
   12670:	00c00044 	movi	r3,1
   12674:	003fe406 	br	12608 <__divsf3+0x220>
   12678:	04000304 	movi	r16,12
   1267c:	04c03fc4 	movi	r19,255
   12680:	05c000c4 	movi	r23,3
   12684:	003f7206 	br	12450 <__divsf3+0x68>
   12688:	9009883a 	mov	r4,r18
   1268c:	d9400015 	stw	r5,0(sp)
   12690:	0012e580 	call	12e58 <__clzsi2>
   12694:	10fffec4 	addi	r3,r2,-5
   12698:	04ffe284 	movi	r19,-118
   1269c:	90e4983a 	sll	r18,r18,r3
   126a0:	98a7c83a 	sub	r19,r19,r2
   126a4:	0021883a 	mov	r16,zero
   126a8:	002f883a 	mov	r23,zero
   126ac:	d9400017 	ldw	r5,0(sp)
   126b0:	003f6706 	br	12450 <__divsf3+0x68>
   126b4:	840000d4 	ori	r16,r16,3
   126b8:	00c000c4 	movi	r3,3
   126bc:	003f7306 	br	1248c <__divsf3+0xa4>
   126c0:	8809883a 	mov	r4,r17
   126c4:	0012e580 	call	12e58 <__clzsi2>
   126c8:	10fffec4 	addi	r3,r2,-5
   126cc:	9885883a 	add	r2,r19,r2
   126d0:	88e2983a 	sll	r17,r17,r3
   126d4:	14c01d84 	addi	r19,r2,118
   126d8:	0007883a 	mov	r3,zero
   126dc:	003f6b06 	br	1248c <__divsf3+0xa4>
   126e0:	01002034 	movhi	r4,128
   126e4:	000b883a 	mov	r5,zero
   126e8:	213fffc4 	addi	r4,r4,-1
   126ec:	00ffffc4 	movi	r3,-1
   126f0:	003fa106 	br	12578 <__divsf3+0x190>
   126f4:	0023883a 	mov	r17,zero
   126f8:	9080102c 	andhi	r2,r18,64
   126fc:	10002126 	beq	r2,zero,12784 <__divsf3+0x39c>
   12700:	8880102c 	andhi	r2,r17,64
   12704:	10001f1e 	bne	r2,zero,12784 <__divsf3+0x39c>
   12708:	00802034 	movhi	r2,128
   1270c:	89001034 	orhi	r4,r17,64
   12710:	10bfffc4 	addi	r2,r2,-1
   12714:	2088703a 	and	r4,r4,r2
   12718:	a80b883a 	mov	r5,r21
   1271c:	003ff306 	br	126ec <__divsf3+0x304>
   12720:	900c917a 	slli	r6,r18,5
   12724:	8806917a 	slli	r3,r17,5
   12728:	30c01c2e 	bgeu	r6,r3,1279c <__divsf3+0x3b4>
   1272c:	9cffffc4 	addi	r19,r19,-1
   12730:	008006c4 	movi	r2,27
   12734:	0009883a 	mov	r4,zero
   12738:	300f883a 	mov	r7,r6
   1273c:	10bfffc4 	addi	r2,r2,-1
   12740:	318d883a 	add	r6,r6,r6
   12744:	2109883a 	add	r4,r4,r4
   12748:	38000116 	blt	r7,zero,12750 <__divsf3+0x368>
   1274c:	30c00236 	bltu	r6,r3,12758 <__divsf3+0x370>
   12750:	30cdc83a 	sub	r6,r6,r3
   12754:	21000054 	ori	r4,r4,1
   12758:	103ff71e 	bne	r2,zero,12738 <__divsf3+0x350>
   1275c:	300cc03a 	cmpne	r6,r6,zero
   12760:	3122b03a 	or	r17,r6,r4
   12764:	003f6e06 	br	12520 <__divsf3+0x138>
   12768:	b807883a 	mov	r3,r23
   1276c:	b039883a 	mov	fp,r22
   12770:	188000a0 	cmpeqi	r2,r3,2
   12774:	9023883a 	mov	r17,r18
   12778:	e00b883a 	mov	r5,fp
   1277c:	103f6426 	beq	r2,zero,12510 <__divsf3+0x128>
   12780:	003f7b06 	br	12570 <__divsf3+0x188>
   12784:	00802034 	movhi	r2,128
   12788:	91001034 	orhi	r4,r18,64
   1278c:	10bfffc4 	addi	r2,r2,-1
   12790:	2088703a 	and	r4,r4,r2
   12794:	a00b883a 	mov	r5,r20
   12798:	003fd406 	br	126ec <__divsf3+0x304>
   1279c:	30cdc83a 	sub	r6,r6,r3
   127a0:	00800684 	movi	r2,26
   127a4:	01000044 	movi	r4,1
   127a8:	003fe306 	br	12738 <__divsf3+0x350>
   127ac:	99002784 	addi	r4,r19,158
   127b0:	8908983a 	sll	r4,r17,r4
   127b4:	88c6d83a 	srl	r3,r17,r3
   127b8:	2008c03a 	cmpne	r4,r4,zero
   127bc:	1906b03a 	or	r3,r3,r4
   127c0:	188001cc 	andi	r2,r3,7
   127c4:	10000426 	beq	r2,zero,127d8 <__divsf3+0x3f0>
   127c8:	188003cc 	andi	r2,r3,15
   127cc:	10800120 	cmpeqi	r2,r2,4
   127d0:	1000011e 	bne	r2,zero,127d8 <__divsf3+0x3f0>
   127d4:	18c00104 	addi	r3,r3,4
   127d8:	1881002c 	andhi	r2,r3,1024
   127dc:	1000041e 	bne	r2,zero,127f0 <__divsf3+0x408>
   127e0:	180891ba 	slli	r4,r3,6
   127e4:	0007883a 	mov	r3,zero
   127e8:	2008d27a 	srli	r4,r4,9
   127ec:	003f6206 	br	12578 <__divsf3+0x190>
   127f0:	00c00044 	movi	r3,1
   127f4:	0009883a 	mov	r4,zero
   127f8:	003f5f06 	br	12578 <__divsf3+0x190>
   127fc:	00802034 	movhi	r2,128
   12800:	89001034 	orhi	r4,r17,64
   12804:	10bfffc4 	addi	r2,r2,-1
   12808:	2088703a 	and	r4,r4,r2
   1280c:	003fb706 	br	126ec <__divsf3+0x304>

00012810 <__gesf2>:
   12810:	200cd5fa 	srli	r6,r4,23
   12814:	00802034 	movhi	r2,128
   12818:	10bfffc4 	addi	r2,r2,-1
   1281c:	31803fcc 	andi	r6,r6,255
   12820:	31c03fd8 	cmpnei	r7,r6,255
   12824:	1110703a 	and	r8,r2,r4
   12828:	2806d5fa 	srli	r3,r5,23
   1282c:	1144703a 	and	r2,r2,r5
   12830:	2008d7fa 	srli	r4,r4,31
   12834:	280ad7fa 	srli	r5,r5,31
   12838:	38000c26 	beq	r7,zero,1286c <__gesf2+0x5c>
   1283c:	18c03fcc 	andi	r3,r3,255
   12840:	19c03fd8 	cmpnei	r7,r3,255
   12844:	38000626 	beq	r7,zero,12860 <__gesf2+0x50>
   12848:	30000c1e 	bne	r6,zero,1287c <__gesf2+0x6c>
   1284c:	1800101e 	bne	r3,zero,12890 <__gesf2+0x80>
   12850:	10000f1e 	bne	r2,zero,12890 <__gesf2+0x80>
   12854:	40000b1e 	bne	r8,zero,12884 <__gesf2+0x74>
   12858:	0005883a 	mov	r2,zero
   1285c:	f800283a 	ret
   12860:	103ff926 	beq	r2,zero,12848 <__gesf2+0x38>
   12864:	00bfff84 	movi	r2,-2
   12868:	f800283a 	ret
   1286c:	403ffd1e 	bne	r8,zero,12864 <__gesf2+0x54>
   12870:	18c03fcc 	andi	r3,r3,255
   12874:	19c03fd8 	cmpnei	r7,r3,255
   12878:	38001126 	beq	r7,zero,128c0 <__gesf2+0xb0>
   1287c:	1800111e 	bne	r3,zero,128c4 <__gesf2+0xb4>
   12880:	1000101e 	bne	r2,zero,128c4 <__gesf2+0xb4>
   12884:	00800044 	movi	r2,1
   12888:	2000081e 	bne	r4,zero,128ac <__gesf2+0x9c>
   1288c:	f800283a 	ret
   12890:	40000826 	beq	r8,zero,128b4 <__gesf2+0xa4>
   12894:	217ffb1e 	bne	r4,r5,12884 <__gesf2+0x74>
   12898:	000d883a 	mov	r6,zero
   1289c:	30c00216 	blt	r6,r3,128a8 <__gesf2+0x98>
   128a0:	123ff836 	bltu	r2,r8,12884 <__gesf2+0x74>
   128a4:	40bfec2e 	bgeu	r8,r2,12858 <__gesf2+0x48>
   128a8:	2000031e 	bne	r4,zero,128b8 <__gesf2+0xa8>
   128ac:	00bfffc4 	movi	r2,-1
   128b0:	f800283a 	ret
   128b4:	283ffd26 	beq	r5,zero,128ac <__gesf2+0x9c>
   128b8:	00800044 	movi	r2,1
   128bc:	f800283a 	ret
   128c0:	103fe81e 	bne	r2,zero,12864 <__gesf2+0x54>
   128c4:	217fef1e 	bne	r4,r5,12884 <__gesf2+0x74>
   128c8:	19bfee16 	blt	r3,r6,12884 <__gesf2+0x74>
   128cc:	003ff306 	br	1289c <__gesf2+0x8c>

000128d0 <__mulsf3>:
   128d0:	defff504 	addi	sp,sp,-44
   128d4:	2004d5fa 	srli	r2,r4,23
   128d8:	dcc00415 	stw	r19,16(sp)
   128dc:	2026d7fa 	srli	r19,r4,31
   128e0:	dc000115 	stw	r16,4(sp)
   128e4:	04002034 	movhi	r16,128
   128e8:	dd800715 	stw	r22,28(sp)
   128ec:	dd000515 	stw	r20,20(sp)
   128f0:	843fffc4 	addi	r16,r16,-1
   128f4:	dfc00a15 	stw	ra,40(sp)
   128f8:	df000915 	stw	fp,36(sp)
   128fc:	ddc00815 	stw	r23,32(sp)
   12900:	dd400615 	stw	r21,24(sp)
   12904:	dc800315 	stw	r18,12(sp)
   12908:	dc400215 	stw	r17,8(sp)
   1290c:	10803fcc 	andi	r2,r2,255
   12910:	8128703a 	and	r20,r16,r4
   12914:	9d803fcc 	andi	r22,r19,255
   12918:	10005626 	beq	r2,zero,12a74 <__mulsf3+0x1a4>
   1291c:	10c03fe0 	cmpeqi	r3,r2,255
   12920:	18002f1e 	bne	r3,zero,129e0 <__mulsf3+0x110>
   12924:	a02090fa 	slli	r16,r20,3
   12928:	14bfe044 	addi	r18,r2,-127
   1292c:	0023883a 	mov	r17,zero
   12930:	85010034 	orhi	r20,r16,1024
   12934:	002f883a 	mov	r23,zero
   12938:	2806d5fa 	srli	r3,r5,23
   1293c:	282ad7fa 	srli	r21,r5,31
   12940:	04002034 	movhi	r16,128
   12944:	843fffc4 	addi	r16,r16,-1
   12948:	18c03fcc 	andi	r3,r3,255
   1294c:	8160703a 	and	r16,r16,r5
   12950:	af003fcc 	andi	fp,r21,255
   12954:	18005126 	beq	r3,zero,12a9c <__mulsf3+0x1cc>
   12958:	18803fe0 	cmpeqi	r2,r3,255
   1295c:	10004a1e 	bne	r2,zero,12a88 <__mulsf3+0x1b8>
   12960:	802090fa 	slli	r16,r16,3
   12964:	18ffe044 	addi	r3,r3,-127
   12968:	90e5883a 	add	r18,r18,r3
   1296c:	84010034 	orhi	r16,r16,1024
   12970:	000b883a 	mov	r5,zero
   12974:	9d46f03a 	xor	r3,r19,r21
   12978:	89800428 	cmpgeui	r6,r17,16
   1297c:	1805883a 	mov	r2,r3
   12980:	91c00044 	addi	r7,r18,1
   12984:	18c03fcc 	andi	r3,r3,255
   12988:	30004b1e 	bne	r6,zero,12ab8 <__mulsf3+0x1e8>
   1298c:	882290ba 	slli	r17,r17,2
   12990:	01000074 	movhi	r4,1
   12994:	8909883a 	add	r4,r17,r4
   12998:	210a6817 	ldw	r4,10656(r4)
   1299c:	2000683a 	jmp	r4
   129a0:	00012ab8 	rdprs	zero,zero,1194
   129a4:	000129fc 	xorhi	zero,zero,1191
   129a8:	000129fc 	xorhi	zero,zero,1191
   129ac:	00012bf8 	rdprs	zero,zero,1199
   129b0:	000129f4 	movhi	zero,1191
   129b4:	000129f4 	movhi	zero,1191
   129b8:	00012be4 	muli	zero,zero,1199
   129bc:	00012bf8 	rdprs	zero,zero,1199
   129c0:	000129f4 	movhi	zero,1191
   129c4:	00012be4 	muli	zero,zero,1199
   129c8:	000129f4 	movhi	zero,1191
   129cc:	00012bf8 	rdprs	zero,zero,1199
   129d0:	00012c00 	call	12c0 <__alt_mem_onchip_ram-0xed40>
   129d4:	00012c00 	call	12c0 <__alt_mem_onchip_ram-0xed40>
   129d8:	00012c00 	call	12c0 <__alt_mem_onchip_ram-0xed40>
   129dc:	00012c10 	cmplti	zero,zero,1200
   129e0:	a000661e 	bne	r20,zero,12b7c <__mulsf3+0x2ac>
   129e4:	04400204 	movi	r17,8
   129e8:	04803fc4 	movi	r18,255
   129ec:	05c00084 	movi	r23,2
   129f0:	003fd106 	br	12938 <__mulsf3+0x68>
   129f4:	a021883a 	mov	r16,r20
   129f8:	b80b883a 	mov	r5,r23
   129fc:	290000a0 	cmpeqi	r4,r5,2
   12a00:	1805883a 	mov	r2,r3
   12a04:	2000291e 	bne	r4,zero,12aac <__mulsf3+0x1dc>
   12a08:	28c000e0 	cmpeqi	r3,r5,3
   12a0c:	1800a61e 	bne	r3,zero,12ca8 <__mulsf3+0x3d8>
   12a10:	29400060 	cmpeqi	r5,r5,1
   12a14:	28004626 	beq	r5,zero,12b30 <__mulsf3+0x260>
   12a18:	0007883a 	mov	r3,zero
   12a1c:	0021883a 	mov	r16,zero
   12a20:	18c03fcc 	andi	r3,r3,255
   12a24:	180695fa 	slli	r3,r3,23
   12a28:	01002034 	movhi	r4,128
   12a2c:	10803fcc 	andi	r2,r2,255
   12a30:	213fffc4 	addi	r4,r4,-1
   12a34:	100497fa 	slli	r2,r2,31
   12a38:	8120703a 	and	r16,r16,r4
   12a3c:	80e0b03a 	or	r16,r16,r3
   12a40:	8084b03a 	or	r2,r16,r2
   12a44:	dfc00a17 	ldw	ra,40(sp)
   12a48:	df000917 	ldw	fp,36(sp)
   12a4c:	ddc00817 	ldw	r23,32(sp)
   12a50:	dd800717 	ldw	r22,28(sp)
   12a54:	dd400617 	ldw	r21,24(sp)
   12a58:	dd000517 	ldw	r20,20(sp)
   12a5c:	dcc00417 	ldw	r19,16(sp)
   12a60:	dc800317 	ldw	r18,12(sp)
   12a64:	dc400217 	ldw	r17,8(sp)
   12a68:	dc000117 	ldw	r16,4(sp)
   12a6c:	dec00b04 	addi	sp,sp,44
   12a70:	f800283a 	ret
   12a74:	a000451e 	bne	r20,zero,12b8c <__mulsf3+0x2bc>
   12a78:	04400104 	movi	r17,4
   12a7c:	0025883a 	mov	r18,zero
   12a80:	05c00044 	movi	r23,1
   12a84:	003fac06 	br	12938 <__mulsf3+0x68>
   12a88:	94803fc4 	addi	r18,r18,255
   12a8c:	80004a1e 	bne	r16,zero,12bb8 <__mulsf3+0x2e8>
   12a90:	8c400094 	ori	r17,r17,2
   12a94:	01400084 	movi	r5,2
   12a98:	003fb606 	br	12974 <__mulsf3+0xa4>
   12a9c:	8000491e 	bne	r16,zero,12bc4 <__mulsf3+0x2f4>
   12aa0:	8c400054 	ori	r17,r17,1
   12aa4:	01400044 	movi	r5,1
   12aa8:	003fb206 	br	12974 <__mulsf3+0xa4>
   12aac:	00ffffc4 	movi	r3,-1
   12ab0:	0021883a 	mov	r16,zero
   12ab4:	003fda06 	br	12a20 <__mulsf3+0x150>
   12ab8:	a00cd43a 	srli	r6,r20,16
   12abc:	8012d43a 	srli	r9,r16,16
   12ac0:	a13fffcc 	andi	r4,r20,65535
   12ac4:	817fffcc 	andi	r5,r16,65535
   12ac8:	2151383a 	mul	r8,r4,r5
   12acc:	4929383a 	mul	r20,r9,r4
   12ad0:	314b383a 	mul	r5,r6,r5
   12ad4:	4006d43a 	srli	r3,r8,16
   12ad8:	324d383a 	mul	r6,r6,r9
   12adc:	a169883a 	add	r20,r20,r5
   12ae0:	1d07883a 	add	r3,r3,r20
   12ae4:	1940022e 	bgeu	r3,r5,12af0 <__mulsf3+0x220>
   12ae8:	01000074 	movhi	r4,1
   12aec:	310d883a 	add	r6,r6,r4
   12af0:	1808943a 	slli	r4,r3,16
   12af4:	1820d43a 	srli	r16,r3,16
   12af8:	423fffcc 	andi	r8,r8,65535
   12afc:	2209883a 	add	r4,r4,r8
   12b00:	200a91ba 	slli	r5,r4,6
   12b04:	81a1883a 	add	r16,r16,r6
   12b08:	2008d6ba 	srli	r4,r4,26
   12b0c:	802091ba 	slli	r16,r16,6
   12b10:	280ac03a 	cmpne	r5,r5,zero
   12b14:	2908b03a 	or	r4,r5,r4
   12b18:	8120b03a 	or	r16,r16,r4
   12b1c:	80c2002c 	andhi	r3,r16,2048
   12b20:	18005f26 	beq	r3,zero,12ca0 <__mulsf3+0x3d0>
   12b24:	8006d07a 	srli	r3,r16,1
   12b28:	8400004c 	andi	r16,r16,1
   12b2c:	1c20b03a 	or	r16,r3,r16
   12b30:	38c01fc4 	addi	r3,r7,127
   12b34:	00c0400e 	bge	zero,r3,12c38 <__mulsf3+0x368>
   12b38:	810001cc 	andi	r4,r16,7
   12b3c:	20000426 	beq	r4,zero,12b50 <__mulsf3+0x280>
   12b40:	810003cc 	andi	r4,r16,15
   12b44:	21000120 	cmpeqi	r4,r4,4
   12b48:	2000011e 	bne	r4,zero,12b50 <__mulsf3+0x280>
   12b4c:	84000104 	addi	r16,r16,4
   12b50:	8102002c 	andhi	r4,r16,2048
   12b54:	20000426 	beq	r4,zero,12b68 <__mulsf3+0x298>
   12b58:	00fe0034 	movhi	r3,63488
   12b5c:	18ffffc4 	addi	r3,r3,-1
   12b60:	80e0703a 	and	r16,r16,r3
   12b64:	38c02004 	addi	r3,r7,128
   12b68:	19003fc8 	cmpgei	r4,r3,255
   12b6c:	203fcf1e 	bne	r4,zero,12aac <__mulsf3+0x1dc>
   12b70:	802091ba 	slli	r16,r16,6
   12b74:	8020d27a 	srli	r16,r16,9
   12b78:	003fa906 	br	12a20 <__mulsf3+0x150>
   12b7c:	04400304 	movi	r17,12
   12b80:	04803fc4 	movi	r18,255
   12b84:	05c000c4 	movi	r23,3
   12b88:	003f6b06 	br	12938 <__mulsf3+0x68>
   12b8c:	a009883a 	mov	r4,r20
   12b90:	d9400015 	stw	r5,0(sp)
   12b94:	0012e580 	call	12e58 <__clzsi2>
   12b98:	10fffec4 	addi	r3,r2,-5
   12b9c:	04bfe284 	movi	r18,-118
   12ba0:	a0e8983a 	sll	r20,r20,r3
   12ba4:	90a5c83a 	sub	r18,r18,r2
   12ba8:	0023883a 	mov	r17,zero
   12bac:	002f883a 	mov	r23,zero
   12bb0:	d9400017 	ldw	r5,0(sp)
   12bb4:	003f6006 	br	12938 <__mulsf3+0x68>
   12bb8:	8c4000d4 	ori	r17,r17,3
   12bbc:	014000c4 	movi	r5,3
   12bc0:	003f6c06 	br	12974 <__mulsf3+0xa4>
   12bc4:	8009883a 	mov	r4,r16
   12bc8:	0012e580 	call	12e58 <__clzsi2>
   12bcc:	10fffec4 	addi	r3,r2,-5
   12bd0:	9085c83a 	sub	r2,r18,r2
   12bd4:	80e0983a 	sll	r16,r16,r3
   12bd8:	14bfe284 	addi	r18,r2,-118
   12bdc:	000b883a 	mov	r5,zero
   12be0:	003f6406 	br	12974 <__mulsf3+0xa4>
   12be4:	04002034 	movhi	r16,128
   12be8:	0005883a 	mov	r2,zero
   12bec:	843fffc4 	addi	r16,r16,-1
   12bf0:	00ffffc4 	movi	r3,-1
   12bf4:	003f8a06 	br	12a20 <__mulsf3+0x150>
   12bf8:	e007883a 	mov	r3,fp
   12bfc:	003f7f06 	br	129fc <__mulsf3+0x12c>
   12c00:	a021883a 	mov	r16,r20
   12c04:	b007883a 	mov	r3,r22
   12c08:	b80b883a 	mov	r5,r23
   12c0c:	003f7b06 	br	129fc <__mulsf3+0x12c>
   12c10:	a080102c 	andhi	r2,r20,64
   12c14:	10001c26 	beq	r2,zero,12c88 <__mulsf3+0x3b8>
   12c18:	8080102c 	andhi	r2,r16,64
   12c1c:	10001a1e 	bne	r2,zero,12c88 <__mulsf3+0x3b8>
   12c20:	00802034 	movhi	r2,128
   12c24:	10bfffc4 	addi	r2,r2,-1
   12c28:	84001034 	orhi	r16,r16,64
   12c2c:	80a0703a 	and	r16,r16,r2
   12c30:	a805883a 	mov	r2,r21
   12c34:	003fee06 	br	12bf0 <__mulsf3+0x320>
   12c38:	01000044 	movi	r4,1
   12c3c:	20c7c83a 	sub	r3,r4,r3
   12c40:	19000708 	cmpgei	r4,r3,28
   12c44:	203f741e 	bne	r4,zero,12a18 <__mulsf3+0x148>
   12c48:	39c02784 	addi	r7,r7,158
   12c4c:	81ce983a 	sll	r7,r16,r7
   12c50:	80e0d83a 	srl	r16,r16,r3
   12c54:	3806c03a 	cmpne	r3,r7,zero
   12c58:	80e0b03a 	or	r16,r16,r3
   12c5c:	80c001cc 	andi	r3,r16,7
   12c60:	18000426 	beq	r3,zero,12c74 <__mulsf3+0x3a4>
   12c64:	80c003cc 	andi	r3,r16,15
   12c68:	18c00120 	cmpeqi	r3,r3,4
   12c6c:	1800011e 	bne	r3,zero,12c74 <__mulsf3+0x3a4>
   12c70:	84000104 	addi	r16,r16,4
   12c74:	80c1002c 	andhi	r3,r16,1024
   12c78:	183fbd26 	beq	r3,zero,12b70 <__mulsf3+0x2a0>
   12c7c:	00c00044 	movi	r3,1
   12c80:	0021883a 	mov	r16,zero
   12c84:	003f6606 	br	12a20 <__mulsf3+0x150>
   12c88:	00802034 	movhi	r2,128
   12c8c:	10bfffc4 	addi	r2,r2,-1
   12c90:	a4001034 	orhi	r16,r20,64
   12c94:	80a0703a 	and	r16,r16,r2
   12c98:	9805883a 	mov	r2,r19
   12c9c:	003fd406 	br	12bf0 <__mulsf3+0x320>
   12ca0:	900f883a 	mov	r7,r18
   12ca4:	003fa206 	br	12b30 <__mulsf3+0x260>
   12ca8:	00c02034 	movhi	r3,128
   12cac:	84001034 	orhi	r16,r16,64
   12cb0:	18ffffc4 	addi	r3,r3,-1
   12cb4:	80e0703a 	and	r16,r16,r3
   12cb8:	003fcd06 	br	12bf0 <__mulsf3+0x320>

00012cbc <__fixsfsi>:
   12cbc:	2004d5fa 	srli	r2,r4,23
   12cc0:	00c02034 	movhi	r3,128
   12cc4:	18ffffc4 	addi	r3,r3,-1
   12cc8:	10803fcc 	andi	r2,r2,255
   12ccc:	11401ff0 	cmpltui	r5,r2,127
   12cd0:	1906703a 	and	r3,r3,r4
   12cd4:	2008d7fa 	srli	r4,r4,31
   12cd8:	28000e1e 	bne	r5,zero,12d14 <__fixsfsi+0x58>
   12cdc:	114027b0 	cmpltui	r5,r2,158
   12ce0:	28000826 	beq	r5,zero,12d04 <__fixsfsi+0x48>
   12ce4:	11402590 	cmplti	r5,r2,150
   12ce8:	18c02034 	orhi	r3,r3,128
   12cec:	28000b1e 	bne	r5,zero,12d1c <__fixsfsi+0x60>
   12cf0:	10bfda84 	addi	r2,r2,-150
   12cf4:	1884983a 	sll	r2,r3,r2
   12cf8:	20000726 	beq	r4,zero,12d18 <__fixsfsi+0x5c>
   12cfc:	0085c83a 	sub	r2,zero,r2
   12d00:	f800283a 	ret
   12d04:	00a00034 	movhi	r2,32768
   12d08:	10bfffc4 	addi	r2,r2,-1
   12d0c:	2085883a 	add	r2,r4,r2
   12d10:	f800283a 	ret
   12d14:	0005883a 	mov	r2,zero
   12d18:	f800283a 	ret
   12d1c:	01402584 	movi	r5,150
   12d20:	2885c83a 	sub	r2,r5,r2
   12d24:	1884d83a 	srl	r2,r3,r2
   12d28:	003ff306 	br	12cf8 <__fixsfsi+0x3c>

00012d2c <__floatsisf>:
   12d2c:	defffd04 	addi	sp,sp,-12
   12d30:	dfc00215 	stw	ra,8(sp)
   12d34:	dc400115 	stw	r17,4(sp)
   12d38:	dc000015 	stw	r16,0(sp)
   12d3c:	20003c26 	beq	r4,zero,12e30 <__floatsisf+0x104>
   12d40:	2021883a 	mov	r16,r4
   12d44:	2022d7fa 	srli	r17,r4,31
   12d48:	20003d16 	blt	r4,zero,12e40 <__floatsisf+0x114>
   12d4c:	8009883a 	mov	r4,r16
   12d50:	0012e580 	call	12e58 <__clzsi2>
   12d54:	01402784 	movi	r5,158
   12d58:	288bc83a 	sub	r5,r5,r2
   12d5c:	28c025c8 	cmpgei	r3,r5,151
   12d60:	1800081e 	bne	r3,zero,12d84 <__floatsisf+0x58>
   12d64:	10c00248 	cmpgei	r3,r2,9
   12d68:	18003726 	beq	r3,zero,12e48 <__floatsisf+0x11c>
   12d6c:	10fffe04 	addi	r3,r2,-8
   12d70:	80c8983a 	sll	r4,r16,r3
   12d74:	00802034 	movhi	r2,128
   12d78:	10bfffc4 	addi	r2,r2,-1
   12d7c:	2088703a 	and	r4,r4,r2
   12d80:	00001d06 	br	12df8 <__floatsisf+0xcc>
   12d84:	28c02690 	cmplti	r3,r5,154
   12d88:	1800071e 	bne	r3,zero,12da8 <__floatsisf+0x7c>
   12d8c:	110006c4 	addi	r4,r2,27
   12d90:	00c00144 	movi	r3,5
   12d94:	8108983a 	sll	r4,r16,r4
   12d98:	1887c83a 	sub	r3,r3,r2
   12d9c:	80e0d83a 	srl	r16,r16,r3
   12da0:	2008c03a 	cmpne	r4,r4,zero
   12da4:	8120b03a 	or	r16,r16,r4
   12da8:	10c00190 	cmplti	r3,r2,6
   12dac:	1800021e 	bne	r3,zero,12db8 <__floatsisf+0x8c>
   12db0:	10fffec4 	addi	r3,r2,-5
   12db4:	80e0983a 	sll	r16,r16,r3
   12db8:	013f0034 	movhi	r4,64512
   12dbc:	213fffc4 	addi	r4,r4,-1
   12dc0:	818001cc 	andi	r6,r16,7
   12dc4:	8106703a 	and	r3,r16,r4
   12dc8:	30000926 	beq	r6,zero,12df0 <__floatsisf+0xc4>
   12dcc:	840003cc 	andi	r16,r16,15
   12dd0:	84000120 	cmpeqi	r16,r16,4
   12dd4:	8000061e 	bne	r16,zero,12df0 <__floatsisf+0xc4>
   12dd8:	18c00104 	addi	r3,r3,4
   12ddc:	1981002c 	andhi	r6,r3,1024
   12de0:	30000326 	beq	r6,zero,12df0 <__floatsisf+0xc4>
   12de4:	014027c4 	movi	r5,159
   12de8:	1906703a 	and	r3,r3,r4
   12dec:	288bc83a 	sub	r5,r5,r2
   12df0:	180891ba 	slli	r4,r3,6
   12df4:	2008d27a 	srli	r4,r4,9
   12df8:	29403fcc 	andi	r5,r5,255
   12dfc:	280a95fa 	slli	r5,r5,23
   12e00:	88c03fcc 	andi	r3,r17,255
   12e04:	00802034 	movhi	r2,128
   12e08:	180697fa 	slli	r3,r3,31
   12e0c:	10bfffc4 	addi	r2,r2,-1
   12e10:	2084703a 	and	r2,r4,r2
   12e14:	1144b03a 	or	r2,r2,r5
   12e18:	10c4b03a 	or	r2,r2,r3
   12e1c:	dfc00217 	ldw	ra,8(sp)
   12e20:	dc400117 	ldw	r17,4(sp)
   12e24:	dc000017 	ldw	r16,0(sp)
   12e28:	dec00304 	addi	sp,sp,12
   12e2c:	f800283a 	ret
   12e30:	0023883a 	mov	r17,zero
   12e34:	000b883a 	mov	r5,zero
   12e38:	0009883a 	mov	r4,zero
   12e3c:	003fee06 	br	12df8 <__floatsisf+0xcc>
   12e40:	0121c83a 	sub	r16,zero,r4
   12e44:	003fc106 	br	12d4c <__floatsisf+0x20>
   12e48:	00c02034 	movhi	r3,128
   12e4c:	18ffffc4 	addi	r3,r3,-1
   12e50:	80c8703a 	and	r4,r16,r3
   12e54:	003fe806 	br	12df8 <__floatsisf+0xcc>

00012e58 <__clzsi2>:
   12e58:	00bfffd4 	movui	r2,65535
   12e5c:	11000436 	bltu	r2,r4,12e70 <__clzsi2+0x18>
   12e60:	20804030 	cmpltui	r2,r4,256
   12e64:	10000b26 	beq	r2,zero,12e94 <__clzsi2+0x3c>
   12e68:	01400804 	movi	r5,32
   12e6c:	00000406 	br	12e80 <__clzsi2+0x28>
   12e70:	00804034 	movhi	r2,256
   12e74:	20800a36 	bltu	r4,r2,12ea0 <__clzsi2+0x48>
   12e78:	2008d63a 	srli	r4,r4,24
   12e7c:	01400204 	movi	r5,8
   12e80:	00c00074 	movhi	r3,1
   12e84:	20c7883a 	add	r3,r4,r3
   12e88:	1894cf43 	ldbu	r2,21309(r3)
   12e8c:	2885c83a 	sub	r2,r5,r2
   12e90:	f800283a 	ret
   12e94:	2008d23a 	srli	r4,r4,8
   12e98:	01400604 	movi	r5,24
   12e9c:	003ff806 	br	12e80 <__clzsi2+0x28>
   12ea0:	2008d43a 	srli	r4,r4,16
   12ea4:	01400404 	movi	r5,16
   12ea8:	003ff506 	br	12e80 <__clzsi2+0x28>

00012eac <memcpy>:
   12eac:	2005883a 	mov	r2,r4
   12eb0:	218d883a 	add	r6,r4,r6
   12eb4:	2007883a 	mov	r3,r4
   12eb8:	1980011e 	bne	r3,r6,12ec0 <memcpy+0x14>
   12ebc:	f800283a 	ret
   12ec0:	29400044 	addi	r5,r5,1
   12ec4:	293fffc3 	ldbu	r4,-1(r5)
   12ec8:	18c00044 	addi	r3,r3,1
   12ecc:	193fffc5 	stb	r4,-1(r3)
   12ed0:	003ff906 	br	12eb8 <memcpy+0xc>

00012ed4 <_printf_r>:
   12ed4:	defffd04 	addi	sp,sp,-12
   12ed8:	dfc00015 	stw	ra,0(sp)
   12edc:	d9800115 	stw	r6,4(sp)
   12ee0:	d9c00215 	stw	r7,8(sp)
   12ee4:	21800217 	ldw	r6,8(r4)
   12ee8:	00800074 	movhi	r2,1
   12eec:	108d6104 	addi	r2,r2,13700
   12ef0:	30800115 	stw	r2,4(r6)
   12ef4:	280d883a 	mov	r6,r5
   12ef8:	21400217 	ldw	r5,8(r4)
   12efc:	d9c00104 	addi	r7,sp,4
   12f00:	00130740 	call	13074 <___vfprintf_internal_r>
   12f04:	dfc00017 	ldw	ra,0(sp)
   12f08:	dec00304 	addi	sp,sp,12
   12f0c:	f800283a 	ret

00012f10 <printf>:
   12f10:	defffc04 	addi	sp,sp,-16
   12f14:	dfc00015 	stw	ra,0(sp)
   12f18:	d9400115 	stw	r5,4(sp)
   12f1c:	d9800215 	stw	r6,8(sp)
   12f20:	d9c00315 	stw	r7,12(sp)
   12f24:	00800074 	movhi	r2,1
   12f28:	10d5ca17 	ldw	r3,22312(r2)
   12f2c:	00800074 	movhi	r2,1
   12f30:	108d6104 	addi	r2,r2,13700
   12f34:	19400217 	ldw	r5,8(r3)
   12f38:	d9800104 	addi	r6,sp,4
   12f3c:	28800115 	stw	r2,4(r5)
   12f40:	200b883a 	mov	r5,r4
   12f44:	19000217 	ldw	r4,8(r3)
   12f48:	001356c0 	call	1356c <__vfprintf_internal>
   12f4c:	dfc00017 	ldw	ra,0(sp)
   12f50:	dec00404 	addi	sp,sp,16
   12f54:	f800283a 	ret

00012f58 <_puts_r>:
   12f58:	defffd04 	addi	sp,sp,-12
   12f5c:	dc000015 	stw	r16,0(sp)
   12f60:	2021883a 	mov	r16,r4
   12f64:	2809883a 	mov	r4,r5
   12f68:	dfc00215 	stw	ra,8(sp)
   12f6c:	dc400115 	stw	r17,4(sp)
   12f70:	2823883a 	mov	r17,r5
   12f74:	0012fec0 	call	12fec <strlen>
   12f78:	81400217 	ldw	r5,8(r16)
   12f7c:	00c00074 	movhi	r3,1
   12f80:	18cd6104 	addi	r3,r3,13700
   12f84:	28c00115 	stw	r3,4(r5)
   12f88:	100f883a 	mov	r7,r2
   12f8c:	880d883a 	mov	r6,r17
   12f90:	8009883a 	mov	r4,r16
   12f94:	00135840 	call	13584 <__sfvwrite_small_dev>
   12f98:	10ffffe0 	cmpeqi	r3,r2,-1
   12f9c:	18000a1e 	bne	r3,zero,12fc8 <_puts_r+0x70>
   12fa0:	80800217 	ldw	r2,8(r16)
   12fa4:	81400217 	ldw	r5,8(r16)
   12fa8:	01800074 	movhi	r6,1
   12fac:	10800117 	ldw	r2,4(r2)
   12fb0:	01c00044 	movi	r7,1
   12fb4:	31951004 	addi	r6,r6,21568
   12fb8:	8009883a 	mov	r4,r16
   12fbc:	103ee83a 	callr	r2
   12fc0:	10bfffe0 	cmpeqi	r2,r2,-1
   12fc4:	0085c83a 	sub	r2,zero,r2
   12fc8:	dfc00217 	ldw	ra,8(sp)
   12fcc:	dc400117 	ldw	r17,4(sp)
   12fd0:	dc000017 	ldw	r16,0(sp)
   12fd4:	dec00304 	addi	sp,sp,12
   12fd8:	f800283a 	ret

00012fdc <puts>:
   12fdc:	00800074 	movhi	r2,1
   12fe0:	200b883a 	mov	r5,r4
   12fe4:	1115ca17 	ldw	r4,22312(r2)
   12fe8:	0012f581 	jmpi	12f58 <_puts_r>

00012fec <strlen>:
   12fec:	2005883a 	mov	r2,r4
   12ff0:	10c00007 	ldb	r3,0(r2)
   12ff4:	1800021e 	bne	r3,zero,13000 <strlen+0x14>
   12ff8:	1105c83a 	sub	r2,r2,r4
   12ffc:	f800283a 	ret
   13000:	10800044 	addi	r2,r2,1
   13004:	003ffa06 	br	12ff0 <strlen+0x4>

00013008 <print_repeat>:
   13008:	defffb04 	addi	sp,sp,-20
   1300c:	dc800315 	stw	r18,12(sp)
   13010:	dc400215 	stw	r17,8(sp)
   13014:	dc000115 	stw	r16,4(sp)
   13018:	dfc00415 	stw	ra,16(sp)
   1301c:	2025883a 	mov	r18,r4
   13020:	2823883a 	mov	r17,r5
   13024:	d9800005 	stb	r6,0(sp)
   13028:	3821883a 	mov	r16,r7
   1302c:	04000716 	blt	zero,r16,1304c <print_repeat+0x44>
   13030:	0005883a 	mov	r2,zero
   13034:	dfc00417 	ldw	ra,16(sp)
   13038:	dc800317 	ldw	r18,12(sp)
   1303c:	dc400217 	ldw	r17,8(sp)
   13040:	dc000117 	ldw	r16,4(sp)
   13044:	dec00504 	addi	sp,sp,20
   13048:	f800283a 	ret
   1304c:	88800117 	ldw	r2,4(r17)
   13050:	01c00044 	movi	r7,1
   13054:	d80d883a 	mov	r6,sp
   13058:	880b883a 	mov	r5,r17
   1305c:	9009883a 	mov	r4,r18
   13060:	103ee83a 	callr	r2
   13064:	843fffc4 	addi	r16,r16,-1
   13068:	103ff026 	beq	r2,zero,1302c <print_repeat+0x24>
   1306c:	00bfffc4 	movi	r2,-1
   13070:	003ff006 	br	13034 <print_repeat+0x2c>

00013074 <___vfprintf_internal_r>:
   13074:	deffe604 	addi	sp,sp,-104
   13078:	df001815 	stw	fp,96(sp)
   1307c:	ddc01715 	stw	r23,92(sp)
   13080:	dd801615 	stw	r22,88(sp)
   13084:	dd001415 	stw	r20,80(sp)
   13088:	dcc01315 	stw	r19,76(sp)
   1308c:	dc801215 	stw	r18,72(sp)
   13090:	dc401115 	stw	r17,68(sp)
   13094:	dc001015 	stw	r16,64(sp)
   13098:	dfc01915 	stw	ra,100(sp)
   1309c:	dd401515 	stw	r21,84(sp)
   130a0:	2023883a 	mov	r17,r4
   130a4:	282d883a 	mov	r22,r5
   130a8:	d9800515 	stw	r6,20(sp)
   130ac:	382f883a 	mov	r23,r7
   130b0:	0039883a 	mov	fp,zero
   130b4:	d8000215 	stw	zero,8(sp)
   130b8:	0027883a 	mov	r19,zero
   130bc:	0029883a 	mov	r20,zero
   130c0:	0025883a 	mov	r18,zero
   130c4:	0021883a 	mov	r16,zero
   130c8:	d8000115 	stw	zero,4(sp)
   130cc:	d8000015 	stw	zero,0(sp)
   130d0:	0005883a 	mov	r2,zero
   130d4:	00000506 	br	130ec <___vfprintf_internal_r+0x78>
   130d8:	11800060 	cmpeqi	r6,r2,1
   130dc:	3000251e 	bne	r6,zero,13174 <___vfprintf_internal_r+0x100>
   130e0:	11800088 	cmpgei	r6,r2,2
   130e4:	30000a1e 	bne	r6,zero,13110 <___vfprintf_internal_r+0x9c>
   130e8:	10001626 	beq	r2,zero,13144 <___vfprintf_internal_r+0xd0>
   130ec:	d8c00517 	ldw	r3,20(sp)
   130f0:	18c00044 	addi	r3,r3,1
   130f4:	197fffc3 	ldbu	r5,-1(r3)
   130f8:	d8c00515 	stw	r3,20(sp)
   130fc:	29003fcc 	andi	r4,r5,255
   13100:	2100201c 	xori	r4,r4,128
   13104:	213fe004 	addi	r4,r4,-128
   13108:	203ff31e 	bne	r4,zero,130d8 <___vfprintf_internal_r+0x64>
   1310c:	0000c806 	br	13430 <___vfprintf_internal_r+0x3bc>
   13110:	118000a0 	cmpeqi	r6,r2,2
   13114:	30001b1e 	bne	r6,zero,13184 <___vfprintf_internal_r+0x110>
   13118:	118000e0 	cmpeqi	r6,r2,3
   1311c:	303ff326 	beq	r6,zero,130ec <___vfprintf_internal_r+0x78>
   13120:	297ff404 	addi	r5,r5,-48
   13124:	29403fcc 	andi	r5,r5,255
   13128:	298002a8 	cmpgeui	r6,r5,10
   1312c:	3000271e 	bne	r6,zero,131cc <___vfprintf_internal_r+0x158>
   13130:	913fffe0 	cmpeqi	r4,r18,-1
   13134:	2000231e 	bne	r4,zero,131c4 <___vfprintf_internal_r+0x150>
   13138:	948002a4 	muli	r18,r18,10
   1313c:	2ca5883a 	add	r18,r5,r18
   13140:	003fea06 	br	130ec <___vfprintf_internal_r+0x78>
   13144:	21000960 	cmpeqi	r4,r4,37
   13148:	2000f81e 	bne	r4,zero,1352c <___vfprintf_internal_r+0x4b8>
   1314c:	b0800117 	ldw	r2,4(r22)
   13150:	d9400805 	stb	r5,32(sp)
   13154:	01c00044 	movi	r7,1
   13158:	d9800804 	addi	r6,sp,32
   1315c:	b00b883a 	mov	r5,r22
   13160:	8809883a 	mov	r4,r17
   13164:	103ee83a 	callr	r2
   13168:	1000b01e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   1316c:	e7000044 	addi	fp,fp,1
   13170:	003fde06 	br	130ec <___vfprintf_internal_r+0x78>
   13174:	20800c20 	cmpeqi	r2,r4,48
   13178:	1000f51e 	bne	r2,zero,13550 <___vfprintf_internal_r+0x4dc>
   1317c:	20800958 	cmpnei	r2,r4,37
   13180:	103ff226 	beq	r2,zero,1314c <___vfprintf_internal_r+0xd8>
   13184:	28bff404 	addi	r2,r5,-48
   13188:	10803fcc 	andi	r2,r2,255
   1318c:	118002a8 	cmpgeui	r6,r2,10
   13190:	3000081e 	bne	r6,zero,131b4 <___vfprintf_internal_r+0x140>
   13194:	813fffe0 	cmpeqi	r4,r16,-1
   13198:	2000041e 	bne	r4,zero,131ac <___vfprintf_internal_r+0x138>
   1319c:	840002a4 	muli	r16,r16,10
   131a0:	1421883a 	add	r16,r2,r16
   131a4:	00800084 	movi	r2,2
   131a8:	003fd006 	br	130ec <___vfprintf_internal_r+0x78>
   131ac:	0021883a 	mov	r16,zero
   131b0:	003ffb06 	br	131a0 <___vfprintf_internal_r+0x12c>
   131b4:	20800ba0 	cmpeqi	r2,r4,46
   131b8:	1000ea1e 	bne	r2,zero,13564 <___vfprintf_internal_r+0x4f0>
   131bc:	00800084 	movi	r2,2
   131c0:	003fd706 	br	13120 <___vfprintf_internal_r+0xac>
   131c4:	0025883a 	mov	r18,zero
   131c8:	003fdc06 	br	1313c <___vfprintf_internal_r+0xc8>
   131cc:	20801b20 	cmpeqi	r2,r4,108
   131d0:	1000e21e 	bne	r2,zero,1355c <___vfprintf_internal_r+0x4e8>
   131d4:	90bfffd8 	cmpnei	r2,r18,-1
   131d8:	10000e1e 	bne	r2,zero,13214 <___vfprintf_internal_r+0x1a0>
   131dc:	04800044 	movi	r18,1
   131e0:	20801a60 	cmpeqi	r2,r4,105
   131e4:	1000201e 	bne	r2,zero,13268 <___vfprintf_internal_r+0x1f4>
   131e8:	20801a88 	cmpgei	r2,r4,106
   131ec:	10000b1e 	bne	r2,zero,1321c <___vfprintf_internal_r+0x1a8>
   131f0:	208018e0 	cmpeqi	r2,r4,99
   131f4:	10009b1e 	bne	r2,zero,13464 <___vfprintf_internal_r+0x3f0>
   131f8:	20801920 	cmpeqi	r2,r4,100
   131fc:	10001a1e 	bne	r2,zero,13268 <___vfprintf_internal_r+0x1f4>
   13200:	21001620 	cmpeqi	r4,r4,88
   13204:	203fb226 	beq	r4,zero,130d0 <___vfprintf_internal_r+0x5c>
   13208:	00800044 	movi	r2,1
   1320c:	d8800215 	stw	r2,8(sp)
   13210:	00000e06 	br	1324c <___vfprintf_internal_r+0x1d8>
   13214:	d8000015 	stw	zero,0(sp)
   13218:	003ff106 	br	131e0 <___vfprintf_internal_r+0x16c>
   1321c:	20801ce0 	cmpeqi	r2,r4,115
   13220:	1000a71e 	bne	r2,zero,134c0 <___vfprintf_internal_r+0x44c>
   13224:	20801d08 	cmpgei	r2,r4,116
   13228:	1000041e 	bne	r2,zero,1323c <___vfprintf_internal_r+0x1c8>
   1322c:	21001be0 	cmpeqi	r4,r4,111
   13230:	203fa726 	beq	r4,zero,130d0 <___vfprintf_internal_r+0x5c>
   13234:	05000204 	movi	r20,8
   13238:	00000506 	br	13250 <___vfprintf_internal_r+0x1dc>
   1323c:	20801d60 	cmpeqi	r2,r4,117
   13240:	1000031e 	bne	r2,zero,13250 <___vfprintf_internal_r+0x1dc>
   13244:	21001e20 	cmpeqi	r4,r4,120
   13248:	203fa126 	beq	r4,zero,130d0 <___vfprintf_internal_r+0x5c>
   1324c:	05000404 	movi	r20,16
   13250:	b8800104 	addi	r2,r23,4
   13254:	d8800415 	stw	r2,16(sp)
   13258:	bd400017 	ldw	r21,0(r23)
   1325c:	0027883a 	mov	r19,zero
   13260:	0017883a 	mov	r11,zero
   13264:	00000a06 	br	13290 <___vfprintf_internal_r+0x21c>
   13268:	b8800104 	addi	r2,r23,4
   1326c:	d8800415 	stw	r2,16(sp)
   13270:	983ff726 	beq	r19,zero,13250 <___vfprintf_internal_r+0x1dc>
   13274:	bd400017 	ldw	r21,0(r23)
   13278:	a8000216 	blt	r21,zero,13284 <___vfprintf_internal_r+0x210>
   1327c:	04c00044 	movi	r19,1
   13280:	003ff706 	br	13260 <___vfprintf_internal_r+0x1ec>
   13284:	056bc83a 	sub	r21,zero,r21
   13288:	04c00044 	movi	r19,1
   1328c:	02c00044 	movi	r11,1
   13290:	ddc00804 	addi	r23,sp,32
   13294:	b80d883a 	mov	r6,r23
   13298:	a8002e1e 	bne	r21,zero,13354 <___vfprintf_internal_r+0x2e0>
   1329c:	b985c83a 	sub	r2,r23,r6
   132a0:	d8800315 	stw	r2,12(sp)
   132a4:	9085c83a 	sub	r2,r18,r2
   132a8:	0080090e 	bge	zero,r2,132d0 <___vfprintf_internal_r+0x25c>
   132ac:	b885883a 	add	r2,r23,r2
   132b0:	d8c01004 	addi	r3,sp,64
   132b4:	b8c0042e 	bgeu	r23,r3,132c8 <___vfprintf_internal_r+0x254>
   132b8:	bdc00044 	addi	r23,r23,1
   132bc:	00c00c04 	movi	r3,48
   132c0:	b8ffffc5 	stb	r3,-1(r23)
   132c4:	b8bffa1e 	bne	r23,r2,132b0 <___vfprintf_internal_r+0x23c>
   132c8:	b985c83a 	sub	r2,r23,r6
   132cc:	d8800315 	stw	r2,12(sp)
   132d0:	d8800317 	ldw	r2,12(sp)
   132d4:	5895883a 	add	r10,r11,r2
   132d8:	d8800017 	ldw	r2,0(sp)
   132dc:	82abc83a 	sub	r21,r16,r10
   132e0:	10003226 	beq	r2,zero,133ac <___vfprintf_internal_r+0x338>
   132e4:	58000a26 	beq	r11,zero,13310 <___vfprintf_internal_r+0x29c>
   132e8:	00800b44 	movi	r2,45
   132ec:	d88007c5 	stb	r2,31(sp)
   132f0:	b0800117 	ldw	r2,4(r22)
   132f4:	01c00044 	movi	r7,1
   132f8:	d98007c4 	addi	r6,sp,31
   132fc:	b00b883a 	mov	r5,r22
   13300:	8809883a 	mov	r4,r17
   13304:	103ee83a 	callr	r2
   13308:	1000481e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   1330c:	e7000044 	addi	fp,fp,1
   13310:	0540070e 	bge	zero,r21,13330 <___vfprintf_internal_r+0x2bc>
   13314:	a80f883a 	mov	r7,r21
   13318:	01800c04 	movi	r6,48
   1331c:	b00b883a 	mov	r5,r22
   13320:	8809883a 	mov	r4,r17
   13324:	00130080 	call	13008 <print_repeat>
   13328:	1000401e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   1332c:	e579883a 	add	fp,fp,r21
   13330:	d8800317 	ldw	r2,12(sp)
   13334:	e5f9883a 	add	fp,fp,r23
   13338:	15ebc83a 	sub	r21,r2,r23
   1333c:	adc5883a 	add	r2,r21,r23
   13340:	e5c7c83a 	sub	r3,fp,r23
   13344:	00802f16 	blt	zero,r2,13404 <___vfprintf_internal_r+0x390>
   13348:	ddc00417 	ldw	r23,16(sp)
   1334c:	1839883a 	mov	fp,r3
   13350:	003f5f06 	br	130d0 <___vfprintf_internal_r+0x5c>
   13354:	a809883a 	mov	r4,r21
   13358:	a00b883a 	mov	r5,r20
   1335c:	d9800615 	stw	r6,24(sp)
   13360:	dac00315 	stw	r11,12(sp)
   13364:	0011ddc0 	call	11ddc <__udivsi3>
   13368:	1509383a 	mul	r4,r2,r20
   1336c:	dac00317 	ldw	r11,12(sp)
   13370:	d9800617 	ldw	r6,24(sp)
   13374:	a92bc83a 	sub	r21,r21,r4
   13378:	a9000288 	cmpgei	r4,r21,10
   1337c:	2000051e 	bne	r4,zero,13394 <___vfprintf_internal_r+0x320>
   13380:	ad400c04 	addi	r21,r21,48
   13384:	bdc00044 	addi	r23,r23,1
   13388:	bd7fffc5 	stb	r21,-1(r23)
   1338c:	102b883a 	mov	r21,r2
   13390:	003fc106 	br	13298 <___vfprintf_internal_r+0x224>
   13394:	d8c00217 	ldw	r3,8(sp)
   13398:	18000226 	beq	r3,zero,133a4 <___vfprintf_internal_r+0x330>
   1339c:	ad400dc4 	addi	r21,r21,55
   133a0:	003ff806 	br	13384 <___vfprintf_internal_r+0x310>
   133a4:	ad4015c4 	addi	r21,r21,87
   133a8:	003ff606 	br	13384 <___vfprintf_internal_r+0x310>
   133ac:	0540090e 	bge	zero,r21,133d4 <___vfprintf_internal_r+0x360>
   133b0:	a80f883a 	mov	r7,r21
   133b4:	01800804 	movi	r6,32
   133b8:	b00b883a 	mov	r5,r22
   133bc:	8809883a 	mov	r4,r17
   133c0:	dac00615 	stw	r11,24(sp)
   133c4:	00130080 	call	13008 <print_repeat>
   133c8:	1000181e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   133cc:	dac00617 	ldw	r11,24(sp)
   133d0:	e579883a 	add	fp,fp,r21
   133d4:	583fd626 	beq	r11,zero,13330 <___vfprintf_internal_r+0x2bc>
   133d8:	00800b44 	movi	r2,45
   133dc:	d88007c5 	stb	r2,31(sp)
   133e0:	b0800117 	ldw	r2,4(r22)
   133e4:	01c00044 	movi	r7,1
   133e8:	d98007c4 	addi	r6,sp,31
   133ec:	b00b883a 	mov	r5,r22
   133f0:	8809883a 	mov	r4,r17
   133f4:	103ee83a 	callr	r2
   133f8:	10000c1e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   133fc:	e7000044 	addi	fp,fp,1
   13400:	003fcb06 	br	13330 <___vfprintf_internal_r+0x2bc>
   13404:	bdffffc4 	addi	r23,r23,-1
   13408:	b8800003 	ldbu	r2,0(r23)
   1340c:	01c00044 	movi	r7,1
   13410:	d98007c4 	addi	r6,sp,31
   13414:	d88007c5 	stb	r2,31(sp)
   13418:	b0800117 	ldw	r2,4(r22)
   1341c:	b00b883a 	mov	r5,r22
   13420:	8809883a 	mov	r4,r17
   13424:	103ee83a 	callr	r2
   13428:	103fc426 	beq	r2,zero,1333c <___vfprintf_internal_r+0x2c8>
   1342c:	073fffc4 	movi	fp,-1
   13430:	e005883a 	mov	r2,fp
   13434:	dfc01917 	ldw	ra,100(sp)
   13438:	df001817 	ldw	fp,96(sp)
   1343c:	ddc01717 	ldw	r23,92(sp)
   13440:	dd801617 	ldw	r22,88(sp)
   13444:	dd401517 	ldw	r21,84(sp)
   13448:	dd001417 	ldw	r20,80(sp)
   1344c:	dcc01317 	ldw	r19,76(sp)
   13450:	dc801217 	ldw	r18,72(sp)
   13454:	dc401117 	ldw	r17,68(sp)
   13458:	dc001017 	ldw	r16,64(sp)
   1345c:	dec01a04 	addi	sp,sp,104
   13460:	f800283a 	ret
   13464:	80800090 	cmplti	r2,r16,2
   13468:	1000081e 	bne	r2,zero,1348c <___vfprintf_internal_r+0x418>
   1346c:	857fffc4 	addi	r21,r16,-1
   13470:	a80f883a 	mov	r7,r21
   13474:	01800804 	movi	r6,32
   13478:	b00b883a 	mov	r5,r22
   1347c:	8809883a 	mov	r4,r17
   13480:	00130080 	call	13008 <print_repeat>
   13484:	103fe91e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   13488:	e579883a 	add	fp,fp,r21
   1348c:	b8800017 	ldw	r2,0(r23)
   13490:	01c00044 	movi	r7,1
   13494:	d9800804 	addi	r6,sp,32
   13498:	d8800805 	stb	r2,32(sp)
   1349c:	b0800117 	ldw	r2,4(r22)
   134a0:	b00b883a 	mov	r5,r22
   134a4:	8809883a 	mov	r4,r17
   134a8:	bd400104 	addi	r21,r23,4
   134ac:	103ee83a 	callr	r2
   134b0:	103fde1e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   134b4:	e7000044 	addi	fp,fp,1
   134b8:	a82f883a 	mov	r23,r21
   134bc:	003f0b06 	br	130ec <___vfprintf_internal_r+0x78>
   134c0:	bd400017 	ldw	r21,0(r23)
   134c4:	b8800104 	addi	r2,r23,4
   134c8:	d8800315 	stw	r2,12(sp)
   134cc:	a809883a 	mov	r4,r21
   134d0:	0012fec0 	call	12fec <strlen>
   134d4:	8095c83a 	sub	r10,r16,r2
   134d8:	102f883a 	mov	r23,r2
   134dc:	0280090e 	bge	zero,r10,13504 <___vfprintf_internal_r+0x490>
   134e0:	500f883a 	mov	r7,r10
   134e4:	01800804 	movi	r6,32
   134e8:	b00b883a 	mov	r5,r22
   134ec:	8809883a 	mov	r4,r17
   134f0:	da800415 	stw	r10,16(sp)
   134f4:	00130080 	call	13008 <print_repeat>
   134f8:	103fcc1e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   134fc:	da800417 	ldw	r10,16(sp)
   13500:	e2b9883a 	add	fp,fp,r10
   13504:	b0800117 	ldw	r2,4(r22)
   13508:	b80f883a 	mov	r7,r23
   1350c:	a80d883a 	mov	r6,r21
   13510:	b00b883a 	mov	r5,r22
   13514:	8809883a 	mov	r4,r17
   13518:	103ee83a 	callr	r2
   1351c:	103fc31e 	bne	r2,zero,1342c <___vfprintf_internal_r+0x3b8>
   13520:	e5f9883a 	add	fp,fp,r23
   13524:	ddc00317 	ldw	r23,12(sp)
   13528:	003ef006 	br	130ec <___vfprintf_internal_r+0x78>
   1352c:	d8000215 	stw	zero,8(sp)
   13530:	d8000115 	stw	zero,4(sp)
   13534:	d8000015 	stw	zero,0(sp)
   13538:	04c00044 	movi	r19,1
   1353c:	05000284 	movi	r20,10
   13540:	04bfffc4 	movi	r18,-1
   13544:	043fffc4 	movi	r16,-1
   13548:	00800044 	movi	r2,1
   1354c:	003ee706 	br	130ec <___vfprintf_internal_r+0x78>
   13550:	00800044 	movi	r2,1
   13554:	d8800015 	stw	r2,0(sp)
   13558:	003f1206 	br	131a4 <___vfprintf_internal_r+0x130>
   1355c:	00800044 	movi	r2,1
   13560:	d8800115 	stw	r2,4(sp)
   13564:	008000c4 	movi	r2,3
   13568:	003ee006 	br	130ec <___vfprintf_internal_r+0x78>

0001356c <__vfprintf_internal>:
   1356c:	00800074 	movhi	r2,1
   13570:	300f883a 	mov	r7,r6
   13574:	280d883a 	mov	r6,r5
   13578:	200b883a 	mov	r5,r4
   1357c:	1115ca17 	ldw	r4,22312(r2)
   13580:	00130741 	jmpi	13074 <___vfprintf_internal_r>

00013584 <__sfvwrite_small_dev>:
   13584:	2880000b 	ldhu	r2,0(r5)
   13588:	1080020c 	andi	r2,r2,8
   1358c:	10002526 	beq	r2,zero,13624 <__sfvwrite_small_dev+0xa0>
   13590:	2880008f 	ldh	r2,2(r5)
   13594:	defffb04 	addi	sp,sp,-20
   13598:	dcc00315 	stw	r19,12(sp)
   1359c:	dc800215 	stw	r18,8(sp)
   135a0:	dc400115 	stw	r17,4(sp)
   135a4:	dc000015 	stw	r16,0(sp)
   135a8:	dfc00415 	stw	ra,16(sp)
   135ac:	2027883a 	mov	r19,r4
   135b0:	2821883a 	mov	r16,r5
   135b4:	3025883a 	mov	r18,r6
   135b8:	3823883a 	mov	r17,r7
   135bc:	1000100e 	bge	r2,zero,13600 <__sfvwrite_small_dev+0x7c>
   135c0:	8080000b 	ldhu	r2,0(r16)
   135c4:	10801014 	ori	r2,r2,64
   135c8:	8080000d 	sth	r2,0(r16)
   135cc:	00bfffc4 	movi	r2,-1
   135d0:	00000d06 	br	13608 <__sfvwrite_small_dev+0x84>
   135d4:	88810050 	cmplti	r2,r17,1025
   135d8:	880f883a 	mov	r7,r17
   135dc:	1000011e 	bne	r2,zero,135e4 <__sfvwrite_small_dev+0x60>
   135e0:	01c10004 	movi	r7,1024
   135e4:	8140008f 	ldh	r5,2(r16)
   135e8:	900d883a 	mov	r6,r18
   135ec:	9809883a 	mov	r4,r19
   135f0:	001362c0 	call	1362c <_write_r>
   135f4:	00bff20e 	bge	zero,r2,135c0 <__sfvwrite_small_dev+0x3c>
   135f8:	88a3c83a 	sub	r17,r17,r2
   135fc:	90a5883a 	add	r18,r18,r2
   13600:	047ff416 	blt	zero,r17,135d4 <__sfvwrite_small_dev+0x50>
   13604:	0005883a 	mov	r2,zero
   13608:	dfc00417 	ldw	ra,16(sp)
   1360c:	dcc00317 	ldw	r19,12(sp)
   13610:	dc800217 	ldw	r18,8(sp)
   13614:	dc400117 	ldw	r17,4(sp)
   13618:	dc000017 	ldw	r16,0(sp)
   1361c:	dec00504 	addi	sp,sp,20
   13620:	f800283a 	ret
   13624:	00bfffc4 	movi	r2,-1
   13628:	f800283a 	ret

0001362c <_write_r>:
   1362c:	defffe04 	addi	sp,sp,-8
   13630:	dc000015 	stw	r16,0(sp)
   13634:	00800074 	movhi	r2,1
   13638:	2021883a 	mov	r16,r4
   1363c:	2809883a 	mov	r4,r5
   13640:	300b883a 	mov	r5,r6
   13644:	380d883a 	mov	r6,r7
   13648:	dfc00115 	stw	ra,4(sp)
   1364c:	10169a15 	stw	zero,23144(r2)
   13650:	0013aa40 	call	13aa4 <write>
   13654:	10ffffd8 	cmpnei	r3,r2,-1
   13658:	1800041e 	bne	r3,zero,1366c <_write_r+0x40>
   1365c:	00c00074 	movhi	r3,1
   13660:	18d69a17 	ldw	r3,23144(r3)
   13664:	18000126 	beq	r3,zero,1366c <_write_r+0x40>
   13668:	80c00015 	stw	r3,0(r16)
   1366c:	dfc00117 	ldw	ra,4(sp)
   13670:	dc000017 	ldw	r16,0(sp)
   13674:	dec00204 	addi	sp,sp,8
   13678:	f800283a 	ret

0001367c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   1367c:	defff904 	addi	sp,sp,-28
   13680:	dfc00615 	stw	ra,24(sp)
   13684:	df000515 	stw	fp,20(sp)
   13688:	df000504 	addi	fp,sp,20
   1368c:	e13fff15 	stw	r4,-4(fp)
   13690:	e17ffe15 	stw	r5,-8(fp)
   13694:	e1bffd15 	stw	r6,-12(fp)
   13698:	e1fffc15 	stw	r7,-16(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   1369c:	e0800217 	ldw	r2,8(fp)
   136a0:	d8800015 	stw	r2,0(sp)
   136a4:	e1fffc17 	ldw	r7,-16(fp)
   136a8:	e1bffd17 	ldw	r6,-12(fp)
   136ac:	e17ffe17 	ldw	r5,-8(fp)
   136b0:	e13fff17 	ldw	r4,-4(fp)
   136b4:	001382c0 	call	1382c <alt_iic_isr_register>
}  
   136b8:	e037883a 	mov	sp,fp
   136bc:	dfc00117 	ldw	ra,4(sp)
   136c0:	df000017 	ldw	fp,0(sp)
   136c4:	dec00204 	addi	sp,sp,8
   136c8:	f800283a 	ret

000136cc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   136cc:	defff904 	addi	sp,sp,-28
   136d0:	df000615 	stw	fp,24(sp)
   136d4:	df000604 	addi	fp,sp,24
   136d8:	e13ffb15 	stw	r4,-20(fp)
   136dc:	e17ffa15 	stw	r5,-24(fp)
   136e0:	e0bffa17 	ldw	r2,-24(fp)
   136e4:	e0bfff15 	stw	r2,-4(fp)
  NIOS2_READ_STATUS (context);
   136e8:	0005303a 	rdctl	r2,status
   136ec:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   136f0:	e0fffe17 	ldw	r3,-8(fp)
   136f4:	00bfff84 	movi	r2,-2
   136f8:	1884703a 	and	r2,r3,r2
   136fc:	1001703a 	wrctl	status,r2
  return context;
   13700:	e0bffe17 	ldw	r2,-8(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   13704:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
   13708:	00c00044 	movi	r3,1
   1370c:	e0bfff17 	ldw	r2,-4(fp)
   13710:	1884983a 	sll	r2,r3,r2
   13714:	1007883a 	mov	r3,r2
   13718:	d0a0d317 	ldw	r2,-31924(gp)
   1371c:	1884b03a 	or	r2,r3,r2
   13720:	d0a0d315 	stw	r2,-31924(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   13724:	d0a0d317 	ldw	r2,-31924(gp)
   13728:	100170fa 	wrctl	ienable,r2
   1372c:	e0bffd17 	ldw	r2,-12(fp)
   13730:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
   13734:	e0bffc17 	ldw	r2,-16(fp)
   13738:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   1373c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   13740:	0001883a 	nop
}
   13744:	e037883a 	mov	sp,fp
   13748:	df000017 	ldw	fp,0(sp)
   1374c:	dec00104 	addi	sp,sp,4
   13750:	f800283a 	ret

00013754 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   13754:	defff904 	addi	sp,sp,-28
   13758:	df000615 	stw	fp,24(sp)
   1375c:	df000604 	addi	fp,sp,24
   13760:	e13ffb15 	stw	r4,-20(fp)
   13764:	e17ffa15 	stw	r5,-24(fp)
   13768:	e0bffa17 	ldw	r2,-24(fp)
   1376c:	e0bfff15 	stw	r2,-4(fp)
  NIOS2_READ_STATUS (context);
   13770:	0005303a 	rdctl	r2,status
   13774:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13778:	e0fffe17 	ldw	r3,-8(fp)
   1377c:	00bfff84 	movi	r2,-2
   13780:	1884703a 	and	r2,r3,r2
   13784:	1001703a 	wrctl	status,r2
  return context;
   13788:	e0bffe17 	ldw	r2,-8(fp)
  status = alt_irq_disable_all ();
   1378c:	e0bffd15 	stw	r2,-12(fp)
  alt_irq_active &= ~(1 << id);
   13790:	00c00044 	movi	r3,1
   13794:	e0bfff17 	ldw	r2,-4(fp)
   13798:	1884983a 	sll	r2,r3,r2
   1379c:	0084303a 	nor	r2,zero,r2
   137a0:	1007883a 	mov	r3,r2
   137a4:	d0a0d317 	ldw	r2,-31924(gp)
   137a8:	1884703a 	and	r2,r3,r2
   137ac:	d0a0d315 	stw	r2,-31924(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   137b0:	d0a0d317 	ldw	r2,-31924(gp)
   137b4:	100170fa 	wrctl	ienable,r2
   137b8:	e0bffd17 	ldw	r2,-12(fp)
   137bc:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
   137c0:	e0bffc17 	ldw	r2,-16(fp)
   137c4:	1001703a 	wrctl	status,r2
  return 0;
   137c8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   137cc:	0001883a 	nop
}
   137d0:	e037883a 	mov	sp,fp
   137d4:	df000017 	ldw	fp,0(sp)
   137d8:	dec00104 	addi	sp,sp,4
   137dc:	f800283a 	ret

000137e0 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   137e0:	defffc04 	addi	sp,sp,-16
   137e4:	df000315 	stw	fp,12(sp)
   137e8:	df000304 	addi	fp,sp,12
   137ec:	e13ffe15 	stw	r4,-8(fp)
   137f0:	e17ffd15 	stw	r5,-12(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   137f4:	000530fa 	rdctl	r2,ienable
   137f8:	e0bfff15 	stw	r2,-4(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   137fc:	00c00044 	movi	r3,1
   13800:	e0bffd17 	ldw	r2,-12(fp)
   13804:	1884983a 	sll	r2,r3,r2
   13808:	1007883a 	mov	r3,r2
   1380c:	e0bfff17 	ldw	r2,-4(fp)
   13810:	1884703a 	and	r2,r3,r2
   13814:	1004c03a 	cmpne	r2,r2,zero
   13818:	10803fcc 	andi	r2,r2,255
}
   1381c:	e037883a 	mov	sp,fp
   13820:	df000017 	ldw	fp,0(sp)
   13824:	dec00104 	addi	sp,sp,4
   13828:	f800283a 	ret

0001382c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   1382c:	defff504 	addi	sp,sp,-44
   13830:	dfc00a15 	stw	ra,40(sp)
   13834:	df000915 	stw	fp,36(sp)
   13838:	df000904 	addi	fp,sp,36
   1383c:	e13ffa15 	stw	r4,-24(fp)
   13840:	e17ff915 	stw	r5,-28(fp)
   13844:	e1bff815 	stw	r6,-32(fp)
   13848:	e1fff715 	stw	r7,-36(fp)
  int rc = -EINVAL;  
   1384c:	00bffa84 	movi	r2,-22
   13850:	e0bfff15 	stw	r2,-4(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   13854:	e0bff917 	ldw	r2,-28(fp)
   13858:	e0bffe15 	stw	r2,-8(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   1385c:	e0bffe17 	ldw	r2,-8(fp)
   13860:	10800808 	cmpgei	r2,r2,32
   13864:	1000241e 	bne	r2,zero,138f8 <alt_iic_isr_register+0xcc>
  NIOS2_READ_STATUS (context);
   13868:	0005303a 	rdctl	r2,status
   1386c:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13870:	e0fffc17 	ldw	r3,-16(fp)
   13874:	00bfff84 	movi	r2,-2
   13878:	1884703a 	and	r2,r3,r2
   1387c:	1001703a 	wrctl	status,r2
  return context;
   13880:	e0bffc17 	ldw	r2,-16(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   13884:	e0bffd15 	stw	r2,-12(fp)

    alt_irq[id].handler = isr;
   13888:	e0bffe17 	ldw	r2,-8(fp)
   1388c:	100890fa 	slli	r4,r2,3
   13890:	e0fff817 	ldw	r3,-32(fp)
   13894:	00800074 	movhi	r2,1
   13898:	2085883a 	add	r2,r4,r2
   1389c:	10da8c15 	stw	r3,27184(r2)
    alt_irq[id].context = isr_context;
   138a0:	e0bffe17 	ldw	r2,-8(fp)
   138a4:	100890fa 	slli	r4,r2,3
   138a8:	e0fff717 	ldw	r3,-36(fp)
   138ac:	00800074 	movhi	r2,1
   138b0:	2085883a 	add	r2,r4,r2
   138b4:	10da8d15 	stw	r3,27188(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   138b8:	e0bff817 	ldw	r2,-32(fp)
   138bc:	10000526 	beq	r2,zero,138d4 <alt_iic_isr_register+0xa8>
   138c0:	e0bffe17 	ldw	r2,-8(fp)
   138c4:	100b883a 	mov	r5,r2
   138c8:	e13ffa17 	ldw	r4,-24(fp)
   138cc:	00136cc0 	call	136cc <alt_ic_irq_enable>
   138d0:	00000406 	br	138e4 <alt_iic_isr_register+0xb8>
   138d4:	e0bffe17 	ldw	r2,-8(fp)
   138d8:	100b883a 	mov	r5,r2
   138dc:	e13ffa17 	ldw	r4,-24(fp)
   138e0:	00137540 	call	13754 <alt_ic_irq_disable>
   138e4:	e0bfff15 	stw	r2,-4(fp)
   138e8:	e0bffd17 	ldw	r2,-12(fp)
   138ec:	e0bffb15 	stw	r2,-20(fp)
  NIOS2_WRITE_STATUS (context);
   138f0:	e0bffb17 	ldw	r2,-20(fp)
   138f4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   138f8:	e0bfff17 	ldw	r2,-4(fp)
}
   138fc:	e037883a 	mov	sp,fp
   13900:	dfc00117 	ldw	ra,4(sp)
   13904:	df000017 	ldw	fp,0(sp)
   13908:	dec00204 	addi	sp,sp,8
   1390c:	f800283a 	ret

00013910 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   13910:	defffc04 	addi	sp,sp,-16
   13914:	df000315 	stw	fp,12(sp)
   13918:	df000304 	addi	fp,sp,12
   1391c:	e13fff15 	stw	r4,-4(fp)
   13920:	e17ffe15 	stw	r5,-8(fp)
   13924:	e1bffd15 	stw	r6,-12(fp)
  if (to != from)
   13928:	e0fffe17 	ldw	r3,-8(fp)
   1392c:	e0bfff17 	ldw	r2,-4(fp)
   13930:	18800c26 	beq	r3,r2,13964 <alt_load_section+0x54>
  {
    while( to != end )
   13934:	00000806 	br	13958 <alt_load_section+0x48>
    {
      *to++ = *from++;
   13938:	e0ffff17 	ldw	r3,-4(fp)
   1393c:	18800104 	addi	r2,r3,4
   13940:	e0bfff15 	stw	r2,-4(fp)
   13944:	e0bffe17 	ldw	r2,-8(fp)
   13948:	11000104 	addi	r4,r2,4
   1394c:	e13ffe15 	stw	r4,-8(fp)
   13950:	18c00017 	ldw	r3,0(r3)
   13954:	10c00015 	stw	r3,0(r2)
    while( to != end )
   13958:	e0fffe17 	ldw	r3,-8(fp)
   1395c:	e0bffd17 	ldw	r2,-12(fp)
   13960:	18bff51e 	bne	r3,r2,13938 <alt_load_section+0x28>
    }
  }
}
   13964:	0001883a 	nop
   13968:	e037883a 	mov	sp,fp
   1396c:	df000017 	ldw	fp,0(sp)
   13970:	dec00104 	addi	sp,sp,4
   13974:	f800283a 	ret

00013978 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   13978:	defffe04 	addi	sp,sp,-8
   1397c:	dfc00115 	stw	ra,4(sp)
   13980:	df000015 	stw	fp,0(sp)
   13984:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   13988:	01800074 	movhi	r6,1
   1398c:	3195d404 	addi	r6,r6,22352
   13990:	01400074 	movhi	r5,1
   13994:	29551a04 	addi	r5,r5,21608
   13998:	01000074 	movhi	r4,1
   1399c:	2115d404 	addi	r4,r4,22352
   139a0:	00139100 	call	13910 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   139a4:	01800074 	movhi	r6,1
   139a8:	31808e04 	addi	r6,r6,568
   139ac:	01400074 	movhi	r5,1
   139b0:	29400804 	addi	r5,r5,32
   139b4:	01000074 	movhi	r4,1
   139b8:	21000804 	addi	r4,r4,32
   139bc:	00139100 	call	13910 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   139c0:	01800074 	movhi	r6,1
   139c4:	31951a04 	addi	r6,r6,21608
   139c8:	01400074 	movhi	r5,1
   139cc:	29539c04 	addi	r5,r5,20080
   139d0:	01000074 	movhi	r4,1
   139d4:	21139c04 	addi	r4,r4,20080
   139d8:	00139100 	call	13910 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   139dc:	00140600 	call	14060 <alt_dcache_flush_all>
  alt_icache_flush_all();
   139e0:	00141e80 	call	141e8 <alt_icache_flush_all>
}
   139e4:	0001883a 	nop
   139e8:	e037883a 	mov	sp,fp
   139ec:	dfc00117 	ldw	ra,4(sp)
   139f0:	df000017 	ldw	fp,0(sp)
   139f4:	dec00204 	addi	sp,sp,8
   139f8:	f800283a 	ret

000139fc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   139fc:	defffd04 	addi	sp,sp,-12
   13a00:	dfc00215 	stw	ra,8(sp)
   13a04:	df000115 	stw	fp,4(sp)
   13a08:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   13a0c:	0009883a 	mov	r4,zero
   13a10:	0013b9c0 	call	13b9c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   13a14:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   13a18:	0013bd40 	call	13bd4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   13a1c:	01800074 	movhi	r6,1
   13a20:	31951104 	addi	r6,r6,21572
   13a24:	01400074 	movhi	r5,1
   13a28:	29551104 	addi	r5,r5,21572
   13a2c:	01000074 	movhi	r4,1
   13a30:	21151104 	addi	r4,r4,21572
   13a34:	00143640 	call	14364 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   13a38:	d0a0d417 	ldw	r2,-31920(gp)
   13a3c:	d0e0d517 	ldw	r3,-31916(gp)
   13a40:	d120d617 	ldw	r4,-31912(gp)
   13a44:	200d883a 	mov	r6,r4
   13a48:	180b883a 	mov	r5,r3
   13a4c:	1009883a 	mov	r4,r2
   13a50:	0011ac40 	call	11ac4 <main>
   13a54:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   13a58:	01000044 	movi	r4,1
   13a5c:	0013f900 	call	13f90 <close>
  exit (result);
   13a60:	e13fff17 	ldw	r4,-4(fp)
   13a64:	0014c800 	call	14c80 <exit>

00013a68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13a68:	defffe04 	addi	sp,sp,-8
   13a6c:	dfc00115 	stw	ra,4(sp)
   13a70:	df000015 	stw	fp,0(sp)
   13a74:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13a78:	d0a00917 	ldw	r2,-32732(gp)
   13a7c:	10000326 	beq	r2,zero,13a8c <alt_get_errno+0x24>
   13a80:	d0a00917 	ldw	r2,-32732(gp)
   13a84:	103ee83a 	callr	r2
   13a88:	00000106 	br	13a90 <alt_get_errno+0x28>
   13a8c:	d0a0d204 	addi	r2,gp,-31928
}
   13a90:	e037883a 	mov	sp,fp
   13a94:	dfc00117 	ldw	ra,4(sp)
   13a98:	df000017 	ldw	fp,0(sp)
   13a9c:	dec00204 	addi	sp,sp,8
   13aa0:	f800283a 	ret

00013aa4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   13aa4:	defff904 	addi	sp,sp,-28
   13aa8:	dfc00615 	stw	ra,24(sp)
   13aac:	df000515 	stw	fp,20(sp)
   13ab0:	df000504 	addi	fp,sp,20
   13ab4:	e13ffd15 	stw	r4,-12(fp)
   13ab8:	e17ffc15 	stw	r5,-16(fp)
   13abc:	e1bffb15 	stw	r6,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13ac0:	e0bffd17 	ldw	r2,-12(fp)
   13ac4:	10000616 	blt	r2,zero,13ae0 <write+0x3c>
   13ac8:	e0bffd17 	ldw	r2,-12(fp)
   13acc:	10c00324 	muli	r3,r2,12
   13ad0:	00800074 	movhi	r2,1
   13ad4:	10956804 	addi	r2,r2,21920
   13ad8:	1885883a 	add	r2,r3,r2
   13adc:	00000106 	br	13ae4 <write+0x40>
   13ae0:	0005883a 	mov	r2,zero
   13ae4:	e0bfff15 	stw	r2,-4(fp)
  
  if (fd)
   13ae8:	e0bfff17 	ldw	r2,-4(fp)
   13aec:	10002126 	beq	r2,zero,13b74 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13af0:	e0bfff17 	ldw	r2,-4(fp)
   13af4:	10800217 	ldw	r2,8(r2)
   13af8:	108000cc 	andi	r2,r2,3
   13afc:	10001826 	beq	r2,zero,13b60 <write+0xbc>
   13b00:	e0bfff17 	ldw	r2,-4(fp)
   13b04:	10800017 	ldw	r2,0(r2)
   13b08:	10800617 	ldw	r2,24(r2)
   13b0c:	10001426 	beq	r2,zero,13b60 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   13b10:	e0bfff17 	ldw	r2,-4(fp)
   13b14:	10800017 	ldw	r2,0(r2)
   13b18:	10800617 	ldw	r2,24(r2)
   13b1c:	e0fffb17 	ldw	r3,-20(fp)
   13b20:	180d883a 	mov	r6,r3
   13b24:	e17ffc17 	ldw	r5,-16(fp)
   13b28:	e13fff17 	ldw	r4,-4(fp)
   13b2c:	103ee83a 	callr	r2
   13b30:	e0bffe15 	stw	r2,-8(fp)
   13b34:	e0bffe17 	ldw	r2,-8(fp)
   13b38:	1000070e 	bge	r2,zero,13b58 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   13b3c:	0013a680 	call	13a68 <alt_get_errno>
   13b40:	1007883a 	mov	r3,r2
   13b44:	e0bffe17 	ldw	r2,-8(fp)
   13b48:	0085c83a 	sub	r2,zero,r2
   13b4c:	18800015 	stw	r2,0(r3)
        return -1;
   13b50:	00bfffc4 	movi	r2,-1
   13b54:	00000c06 	br	13b88 <write+0xe4>
      }
      return rval;
   13b58:	e0bffe17 	ldw	r2,-8(fp)
   13b5c:	00000a06 	br	13b88 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13b60:	0013a680 	call	13a68 <alt_get_errno>
   13b64:	1007883a 	mov	r3,r2
   13b68:	00800344 	movi	r2,13
   13b6c:	18800015 	stw	r2,0(r3)
   13b70:	00000406 	br	13b84 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13b74:	0013a680 	call	13a68 <alt_get_errno>
   13b78:	1007883a 	mov	r3,r2
   13b7c:	00801444 	movi	r2,81
   13b80:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13b84:	00bfffc4 	movi	r2,-1
}
   13b88:	e037883a 	mov	sp,fp
   13b8c:	dfc00117 	ldw	ra,4(sp)
   13b90:	df000017 	ldw	fp,0(sp)
   13b94:	dec00204 	addi	sp,sp,8
   13b98:	f800283a 	ret

00013b9c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13b9c:	defffd04 	addi	sp,sp,-12
   13ba0:	dfc00215 	stw	ra,8(sp)
   13ba4:	df000115 	stw	fp,4(sp)
   13ba8:	df000104 	addi	fp,sp,4
   13bac:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2, nios2);
   13bb0:	00148480 	call	14848 <altera_nios2_gen2_irq_init>
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13bb4:	00800044 	movi	r2,1
   13bb8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13bbc:	0001883a 	nop
   13bc0:	e037883a 	mov	sp,fp
   13bc4:	dfc00117 	ldw	ra,4(sp)
   13bc8:	df000017 	ldw	fp,0(sp)
   13bcc:	dec00204 	addi	sp,sp,8
   13bd0:	f800283a 	ret

00013bd4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   13bd4:	defffe04 	addi	sp,sp,-8
   13bd8:	dfc00115 	stw	ra,4(sp)
   13bdc:	df000015 	stw	fp,0(sp)
   13be0:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
   13be4:	01c00044 	movi	r7,1
   13be8:	01800044 	movi	r6,1
   13bec:	000b883a 	mov	r5,zero
   13bf0:	01040004 	movi	r4,4096
   13bf4:	0013ed80 	call	13ed8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG, jtag);
   13bf8:	01000074 	movhi	r4,1
   13bfc:	21155304 	addi	r4,r4,21836
   13c00:	00140d40 	call	140d4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
   13c04:	0001883a 	nop
}
   13c08:	0001883a 	nop
   13c0c:	e037883a 	mov	sp,fp
   13c10:	dfc00117 	ldw	ra,4(sp)
   13c14:	df000017 	ldw	fp,0(sp)
   13c18:	dec00204 	addi	sp,sp,8
   13c1c:	f800283a 	ret

00013c20 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   13c20:	defffa04 	addi	sp,sp,-24
   13c24:	dfc00515 	stw	ra,20(sp)
   13c28:	df000415 	stw	fp,16(sp)
   13c2c:	df000404 	addi	fp,sp,16
   13c30:	e13ffe15 	stw	r4,-8(fp)
   13c34:	e17ffd15 	stw	r5,-12(fp)
   13c38:	e1bffc15 	stw	r6,-16(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   13c3c:	e0bffe17 	ldw	r2,-8(fp)
   13c40:	10800017 	ldw	r2,0(r2)
   13c44:	e0bfff15 	stw	r2,-4(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   13c48:	e0bfff17 	ldw	r2,-4(fp)
   13c4c:	10c00a04 	addi	r3,r2,40
   13c50:	e0bffe17 	ldw	r2,-8(fp)
   13c54:	10800217 	ldw	r2,8(r2)
   13c58:	100f883a 	mov	r7,r2
   13c5c:	e1bffc17 	ldw	r6,-16(fp)
   13c60:	e17ffd17 	ldw	r5,-12(fp)
   13c64:	1809883a 	mov	r4,r3
   13c68:	0013ce00 	call	13ce0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   13c6c:	e037883a 	mov	sp,fp
   13c70:	dfc00117 	ldw	ra,4(sp)
   13c74:	df000017 	ldw	fp,0(sp)
   13c78:	dec00204 	addi	sp,sp,8
   13c7c:	f800283a 	ret

00013c80 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   13c80:	defffa04 	addi	sp,sp,-24
   13c84:	dfc00515 	stw	ra,20(sp)
   13c88:	df000415 	stw	fp,16(sp)
   13c8c:	df000404 	addi	fp,sp,16
   13c90:	e13ffe15 	stw	r4,-8(fp)
   13c94:	e17ffd15 	stw	r5,-12(fp)
   13c98:	e1bffc15 	stw	r6,-16(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   13c9c:	e0bffe17 	ldw	r2,-8(fp)
   13ca0:	10800017 	ldw	r2,0(r2)
   13ca4:	e0bfff15 	stw	r2,-4(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   13ca8:	e0bfff17 	ldw	r2,-4(fp)
   13cac:	10c00a04 	addi	r3,r2,40
   13cb0:	e0bffe17 	ldw	r2,-8(fp)
   13cb4:	10800217 	ldw	r2,8(r2)
   13cb8:	100f883a 	mov	r7,r2
   13cbc:	e1bffc17 	ldw	r6,-16(fp)
   13cc0:	e17ffd17 	ldw	r5,-12(fp)
   13cc4:	1809883a 	mov	r4,r3
   13cc8:	0013dcc0 	call	13dcc <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   13ccc:	e037883a 	mov	sp,fp
   13cd0:	dfc00117 	ldw	ra,4(sp)
   13cd4:	df000017 	ldw	fp,0(sp)
   13cd8:	dec00204 	addi	sp,sp,8
   13cdc:	f800283a 	ret

00013ce0 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   13ce0:	defff704 	addi	sp,sp,-36
   13ce4:	df000815 	stw	fp,32(sp)
   13ce8:	df000804 	addi	fp,sp,32
   13cec:	e13ffb15 	stw	r4,-20(fp)
   13cf0:	e17ffa15 	stw	r5,-24(fp)
   13cf4:	e1bff915 	stw	r6,-28(fp)
   13cf8:	e1fff815 	stw	r7,-32(fp)
  unsigned int base = sp->base;
   13cfc:	e0bffb17 	ldw	r2,-20(fp)
   13d00:	10800017 	ldw	r2,0(r2)
   13d04:	e0bffe15 	stw	r2,-8(fp)

  char * ptr = buffer;
   13d08:	e0bffa17 	ldw	r2,-24(fp)
   13d0c:	e0bfff15 	stw	r2,-4(fp)
  char * end = buffer + space;
   13d10:	e0bff917 	ldw	r2,-28(fp)
   13d14:	e0fffa17 	ldw	r3,-24(fp)
   13d18:	1885883a 	add	r2,r3,r2
   13d1c:	e0bffd15 	stw	r2,-12(fp)

  while (ptr < end)
   13d20:	00001206 	br	13d6c <altera_avalon_jtag_uart_read+0x8c>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   13d24:	e0bffe17 	ldw	r2,-8(fp)
   13d28:	10800037 	ldwio	r2,0(r2)
   13d2c:	e0bffc15 	stw	r2,-16(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   13d30:	e0bffc17 	ldw	r2,-16(fp)
   13d34:	10a0000c 	andi	r2,r2,32768
   13d38:	10000626 	beq	r2,zero,13d54 <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   13d3c:	e0bfff17 	ldw	r2,-4(fp)
   13d40:	10c00044 	addi	r3,r2,1
   13d44:	e0ffff15 	stw	r3,-4(fp)
   13d48:	e0fffc17 	ldw	r3,-16(fp)
   13d4c:	10c00005 	stb	r3,0(r2)
   13d50:	00000606 	br	13d6c <altera_avalon_jtag_uart_read+0x8c>
    else if (ptr != buffer)
   13d54:	e0ffff17 	ldw	r3,-4(fp)
   13d58:	e0bffa17 	ldw	r2,-24(fp)
   13d5c:	1880071e 	bne	r3,r2,13d7c <altera_avalon_jtag_uart_read+0x9c>
      break;
    else if(flags & O_NONBLOCK)
   13d60:	e0bff817 	ldw	r2,-32(fp)
   13d64:	1090000c 	andi	r2,r2,16384
   13d68:	1000061e 	bne	r2,zero,13d84 <altera_avalon_jtag_uart_read+0xa4>
  while (ptr < end)
   13d6c:	e0ffff17 	ldw	r3,-4(fp)
   13d70:	e0bffd17 	ldw	r2,-12(fp)
   13d74:	18bfeb36 	bltu	r3,r2,13d24 <altera_avalon_jtag_uart_read+0x44>
   13d78:	00000306 	br	13d88 <altera_avalon_jtag_uart_read+0xa8>
      break;
   13d7c:	0001883a 	nop
   13d80:	00000106 	br	13d88 <altera_avalon_jtag_uart_read+0xa8>
      break;   
   13d84:	0001883a 	nop
    
  }

  if (ptr != buffer)
   13d88:	e0ffff17 	ldw	r3,-4(fp)
   13d8c:	e0bffa17 	ldw	r2,-24(fp)
   13d90:	18800426 	beq	r3,r2,13da4 <altera_avalon_jtag_uart_read+0xc4>
    return ptr - buffer;
   13d94:	e0ffff17 	ldw	r3,-4(fp)
   13d98:	e0bffa17 	ldw	r2,-24(fp)
   13d9c:	1885c83a 	sub	r2,r3,r2
   13da0:	00000606 	br	13dbc <altera_avalon_jtag_uart_read+0xdc>
  else if (flags & O_NONBLOCK)
   13da4:	e0bff817 	ldw	r2,-32(fp)
   13da8:	1090000c 	andi	r2,r2,16384
   13dac:	10000226 	beq	r2,zero,13db8 <altera_avalon_jtag_uart_read+0xd8>
    return -EWOULDBLOCK;
   13db0:	00bffd44 	movi	r2,-11
   13db4:	00000106 	br	13dbc <altera_avalon_jtag_uart_read+0xdc>
  else
    return -EIO;
   13db8:	00bffec4 	movi	r2,-5
}
   13dbc:	e037883a 	mov	sp,fp
   13dc0:	df000017 	ldw	fp,0(sp)
   13dc4:	dec00104 	addi	sp,sp,4
   13dc8:	f800283a 	ret

00013dcc <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   13dcc:	defff904 	addi	sp,sp,-28
   13dd0:	df000615 	stw	fp,24(sp)
   13dd4:	df000604 	addi	fp,sp,24
   13dd8:	e13ffd15 	stw	r4,-12(fp)
   13ddc:	e17ffc15 	stw	r5,-16(fp)
   13de0:	e1bffb15 	stw	r6,-20(fp)
   13de4:	e1fffa15 	stw	r7,-24(fp)
  unsigned int base = sp->base;
   13de8:	e0bffd17 	ldw	r2,-12(fp)
   13dec:	10800017 	ldw	r2,0(r2)
   13df0:	e0bfff15 	stw	r2,-4(fp)

  const char * end = ptr + count;
   13df4:	e0bffb17 	ldw	r2,-20(fp)
   13df8:	e0fffc17 	ldw	r3,-16(fp)
   13dfc:	1885883a 	add	r2,r3,r2
   13e00:	e0bffe15 	stw	r2,-8(fp)

  while (ptr < end)
   13e04:	00000e06 	br	13e40 <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   13e08:	e0bfff17 	ldw	r2,-4(fp)
   13e0c:	10800104 	addi	r2,r2,4
   13e10:	10800037 	ldwio	r2,0(r2)
   13e14:	10bfffec 	andhi	r2,r2,65535
   13e18:	10000926 	beq	r2,zero,13e40 <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   13e1c:	e0ffff17 	ldw	r3,-4(fp)
   13e20:	e0bffc17 	ldw	r2,-16(fp)
   13e24:	11000044 	addi	r4,r2,1
   13e28:	e13ffc15 	stw	r4,-16(fp)
   13e2c:	10800003 	ldbu	r2,0(r2)
   13e30:	10803fcc 	andi	r2,r2,255
   13e34:	1080201c 	xori	r2,r2,128
   13e38:	10bfe004 	addi	r2,r2,-128
   13e3c:	18800035 	stwio	r2,0(r3)
  while (ptr < end)
   13e40:	e0fffc17 	ldw	r3,-16(fp)
   13e44:	e0bffe17 	ldw	r2,-8(fp)
   13e48:	18bfef36 	bltu	r3,r2,13e08 <altera_avalon_jtag_uart_write+0x3c>

  return count;
   13e4c:	e0bffb17 	ldw	r2,-20(fp)
}
   13e50:	e037883a 	mov	sp,fp
   13e54:	df000017 	ldw	fp,0(sp)
   13e58:	dec00104 	addi	sp,sp,4
   13e5c:	f800283a 	ret

00013e60 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   13e60:	defffa04 	addi	sp,sp,-24
   13e64:	dfc00515 	stw	ra,20(sp)
   13e68:	df000415 	stw	fp,16(sp)
   13e6c:	df000404 	addi	fp,sp,16
   13e70:	e13ffc15 	stw	r4,-16(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   13e74:	0007883a 	mov	r3,zero
   13e78:	e0bffc17 	ldw	r2,-16(fp)
   13e7c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   13e80:	e0bffc17 	ldw	r2,-16(fp)
   13e84:	10800104 	addi	r2,r2,4
   13e88:	10800037 	ldwio	r2,0(r2)
  NIOS2_READ_STATUS (context);
   13e8c:	0005303a 	rdctl	r2,status
   13e90:	e0bffd15 	stw	r2,-12(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13e94:	e0fffd17 	ldw	r3,-12(fp)
   13e98:	00bfff84 	movi	r2,-2
   13e9c:	1884703a 	and	r2,r3,r2
   13ea0:	1001703a 	wrctl	status,r2
  return context;
   13ea4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   13ea8:	e0bfff15 	stw	r2,-4(fp)
  alt_tick ();
   13eac:	001471c0 	call	1471c <alt_tick>
   13eb0:	e0bfff17 	ldw	r2,-4(fp)
   13eb4:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context);
   13eb8:	e0bffe17 	ldw	r2,-8(fp)
   13ebc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   13ec0:	0001883a 	nop
   13ec4:	e037883a 	mov	sp,fp
   13ec8:	dfc00117 	ldw	ra,4(sp)
   13ecc:	df000017 	ldw	fp,0(sp)
   13ed0:	dec00204 	addi	sp,sp,8
   13ed4:	f800283a 	ret

00013ed8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   13ed8:	defff804 	addi	sp,sp,-32
   13edc:	dfc00715 	stw	ra,28(sp)
   13ee0:	df000615 	stw	fp,24(sp)
   13ee4:	df000604 	addi	fp,sp,24
   13ee8:	e13ffe15 	stw	r4,-8(fp)
   13eec:	e17ffd15 	stw	r5,-12(fp)
   13ef0:	e1bffc15 	stw	r6,-16(fp)
   13ef4:	e1fffb15 	stw	r7,-20(fp)
   13ef8:	e0bffb17 	ldw	r2,-20(fp)
   13efc:	e0bfff15 	stw	r2,-4(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   13f00:	d0a0d817 	ldw	r2,-31904(gp)
   13f04:	1000021e 	bne	r2,zero,13f10 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   13f08:	e0bfff17 	ldw	r2,-4(fp)
   13f0c:	d0a0d815 	stw	r2,-31904(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   13f10:	e0bffe17 	ldw	r2,-8(fp)
   13f14:	10800104 	addi	r2,r2,4
   13f18:	00c001c4 	movi	r3,7
   13f1c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   13f20:	d8000015 	stw	zero,0(sp)
   13f24:	e1fffe17 	ldw	r7,-8(fp)
   13f28:	01800074 	movhi	r6,1
   13f2c:	318f9804 	addi	r6,r6,15968
   13f30:	e17ffc17 	ldw	r5,-16(fp)
   13f34:	e13ffd17 	ldw	r4,-12(fp)
   13f38:	001367c0 	call	1367c <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   13f3c:	0001883a 	nop
   13f40:	e037883a 	mov	sp,fp
   13f44:	dfc00117 	ldw	ra,4(sp)
   13f48:	df000017 	ldw	fp,0(sp)
   13f4c:	dec00204 	addi	sp,sp,8
   13f50:	f800283a 	ret

00013f54 <alt_get_errno>:
{
   13f54:	defffe04 	addi	sp,sp,-8
   13f58:	dfc00115 	stw	ra,4(sp)
   13f5c:	df000015 	stw	fp,0(sp)
   13f60:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13f64:	d0a00917 	ldw	r2,-32732(gp)
   13f68:	10000326 	beq	r2,zero,13f78 <alt_get_errno+0x24>
   13f6c:	d0a00917 	ldw	r2,-32732(gp)
   13f70:	103ee83a 	callr	r2
   13f74:	00000106 	br	13f7c <alt_get_errno+0x28>
   13f78:	d0a0d204 	addi	r2,gp,-31928
}
   13f7c:	e037883a 	mov	sp,fp
   13f80:	dfc00117 	ldw	ra,4(sp)
   13f84:	df000017 	ldw	fp,0(sp)
   13f88:	dec00204 	addi	sp,sp,8
   13f8c:	f800283a 	ret

00013f90 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   13f90:	defffb04 	addi	sp,sp,-20
   13f94:	dfc00415 	stw	ra,16(sp)
   13f98:	df000315 	stw	fp,12(sp)
   13f9c:	df000304 	addi	fp,sp,12
   13fa0:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   13fa4:	e0bffd17 	ldw	r2,-12(fp)
   13fa8:	10000616 	blt	r2,zero,13fc4 <close+0x34>
   13fac:	e0bffd17 	ldw	r2,-12(fp)
   13fb0:	10c00324 	muli	r3,r2,12
   13fb4:	00800074 	movhi	r2,1
   13fb8:	10956804 	addi	r2,r2,21920
   13fbc:	1885883a 	add	r2,r3,r2
   13fc0:	00000106 	br	13fc8 <close+0x38>
   13fc4:	0005883a 	mov	r2,zero
   13fc8:	e0bfff15 	stw	r2,-4(fp)

  if (fd)
   13fcc:	e0bfff17 	ldw	r2,-4(fp)
   13fd0:	10001926 	beq	r2,zero,14038 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13fd4:	e0bfff17 	ldw	r2,-4(fp)
   13fd8:	10800017 	ldw	r2,0(r2)
   13fdc:	10800417 	ldw	r2,16(r2)
   13fe0:	10000626 	beq	r2,zero,13ffc <close+0x6c>
   13fe4:	e0bfff17 	ldw	r2,-4(fp)
   13fe8:	10800017 	ldw	r2,0(r2)
   13fec:	10800417 	ldw	r2,16(r2)
   13ff0:	e13fff17 	ldw	r4,-4(fp)
   13ff4:	103ee83a 	callr	r2
   13ff8:	00000106 	br	14000 <close+0x70>
   13ffc:	0005883a 	mov	r2,zero
   14000:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   14004:	e13ffd17 	ldw	r4,-12(fp)
   14008:	00146280 	call	14628 <alt_release_fd>
    if (rval < 0)
   1400c:	e0bffe17 	ldw	r2,-8(fp)
   14010:	1000070e 	bge	r2,zero,14030 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   14014:	0013f540 	call	13f54 <alt_get_errno>
   14018:	1007883a 	mov	r3,r2
   1401c:	e0bffe17 	ldw	r2,-8(fp)
   14020:	0085c83a 	sub	r2,zero,r2
   14024:	18800015 	stw	r2,0(r3)
      return -1;
   14028:	00bfffc4 	movi	r2,-1
   1402c:	00000706 	br	1404c <close+0xbc>
    }
    return 0;
   14030:	0005883a 	mov	r2,zero
   14034:	00000506 	br	1404c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   14038:	0013f540 	call	13f54 <alt_get_errno>
   1403c:	1007883a 	mov	r3,r2
   14040:	00801444 	movi	r2,81
   14044:	18800015 	stw	r2,0(r3)
    return -1;
   14048:	00bfffc4 	movi	r2,-1
  }
}
   1404c:	e037883a 	mov	sp,fp
   14050:	dfc00117 	ldw	ra,4(sp)
   14054:	df000017 	ldw	fp,0(sp)
   14058:	dec00204 	addi	sp,sp,8
   1405c:	f800283a 	ret

00014060 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   14060:	defffe04 	addi	sp,sp,-8
   14064:	df000115 	stw	fp,4(sp)
   14068:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   1406c:	e03fff15 	stw	zero,-4(fp)
   14070:	00000506 	br	14088 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
   14074:	e0bfff17 	ldw	r2,-4(fp)
   14078:	1000003b 	flushd	0(r2)
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   1407c:	e0bfff17 	ldw	r2,-4(fp)
   14080:	10800804 	addi	r2,r2,32
   14084:	e0bfff15 	stw	r2,-4(fp)
   14088:	e0bfff17 	ldw	r2,-4(fp)
   1408c:	10820030 	cmpltui	r2,r2,2048
   14090:	103ff81e 	bne	r2,zero,14074 <alt_dcache_flush_all+0x14>
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   14094:	0001883a 	nop
   14098:	e037883a 	mov	sp,fp
   1409c:	df000017 	ldw	fp,0(sp)
   140a0:	dec00104 	addi	sp,sp,4
   140a4:	f800283a 	ret

000140a8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   140a8:	defffc04 	addi	sp,sp,-16
   140ac:	df000315 	stw	fp,12(sp)
   140b0:	df000304 	addi	fp,sp,12
   140b4:	e13fff15 	stw	r4,-4(fp)
   140b8:	e17ffe15 	stw	r5,-8(fp)
   140bc:	e1bffd15 	stw	r6,-12(fp)
  return len;
   140c0:	e0bffd17 	ldw	r2,-12(fp)
}
   140c4:	e037883a 	mov	sp,fp
   140c8:	df000017 	ldw	fp,0(sp)
   140cc:	dec00104 	addi	sp,sp,4
   140d0:	f800283a 	ret

000140d4 <alt_dev_reg>:
    }
    /* all other elements are set to zero */
  };
  
int alt_dev_reg (alt_dev* dev)
{
   140d4:	defffd04 	addi	sp,sp,-12
   140d8:	dfc00215 	stw	ra,8(sp)
   140dc:	df000115 	stw	fp,4(sp)
   140e0:	df000104 	addi	fp,sp,4
   140e4:	e13fff15 	stw	r4,-4(fp)
    return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   140e8:	d1600604 	addi	r5,gp,-32744
   140ec:	e13fff17 	ldw	r4,-4(fp)
   140f0:	00141440 	call	14144 <alt_dev_llist_insert>
}
   140f4:	e037883a 	mov	sp,fp
   140f8:	dfc00117 	ldw	ra,4(sp)
   140fc:	df000017 	ldw	fp,0(sp)
   14100:	dec00204 	addi	sp,sp,8
   14104:	f800283a 	ret

00014108 <alt_get_errno>:
{
   14108:	defffe04 	addi	sp,sp,-8
   1410c:	dfc00115 	stw	ra,4(sp)
   14110:	df000015 	stw	fp,0(sp)
   14114:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14118:	d0a00917 	ldw	r2,-32732(gp)
   1411c:	10000326 	beq	r2,zero,1412c <alt_get_errno+0x24>
   14120:	d0a00917 	ldw	r2,-32732(gp)
   14124:	103ee83a 	callr	r2
   14128:	00000106 	br	14130 <alt_get_errno+0x28>
   1412c:	d0a0d204 	addi	r2,gp,-31928
}
   14130:	e037883a 	mov	sp,fp
   14134:	dfc00117 	ldw	ra,4(sp)
   14138:	df000017 	ldw	fp,0(sp)
   1413c:	dec00204 	addi	sp,sp,8
   14140:	f800283a 	ret

00014144 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   14144:	defffa04 	addi	sp,sp,-24
   14148:	dfc00515 	stw	ra,20(sp)
   1414c:	df000415 	stw	fp,16(sp)
   14150:	df000404 	addi	fp,sp,16
   14154:	e13ffd15 	stw	r4,-12(fp)
   14158:	e17ffc15 	stw	r5,-16(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1415c:	e0bffd17 	ldw	r2,-12(fp)
   14160:	10000326 	beq	r2,zero,14170 <alt_dev_llist_insert+0x2c>
   14164:	e0bffd17 	ldw	r2,-12(fp)
   14168:	10800217 	ldw	r2,8(r2)
   1416c:	1000061e 	bne	r2,zero,14188 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   14170:	00141080 	call	14108 <alt_get_errno>
   14174:	1007883a 	mov	r3,r2
   14178:	00800584 	movi	r2,22
   1417c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   14180:	00bffa84 	movi	r2,-22
   14184:	00001306 	br	141d4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14188:	e0bffd17 	ldw	r2,-12(fp)
   1418c:	e0fffc17 	ldw	r3,-16(fp)
   14190:	e0ffff15 	stw	r3,-4(fp)
   14194:	e0bffe15 	stw	r2,-8(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14198:	e0bffe17 	ldw	r2,-8(fp)
   1419c:	e0ffff17 	ldw	r3,-4(fp)
   141a0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   141a4:	e0bfff17 	ldw	r2,-4(fp)
   141a8:	10c00017 	ldw	r3,0(r2)
   141ac:	e0bffe17 	ldw	r2,-8(fp)
   141b0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   141b4:	e0bfff17 	ldw	r2,-4(fp)
   141b8:	10800017 	ldw	r2,0(r2)
   141bc:	e0fffe17 	ldw	r3,-8(fp)
   141c0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   141c4:	e0bfff17 	ldw	r2,-4(fp)
   141c8:	e0fffe17 	ldw	r3,-8(fp)
   141cc:	10c00015 	stw	r3,0(r2)

  return 0;  
   141d0:	0005883a 	mov	r2,zero
}
   141d4:	e037883a 	mov	sp,fp
   141d8:	dfc00117 	ldw	ra,4(sp)
   141dc:	df000017 	ldw	fp,0(sp)
   141e0:	dec00204 	addi	sp,sp,8
   141e4:	f800283a 	ret

000141e8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   141e8:	defffe04 	addi	sp,sp,-8
   141ec:	dfc00115 	stw	ra,4(sp)
   141f0:	df000015 	stw	fp,0(sp)
   141f4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   141f8:	01420004 	movi	r5,2048
   141fc:	0009883a 	mov	r4,zero
   14200:	0014bf00 	call	14bf0 <alt_icache_flush>
#endif
}
   14204:	0001883a 	nop
   14208:	e037883a 	mov	sp,fp
   1420c:	dfc00117 	ldw	ra,4(sp)
   14210:	df000017 	ldw	fp,0(sp)
   14214:	dec00204 	addi	sp,sp,8
   14218:	f800283a 	ret

0001421c <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   1421c:	defffe04 	addi	sp,sp,-8
   14220:	df000115 	stw	fp,4(sp)
   14224:	df000104 	addi	fp,sp,4
   14228:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   1422c:	e0bfff17 	ldw	r2,-4(fp)
   14230:	10bffe84 	addi	r2,r2,-6
   14234:	10c00428 	cmpgeui	r3,r2,16
   14238:	1800191e 	bne	r3,zero,142a0 <alt_exception_cause_generated_bad_addr+0x84>
   1423c:	100690ba 	slli	r3,r2,2
   14240:	00800074 	movhi	r2,1
   14244:	1885883a 	add	r2,r3,r2
   14248:	10909417 	ldw	r2,16976(r2)
   1424c:	1000683a 	jmp	r2
   14250:	00014290 	cmplti	zero,zero,1290
   14254:	00014290 	cmplti	zero,zero,1290
   14258:	000142a0 	cmpeqi	zero,zero,1290
   1425c:	000142a0 	cmpeqi	zero,zero,1290
   14260:	000142a0 	cmpeqi	zero,zero,1290
   14264:	00014290 	cmplti	zero,zero,1290
   14268:	00014298 	cmpnei	zero,zero,1290
   1426c:	000142a0 	cmpeqi	zero,zero,1290
   14270:	00014290 	cmplti	zero,zero,1290
   14274:	00014290 	cmplti	zero,zero,1290
   14278:	000142a0 	cmpeqi	zero,zero,1290
   1427c:	00014290 	cmplti	zero,zero,1290
   14280:	00014298 	cmpnei	zero,zero,1290
   14284:	000142a0 	cmpeqi	zero,zero,1290
   14288:	000142a0 	cmpeqi	zero,zero,1290
   1428c:	00014290 	cmplti	zero,zero,1290
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   14290:	00800044 	movi	r2,1
   14294:	00000306 	br	142a4 <alt_exception_cause_generated_bad_addr+0x88>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   14298:	0005883a 	mov	r2,zero
   1429c:	00000106 	br	142a4 <alt_exception_cause_generated_bad_addr+0x88>

  default:
    return 0;
   142a0:	0005883a 	mov	r2,zero
  }
}
   142a4:	e037883a 	mov	sp,fp
   142a8:	df000017 	ldw	fp,0(sp)
   142ac:	dec00104 	addi	sp,sp,4
   142b0:	f800283a 	ret

000142b4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   142b4:	defff904 	addi	sp,sp,-28
   142b8:	dfc00615 	stw	ra,24(sp)
   142bc:	df000515 	stw	fp,20(sp)
   142c0:	df000504 	addi	fp,sp,20
   142c4:	e13ffe15 	stw	r4,-8(fp)
   142c8:	e17ffd15 	stw	r5,-12(fp)
   142cc:	e1bffc15 	stw	r6,-16(fp)
   142d0:	e1fffb15 	stw	r7,-20(fp)
  int old;

  old = open (name, flags, mode);
   142d4:	e1bffb17 	ldw	r6,-20(fp)
   142d8:	e17ffc17 	ldw	r5,-16(fp)
   142dc:	e13ffd17 	ldw	r4,-12(fp)
   142e0:	00144d40 	call	144d4 <open>
   142e4:	e0bfff15 	stw	r2,-4(fp)

  if (old >= 0)
   142e8:	e0bfff17 	ldw	r2,-4(fp)
   142ec:	10001716 	blt	r2,zero,1434c <alt_open_fd+0x98>
  {
    fd->dev      = alt_fd_list[old].dev;
   142f0:	e0bfff17 	ldw	r2,-4(fp)
   142f4:	10c00324 	muli	r3,r2,12
   142f8:	00800074 	movhi	r2,1
   142fc:	1885883a 	add	r2,r3,r2
   14300:	10d56817 	ldw	r3,21920(r2)
   14304:	e0bffe17 	ldw	r2,-8(fp)
   14308:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1430c:	e0bfff17 	ldw	r2,-4(fp)
   14310:	10c00324 	muli	r3,r2,12
   14314:	00800074 	movhi	r2,1
   14318:	1885883a 	add	r2,r3,r2
   1431c:	10d56917 	ldw	r3,21924(r2)
   14320:	e0bffe17 	ldw	r2,-8(fp)
   14324:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   14328:	e0bfff17 	ldw	r2,-4(fp)
   1432c:	10c00324 	muli	r3,r2,12
   14330:	00800074 	movhi	r2,1
   14334:	1885883a 	add	r2,r3,r2
   14338:	10d56a17 	ldw	r3,21928(r2)
   1433c:	e0bffe17 	ldw	r2,-8(fp)
   14340:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   14344:	e13fff17 	ldw	r4,-4(fp)
   14348:	00146280 	call	14628 <alt_release_fd>
  }
} 
   1434c:	0001883a 	nop
   14350:	e037883a 	mov	sp,fp
   14354:	dfc00117 	ldw	ra,4(sp)
   14358:	df000017 	ldw	fp,0(sp)
   1435c:	dec00204 	addi	sp,sp,8
   14360:	f800283a 	ret

00014364 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   14364:	defffb04 	addi	sp,sp,-20
   14368:	dfc00415 	stw	ra,16(sp)
   1436c:	df000315 	stw	fp,12(sp)
   14370:	df000304 	addi	fp,sp,12
   14374:	e13fff15 	stw	r4,-4(fp)
   14378:	e17ffe15 	stw	r5,-8(fp)
   1437c:	e1bffd15 	stw	r6,-12(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   14380:	01c07fc4 	movi	r7,511
   14384:	01800044 	movi	r6,1
   14388:	e17fff17 	ldw	r5,-4(fp)
   1438c:	01000074 	movhi	r4,1
   14390:	21156b04 	addi	r4,r4,21932
   14394:	00142b40 	call	142b4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   14398:	01c07fc4 	movi	r7,511
   1439c:	000d883a 	mov	r6,zero
   143a0:	e17ffe17 	ldw	r5,-8(fp)
   143a4:	01000074 	movhi	r4,1
   143a8:	21156804 	addi	r4,r4,21920
   143ac:	00142b40 	call	142b4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   143b0:	01c07fc4 	movi	r7,511
   143b4:	01800044 	movi	r6,1
   143b8:	e17ffd17 	ldw	r5,-12(fp)
   143bc:	01000074 	movhi	r4,1
   143c0:	21156e04 	addi	r4,r4,21944
   143c4:	00142b40 	call	142b4 <alt_open_fd>
}  
   143c8:	0001883a 	nop
   143cc:	e037883a 	mov	sp,fp
   143d0:	dfc00117 	ldw	ra,4(sp)
   143d4:	df000017 	ldw	fp,0(sp)
   143d8:	dec00204 	addi	sp,sp,8
   143dc:	f800283a 	ret

000143e0 <alt_get_errno>:
{
   143e0:	defffe04 	addi	sp,sp,-8
   143e4:	dfc00115 	stw	ra,4(sp)
   143e8:	df000015 	stw	fp,0(sp)
   143ec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   143f0:	d0a00917 	ldw	r2,-32732(gp)
   143f4:	10000326 	beq	r2,zero,14404 <alt_get_errno+0x24>
   143f8:	d0a00917 	ldw	r2,-32732(gp)
   143fc:	103ee83a 	callr	r2
   14400:	00000106 	br	14408 <alt_get_errno+0x28>
   14404:	d0a0d204 	addi	r2,gp,-31928
}
   14408:	e037883a 	mov	sp,fp
   1440c:	dfc00117 	ldw	ra,4(sp)
   14410:	df000017 	ldw	fp,0(sp)
   14414:	dec00204 	addi	sp,sp,8
   14418:	f800283a 	ret

0001441c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1441c:	defffd04 	addi	sp,sp,-12
   14420:	df000215 	stw	fp,8(sp)
   14424:	df000204 	addi	fp,sp,8
   14428:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1442c:	e0bffe17 	ldw	r2,-8(fp)
   14430:	10800217 	ldw	r2,8(r2)
   14434:	10d00034 	orhi	r3,r2,16384
   14438:	e0bffe17 	ldw	r2,-8(fp)
   1443c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14440:	e03fff15 	stw	zero,-4(fp)
   14444:	00001a06 	br	144b0 <alt_file_locked+0x94>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   14448:	e0bfff17 	ldw	r2,-4(fp)
   1444c:	10c00324 	muli	r3,r2,12
   14450:	00800074 	movhi	r2,1
   14454:	1885883a 	add	r2,r3,r2
   14458:	10d56817 	ldw	r3,21920(r2)
   1445c:	e0bffe17 	ldw	r2,-8(fp)
   14460:	10800017 	ldw	r2,0(r2)
   14464:	18800f1e 	bne	r3,r2,144a4 <alt_file_locked+0x88>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   14468:	e0bfff17 	ldw	r2,-4(fp)
   1446c:	10c00324 	muli	r3,r2,12
   14470:	00800074 	movhi	r2,1
   14474:	1885883a 	add	r2,r3,r2
   14478:	10956a17 	ldw	r2,21928(r2)
    if ((alt_fd_list[i].dev == fd->dev) &&
   1447c:	1000090e 	bge	r2,zero,144a4 <alt_file_locked+0x88>
        (&alt_fd_list[i] != fd))
   14480:	e0bfff17 	ldw	r2,-4(fp)
   14484:	10c00324 	muli	r3,r2,12
   14488:	00800074 	movhi	r2,1
   1448c:	10956804 	addi	r2,r2,21920
   14490:	1885883a 	add	r2,r3,r2
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   14494:	e0fffe17 	ldw	r3,-8(fp)
   14498:	18800226 	beq	r3,r2,144a4 <alt_file_locked+0x88>
    {
      return -EACCES;
   1449c:	00bffcc4 	movi	r2,-13
   144a0:	00000806 	br	144c4 <alt_file_locked+0xa8>
  for (i = 0; i <= alt_max_fd; i++)
   144a4:	e0bfff17 	ldw	r2,-4(fp)
   144a8:	10800044 	addi	r2,r2,1
   144ac:	e0bfff15 	stw	r2,-4(fp)
   144b0:	d0a00817 	ldw	r2,-32736(gp)
   144b4:	1007883a 	mov	r3,r2
   144b8:	e0bfff17 	ldw	r2,-4(fp)
   144bc:	18bfe22e 	bgeu	r3,r2,14448 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   144c0:	0005883a 	mov	r2,zero
}
   144c4:	e037883a 	mov	sp,fp
   144c8:	df000017 	ldw	fp,0(sp)
   144cc:	dec00104 	addi	sp,sp,4
   144d0:	f800283a 	ret

000144d4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   144d4:	defff604 	addi	sp,sp,-40
   144d8:	dfc00915 	stw	ra,36(sp)
   144dc:	df000815 	stw	fp,32(sp)
   144e0:	df000804 	addi	fp,sp,32
   144e4:	e13ffa15 	stw	r4,-24(fp)
   144e8:	e17ff915 	stw	r5,-28(fp)
   144ec:	e1bff815 	stw	r6,-32(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   144f0:	00bfffc4 	movi	r2,-1
   144f4:	e0bffe15 	stw	r2,-8(fp)
  int status = -ENODEV;
   144f8:	00bffb44 	movi	r2,-19
   144fc:	e0bffd15 	stw	r2,-12(fp)
  int isafs = 0;
   14500:	e03ffc15 	stw	zero,-16(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14504:	d1600604 	addi	r5,gp,-32744
   14508:	e13ffa17 	ldw	r4,-24(fp)
   1450c:	001486c0 	call	1486c <alt_find_dev>
   14510:	e0bfff15 	stw	r2,-4(fp)
   14514:	e0bfff17 	ldw	r2,-4(fp)
   14518:	1000051e 	bne	r2,zero,14530 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1451c:	e13ffa17 	ldw	r4,-24(fp)
   14520:	00149cc0 	call	149cc <alt_find_file>
   14524:	e0bfff15 	stw	r2,-4(fp)
    isafs = 1;
   14528:	00800044 	movi	r2,1
   1452c:	e0bffc15 	stw	r2,-16(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14530:	e0bfff17 	ldw	r2,-4(fp)
   14534:	10002926 	beq	r2,zero,145dc <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14538:	e13fff17 	ldw	r4,-4(fp)
   1453c:	0014b500 	call	14b50 <alt_get_fd>
   14540:	e0bffe15 	stw	r2,-8(fp)
   14544:	e0bffe17 	ldw	r2,-8(fp)
   14548:	1000030e 	bge	r2,zero,14558 <open+0x84>
    {
      status = index;
   1454c:	e0bffe17 	ldw	r2,-8(fp)
   14550:	e0bffd15 	stw	r2,-12(fp)
   14554:	00002306 	br	145e4 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   14558:	e0bffe17 	ldw	r2,-8(fp)
   1455c:	10c00324 	muli	r3,r2,12
   14560:	00800074 	movhi	r2,1
   14564:	10956804 	addi	r2,r2,21920
   14568:	1885883a 	add	r2,r3,r2
   1456c:	e0bffb15 	stw	r2,-20(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14570:	e0fff917 	ldw	r3,-28(fp)
   14574:	00900034 	movhi	r2,16384
   14578:	10bfffc4 	addi	r2,r2,-1
   1457c:	1886703a 	and	r3,r3,r2
   14580:	e0bffb17 	ldw	r2,-20(fp)
   14584:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14588:	e0bffc17 	ldw	r2,-16(fp)
   1458c:	1000051e 	bne	r2,zero,145a4 <open+0xd0>
   14590:	e13ffb17 	ldw	r4,-20(fp)
   14594:	001441c0 	call	1441c <alt_file_locked>
   14598:	e0bffd15 	stw	r2,-12(fp)
   1459c:	e0bffd17 	ldw	r2,-12(fp)
   145a0:	10001016 	blt	r2,zero,145e4 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   145a4:	e0bfff17 	ldw	r2,-4(fp)
   145a8:	10800317 	ldw	r2,12(r2)
   145ac:	10000826 	beq	r2,zero,145d0 <open+0xfc>
   145b0:	e0bfff17 	ldw	r2,-4(fp)
   145b4:	10800317 	ldw	r2,12(r2)
   145b8:	e1fff817 	ldw	r7,-32(fp)
   145bc:	e1bff917 	ldw	r6,-28(fp)
   145c0:	e17ffa17 	ldw	r5,-24(fp)
   145c4:	e13ffb17 	ldw	r4,-20(fp)
   145c8:	103ee83a 	callr	r2
   145cc:	00000106 	br	145d4 <open+0x100>
   145d0:	0005883a 	mov	r2,zero
   145d4:	e0bffd15 	stw	r2,-12(fp)
   145d8:	00000206 	br	145e4 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   145dc:	00bffb44 	movi	r2,-19
   145e0:	e0bffd15 	stw	r2,-12(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   145e4:	e0bffd17 	ldw	r2,-12(fp)
   145e8:	1000090e 	bge	r2,zero,14610 <open+0x13c>
  {
    alt_release_fd (index);  
   145ec:	e13ffe17 	ldw	r4,-8(fp)
   145f0:	00146280 	call	14628 <alt_release_fd>
    ALT_ERRNO = -status;
   145f4:	00143e00 	call	143e0 <alt_get_errno>
   145f8:	1007883a 	mov	r3,r2
   145fc:	e0bffd17 	ldw	r2,-12(fp)
   14600:	0085c83a 	sub	r2,zero,r2
   14604:	18800015 	stw	r2,0(r3)
    return -1;
   14608:	00bfffc4 	movi	r2,-1
   1460c:	00000106 	br	14614 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   14610:	e0bffe17 	ldw	r2,-8(fp)
}
   14614:	e037883a 	mov	sp,fp
   14618:	dfc00117 	ldw	ra,4(sp)
   1461c:	df000017 	ldw	fp,0(sp)
   14620:	dec00204 	addi	sp,sp,8
   14624:	f800283a 	ret

00014628 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   14628:	defffe04 	addi	sp,sp,-8
   1462c:	df000115 	stw	fp,4(sp)
   14630:	df000104 	addi	fp,sp,4
   14634:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   14638:	e0bfff17 	ldw	r2,-4(fp)
   1463c:	108000d0 	cmplti	r2,r2,3
   14640:	10000a1e 	bne	r2,zero,1466c <alt_release_fd+0x44>
  {
    alt_fd_list[fd].fd_flags = 0;
   14644:	e0bfff17 	ldw	r2,-4(fp)
   14648:	10c00324 	muli	r3,r2,12
   1464c:	00800074 	movhi	r2,1
   14650:	1885883a 	add	r2,r3,r2
   14654:	10156a15 	stw	zero,21928(r2)
    alt_fd_list[fd].dev      = 0;
   14658:	e0bfff17 	ldw	r2,-4(fp)
   1465c:	10c00324 	muli	r3,r2,12
   14660:	00800074 	movhi	r2,1
   14664:	1885883a 	add	r2,r3,r2
   14668:	10156815 	stw	zero,21920(r2)
  }
}
   1466c:	0001883a 	nop
   14670:	e037883a 	mov	sp,fp
   14674:	df000017 	ldw	fp,0(sp)
   14678:	dec00104 	addi	sp,sp,4
   1467c:	f800283a 	ret

00014680 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   14680:	defffa04 	addi	sp,sp,-24
   14684:	df000515 	stw	fp,20(sp)
   14688:	df000504 	addi	fp,sp,20
   1468c:	e13ffb15 	stw	r4,-20(fp)
  NIOS2_READ_STATUS (context);
   14690:	0005303a 	rdctl	r2,status
   14694:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14698:	e0fffc17 	ldw	r3,-16(fp)
   1469c:	00bfff84 	movi	r2,-2
   146a0:	1884703a 	and	r2,r3,r2
   146a4:	1001703a 	wrctl	status,r2
  return context;
   146a8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   146ac:	e0bfff15 	stw	r2,-4(fp)
  alt_llist_remove (&alarm->llist);
   146b0:	e0bffb17 	ldw	r2,-20(fp)
   146b4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   146b8:	e0bffd17 	ldw	r2,-12(fp)
   146bc:	10800017 	ldw	r2,0(r2)
   146c0:	e0fffd17 	ldw	r3,-12(fp)
   146c4:	18c00117 	ldw	r3,4(r3)
   146c8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   146cc:	e0bffd17 	ldw	r2,-12(fp)
   146d0:	10800117 	ldw	r2,4(r2)
   146d4:	e0fffd17 	ldw	r3,-12(fp)
   146d8:	18c00017 	ldw	r3,0(r3)
   146dc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   146e0:	e0bffd17 	ldw	r2,-12(fp)
   146e4:	e0fffd17 	ldw	r3,-12(fp)
   146e8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   146ec:	e0bffd17 	ldw	r2,-12(fp)
   146f0:	e0fffd17 	ldw	r3,-12(fp)
   146f4:	10c00015 	stw	r3,0(r2)
   146f8:	e0bfff17 	ldw	r2,-4(fp)
   146fc:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context);
   14700:	e0bffe17 	ldw	r2,-8(fp)
   14704:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   14708:	0001883a 	nop
   1470c:	e037883a 	mov	sp,fp
   14710:	df000017 	ldw	fp,0(sp)
   14714:	dec00104 	addi	sp,sp,4
   14718:	f800283a 	ret

0001471c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1471c:	defff904 	addi	sp,sp,-28
   14720:	dfc00615 	stw	ra,24(sp)
   14724:	df000515 	stw	fp,20(sp)
   14728:	dc400415 	stw	r17,16(sp)
   1472c:	dc000315 	stw	r16,12(sp)
   14730:	df000504 	addi	fp,sp,20
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   14734:	d0a00a17 	ldw	r2,-32728(gp)
   14738:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1473c:	d120d917 	ldw	r4,-31900(gp)
   14740:	d160da17 	ldw	r5,-31896(gp)
   14744:	01800044 	movi	r6,1
   14748:	000f883a 	mov	r7,zero
   1474c:	2185883a 	add	r2,r4,r6
   14750:	1111803a 	cmpltu	r8,r2,r4
   14754:	29c7883a 	add	r3,r5,r7
   14758:	40c9883a 	add	r4,r8,r3
   1475c:	2007883a 	mov	r3,r4
   14760:	1009883a 	mov	r4,r2
   14764:	180b883a 	mov	r5,r3
   14768:	d120d915 	stw	r4,-31900(gp)
   1476c:	d160da15 	stw	r5,-31896(gp)
 
  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14770:	00002906 	br	14818 <alt_tick+0xfc>
  {
    next = (alt_alarm*) alarm->llist.next;
   14774:	e0bffd17 	ldw	r2,-12(fp)
   14778:	10800017 	ldw	r2,0(r2)
   1477c:	e0bffc15 	stw	r2,-16(fp)
    
    /* if the alarm period has expired, make the callback */    
    if (alarm->time <= _alt_nticks)
   14780:	e13ffd17 	ldw	r4,-12(fp)
   14784:	20800217 	ldw	r2,8(r4)
   14788:	20c00317 	ldw	r3,12(r4)
   1478c:	d120d917 	ldw	r4,-31900(gp)
   14790:	d160da17 	ldw	r5,-31896(gp)
   14794:	28c01e36 	bltu	r5,r3,14810 <alt_tick+0xf4>
   14798:	1940011e 	bne	r3,r5,147a0 <alt_tick+0x84>
   1479c:	20801c36 	bltu	r4,r2,14810 <alt_tick+0xf4>
    {
      next_callback = alarm->callback (alarm->context);
   147a0:	e0bffd17 	ldw	r2,-12(fp)
   147a4:	10800417 	ldw	r2,16(r2)
   147a8:	e0fffd17 	ldw	r3,-12(fp)
   147ac:	18c00517 	ldw	r3,20(r3)
   147b0:	1809883a 	mov	r4,r3
   147b4:	103ee83a 	callr	r2
   147b8:	e0bffb15 	stw	r2,-20(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   147bc:	e0bffb17 	ldw	r2,-20(fp)
   147c0:	1000031e 	bne	r2,zero,147d0 <alt_tick+0xb4>
      {
        alt_alarm_stop (alarm);
   147c4:	e13ffd17 	ldw	r4,-12(fp)
   147c8:	00146800 	call	14680 <alt_alarm_stop>
   147cc:	00001006 	br	14810 <alt_tick+0xf4>
      }
      else
      {
        alarm->time += next_callback;
   147d0:	e0bffd17 	ldw	r2,-12(fp)
   147d4:	11000217 	ldw	r4,8(r2)
   147d8:	11400317 	ldw	r5,12(r2)
   147dc:	e0bffb17 	ldw	r2,-20(fp)
   147e0:	1021883a 	mov	r16,r2
   147e4:	0023883a 	mov	r17,zero
   147e8:	2405883a 	add	r2,r4,r16
   147ec:	110d803a 	cmpltu	r6,r2,r4
   147f0:	2c47883a 	add	r3,r5,r17
   147f4:	30c9883a 	add	r4,r6,r3
   147f8:	2007883a 	mov	r3,r4
   147fc:	1009883a 	mov	r4,r2
   14800:	180b883a 	mov	r5,r3
   14804:	e0bffd17 	ldw	r2,-12(fp)
   14808:	11000215 	stw	r4,8(r2)
   1480c:	11400315 	stw	r5,12(r2)
      }
    }
    alarm = next;
   14810:	e0bffc17 	ldw	r2,-16(fp)
   14814:	e0bffd15 	stw	r2,-12(fp)
  while (alarm != (alt_alarm*) &alt_alarm_list)
   14818:	e0fffd17 	ldw	r3,-12(fp)
   1481c:	d0a00a04 	addi	r2,gp,-32728
   14820:	18bfd41e 	bne	r3,r2,14774 <alt_tick+0x58>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   14824:	0001883a 	nop
}
   14828:	0001883a 	nop
   1482c:	e6fffe04 	addi	sp,fp,-8
   14830:	dfc00317 	ldw	ra,12(sp)
   14834:	df000217 	ldw	fp,8(sp)
   14838:	dc400117 	ldw	r17,4(sp)
   1483c:	dc000017 	ldw	r16,0(sp)
   14840:	dec00404 	addi	sp,sp,16
   14844:	f800283a 	ret

00014848 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   14848:	deffff04 	addi	sp,sp,-4
   1484c:	df000015 	stw	fp,0(sp)
   14850:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   14854:	000170fa 	wrctl	ienable,zero
}
   14858:	0001883a 	nop
   1485c:	e037883a 	mov	sp,fp
   14860:	df000017 	ldw	fp,0(sp)
   14864:	dec00104 	addi	sp,sp,4
   14868:	f800283a 	ret

0001486c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1486c:	defffa04 	addi	sp,sp,-24
   14870:	df000515 	stw	fp,20(sp)
   14874:	df000504 	addi	fp,sp,20
   14878:	e13ffc15 	stw	r4,-16(fp)
   1487c:	e17ffb15 	stw	r5,-20(fp)
    alt_dev* next = (alt_dev*) llist->next;
   14880:	e0bffb17 	ldw	r2,-20(fp)
   14884:	10800017 	ldw	r2,0(r2)
   14888:	e0bfff15 	stw	r2,-4(fp)
    alt_32   len=0;
   1488c:	e03ffe15 	stw	zero,-8(fp)
    alt_32   MAX_STRING_LENGTH=1000;
   14890:	0080fa04 	movi	r2,1000
   14894:	e0bffd15 	stw	r2,-12(fp)
    
    if (llist == NULL) { return NULL; }
   14898:	e0bffb17 	ldw	r2,-20(fp)
   1489c:	1000431e 	bne	r2,zero,149ac <alt_find_dev+0x140>
   148a0:	0005883a 	mov	r2,zero
   148a4:	00004506 	br	149bc <alt_find_dev+0x150>
     * end of the list (i.e. next winds up pointing back to the list head).
     */ 

    while (next != (alt_dev*) llist)
    {
        len=0;
   148a8:	e03ffe15 	stw	zero,-8(fp)
        while ((name[len] != 0) && (next->name[len]!=0) && (len < MAX_STRING_LENGTH))
   148ac:	00001306 	br	148fc <alt_find_dev+0x90>
        {
            if (next->name[len] != name[len]) { break; }
   148b0:	e0bfff17 	ldw	r2,-4(fp)
   148b4:	10c00217 	ldw	r3,8(r2)
   148b8:	e0bffe17 	ldw	r2,-8(fp)
   148bc:	1885883a 	add	r2,r3,r2
   148c0:	11000003 	ldbu	r4,0(r2)
   148c4:	e0bffe17 	ldw	r2,-8(fp)
   148c8:	e0fffc17 	ldw	r3,-16(fp)
   148cc:	1885883a 	add	r2,r3,r2
   148d0:	10800003 	ldbu	r2,0(r2)
   148d4:	20c03fcc 	andi	r3,r4,255
   148d8:	18c0201c 	xori	r3,r3,128
   148dc:	18ffe004 	addi	r3,r3,-128
   148e0:	10803fcc 	andi	r2,r2,255
   148e4:	1080201c 	xori	r2,r2,128
   148e8:	10bfe004 	addi	r2,r2,-128
   148ec:	1880181e 	bne	r3,r2,14950 <alt_find_dev+0xe4>
            len++;
   148f0:	e0bffe17 	ldw	r2,-8(fp)
   148f4:	10800044 	addi	r2,r2,1
   148f8:	e0bffe15 	stw	r2,-8(fp)
        while ((name[len] != 0) && (next->name[len]!=0) && (len < MAX_STRING_LENGTH))
   148fc:	e0bffe17 	ldw	r2,-8(fp)
   14900:	e0fffc17 	ldw	r3,-16(fp)
   14904:	1885883a 	add	r2,r3,r2
   14908:	10800003 	ldbu	r2,0(r2)
   1490c:	10803fcc 	andi	r2,r2,255
   14910:	1080201c 	xori	r2,r2,128
   14914:	10bfe004 	addi	r2,r2,-128
   14918:	10000e26 	beq	r2,zero,14954 <alt_find_dev+0xe8>
   1491c:	e0bfff17 	ldw	r2,-4(fp)
   14920:	10c00217 	ldw	r3,8(r2)
   14924:	e0bffe17 	ldw	r2,-8(fp)
   14928:	1885883a 	add	r2,r3,r2
   1492c:	10800003 	ldbu	r2,0(r2)
   14930:	10803fcc 	andi	r2,r2,255
   14934:	1080201c 	xori	r2,r2,128
   14938:	10bfe004 	addi	r2,r2,-128
   1493c:	10000526 	beq	r2,zero,14954 <alt_find_dev+0xe8>
   14940:	e0fffe17 	ldw	r3,-8(fp)
   14944:	e0bffd17 	ldw	r2,-12(fp)
   14948:	18bfd916 	blt	r3,r2,148b0 <alt_find_dev+0x44>
   1494c:	00000106 	br	14954 <alt_find_dev+0xe8>
            if (next->name[len] != name[len]) { break; }
   14950:	0001883a 	nop
        }
    
        /* match found */
        if ((name[len] == 0) && (next->name[len]==0)) {  return next; }
   14954:	e0bffe17 	ldw	r2,-8(fp)
   14958:	e0fffc17 	ldw	r3,-16(fp)
   1495c:	1885883a 	add	r2,r3,r2
   14960:	10800003 	ldbu	r2,0(r2)
   14964:	10803fcc 	andi	r2,r2,255
   14968:	1080201c 	xori	r2,r2,128
   1496c:	10bfe004 	addi	r2,r2,-128
   14970:	10000b1e 	bne	r2,zero,149a0 <alt_find_dev+0x134>
   14974:	e0bfff17 	ldw	r2,-4(fp)
   14978:	10c00217 	ldw	r3,8(r2)
   1497c:	e0bffe17 	ldw	r2,-8(fp)
   14980:	1885883a 	add	r2,r3,r2
   14984:	10800003 	ldbu	r2,0(r2)
   14988:	10803fcc 	andi	r2,r2,255
   1498c:	1080201c 	xori	r2,r2,128
   14990:	10bfe004 	addi	r2,r2,-128
   14994:	1000021e 	bne	r2,zero,149a0 <alt_find_dev+0x134>
   14998:	e0bfff17 	ldw	r2,-4(fp)
   1499c:	00000706 	br	149bc <alt_find_dev+0x150>

        next = (alt_dev*) next->llist.next;
   149a0:	e0bfff17 	ldw	r2,-4(fp)
   149a4:	10800017 	ldw	r2,0(r2)
   149a8:	e0bfff15 	stw	r2,-4(fp)
    while (next != (alt_dev*) llist)
   149ac:	e0ffff17 	ldw	r3,-4(fp)
   149b0:	e0bffb17 	ldw	r2,-20(fp)
   149b4:	18bfbc1e 	bne	r3,r2,148a8 <alt_find_dev+0x3c>
    }
  
    /* No match found */
  
    return NULL;
   149b8:	0005883a 	mov	r2,zero
}
   149bc:	e037883a 	mov	sp,fp
   149c0:	df000017 	ldw	fp,0(sp)
   149c4:	dec00104 	addi	sp,sp,4
   149c8:	f800283a 	ret

000149cc <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   149cc:	defffb04 	addi	sp,sp,-20
   149d0:	df000415 	stw	fp,16(sp)
   149d4:	df000404 	addi	fp,sp,16
   149d8:	e13ffc15 	stw	r4,-16(fp)
    alt_dev* next = (alt_dev*) alt_fs_list.next;   
   149dc:	d0a00417 	ldw	r2,-32752(gp)
   149e0:	e0bfff15 	stw	r2,-4(fp)
    alt_32   len=0;
   149e4:	e03ffe15 	stw	zero,-8(fp)
    alt_32   MAX_STRING_LENGTH=1000;
   149e8:	0080fa04 	movi	r2,1000
   149ec:	e0bffd15 	stw	r2,-12(fp)
 
    /*
    * Check each list entry in turn, until a match is found, or we reach the
    * end of the list (i.e. next winds up pointing back to the list head).
    */ 
    while (next != (alt_dev*) &alt_fs_list)
   149f0:	00004f06 	br	14b30 <alt_find_file+0x164>
    {
        len=0;
   149f4:	e03ffe15 	stw	zero,-8(fp)
        while (len < MAX_STRING_LENGTH)    
   149f8:	00004306 	br	14b08 <alt_find_file+0x13c>
        {
            if (((next->name[len]== '/') && (next->name[len+1] == 0)) || (next->name[len] == 0))
   149fc:	e0bfff17 	ldw	r2,-4(fp)
   14a00:	10c00217 	ldw	r3,8(r2)
   14a04:	e0bffe17 	ldw	r2,-8(fp)
   14a08:	1885883a 	add	r2,r3,r2
   14a0c:	10800003 	ldbu	r2,0(r2)
   14a10:	10803fcc 	andi	r2,r2,255
   14a14:	1080201c 	xori	r2,r2,128
   14a18:	10bfe004 	addi	r2,r2,-128
   14a1c:	10800bd8 	cmpnei	r2,r2,47
   14a20:	10000a1e 	bne	r2,zero,14a4c <alt_find_file+0x80>
   14a24:	e0bfff17 	ldw	r2,-4(fp)
   14a28:	10c00217 	ldw	r3,8(r2)
   14a2c:	e0bffe17 	ldw	r2,-8(fp)
   14a30:	10800044 	addi	r2,r2,1
   14a34:	1885883a 	add	r2,r3,r2
   14a38:	10800003 	ldbu	r2,0(r2)
   14a3c:	10803fcc 	andi	r2,r2,255
   14a40:	1080201c 	xori	r2,r2,128
   14a44:	10bfe004 	addi	r2,r2,-128
   14a48:	10000926 	beq	r2,zero,14a70 <alt_find_file+0xa4>
   14a4c:	e0bfff17 	ldw	r2,-4(fp)
   14a50:	10c00217 	ldw	r3,8(r2)
   14a54:	e0bffe17 	ldw	r2,-8(fp)
   14a58:	1885883a 	add	r2,r3,r2
   14a5c:	10800003 	ldbu	r2,0(r2)
   14a60:	10803fcc 	andi	r2,r2,255
   14a64:	1080201c 	xori	r2,r2,128
   14a68:	10bfe004 	addi	r2,r2,-128
   14a6c:	1000131e 	bne	r2,zero,14abc <alt_find_file+0xf0>
            { 
                if ((name[len]== '/') || (name[len] == 0))
   14a70:	e0bffe17 	ldw	r2,-8(fp)
   14a74:	e0fffc17 	ldw	r3,-16(fp)
   14a78:	1885883a 	add	r2,r3,r2
   14a7c:	10800003 	ldbu	r2,0(r2)
   14a80:	10803fcc 	andi	r2,r2,255
   14a84:	1080201c 	xori	r2,r2,128
   14a88:	10bfe004 	addi	r2,r2,-128
   14a8c:	10800be0 	cmpeqi	r2,r2,47
   14a90:	1000081e 	bne	r2,zero,14ab4 <alt_find_file+0xe8>
   14a94:	e0bffe17 	ldw	r2,-8(fp)
   14a98:	e0fffc17 	ldw	r3,-16(fp)
   14a9c:	1885883a 	add	r2,r3,r2
   14aa0:	10800003 	ldbu	r2,0(r2)
   14aa4:	10803fcc 	andi	r2,r2,255
   14aa8:	1080201c 	xori	r2,r2,128
   14aac:	10bfe004 	addi	r2,r2,-128
   14ab0:	1000191e 	bne	r2,zero,14b18 <alt_find_file+0x14c>
                {
                    return next;
   14ab4:	e0bfff17 	ldw	r2,-4(fp)
   14ab8:	00002106 	br	14b40 <alt_find_file+0x174>
                }
                break;
            }
            
            if (next->name[len]!=name[len]) { break; }
   14abc:	e0bfff17 	ldw	r2,-4(fp)
   14ac0:	10c00217 	ldw	r3,8(r2)
   14ac4:	e0bffe17 	ldw	r2,-8(fp)
   14ac8:	1885883a 	add	r2,r3,r2
   14acc:	11000003 	ldbu	r4,0(r2)
   14ad0:	e0bffe17 	ldw	r2,-8(fp)
   14ad4:	e0fffc17 	ldw	r3,-16(fp)
   14ad8:	1885883a 	add	r2,r3,r2
   14adc:	10800003 	ldbu	r2,0(r2)
   14ae0:	20c03fcc 	andi	r3,r4,255
   14ae4:	18c0201c 	xori	r3,r3,128
   14ae8:	18ffe004 	addi	r3,r3,-128
   14aec:	10803fcc 	andi	r2,r2,255
   14af0:	1080201c 	xori	r2,r2,128
   14af4:	10bfe004 	addi	r2,r2,-128
   14af8:	1880091e 	bne	r3,r2,14b20 <alt_find_file+0x154>
            len++;
   14afc:	e0bffe17 	ldw	r2,-8(fp)
   14b00:	10800044 	addi	r2,r2,1
   14b04:	e0bffe15 	stw	r2,-8(fp)
        while (len < MAX_STRING_LENGTH)    
   14b08:	e0fffe17 	ldw	r3,-8(fp)
   14b0c:	e0bffd17 	ldw	r2,-12(fp)
   14b10:	18bfba16 	blt	r3,r2,149fc <alt_find_file+0x30>
   14b14:	00000306 	br	14b24 <alt_find_file+0x158>
                break;
   14b18:	0001883a 	nop
   14b1c:	00000106 	br	14b24 <alt_find_file+0x158>
            if (next->name[len]!=name[len]) { break; }
   14b20:	0001883a 	nop
        }  
        
        next = (alt_dev*) next->llist.next;
   14b24:	e0bfff17 	ldw	r2,-4(fp)
   14b28:	10800017 	ldw	r2,0(r2)
   14b2c:	e0bfff15 	stw	r2,-4(fp)
    while (next != (alt_dev*) &alt_fs_list)
   14b30:	e0ffff17 	ldw	r3,-4(fp)
   14b34:	d0a00404 	addi	r2,gp,-32752
   14b38:	18bfae1e 	bne	r3,r2,149f4 <alt_find_file+0x28>
    }
  
    /* No match found */
  
    return NULL;     
   14b3c:	0005883a 	mov	r2,zero
}
   14b40:	e037883a 	mov	sp,fp
   14b44:	df000017 	ldw	fp,0(sp)
   14b48:	dec00104 	addi	sp,sp,4
   14b4c:	f800283a 	ret

00014b50 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   14b50:	defffc04 	addi	sp,sp,-16
   14b54:	df000315 	stw	fp,12(sp)
   14b58:	df000304 	addi	fp,sp,12
   14b5c:	e13ffd15 	stw	r4,-12(fp)
  alt_32 i;
  int rc = -EMFILE;
   14b60:	00bffa04 	movi	r2,-24
   14b64:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   14b68:	e03fff15 	stw	zero,-4(fp)
   14b6c:	00001706 	br	14bcc <alt_get_fd+0x7c>
  {
    if (!alt_fd_list[i].dev)
   14b70:	e0bfff17 	ldw	r2,-4(fp)
   14b74:	10c00324 	muli	r3,r2,12
   14b78:	00800074 	movhi	r2,1
   14b7c:	1885883a 	add	r2,r3,r2
   14b80:	10956817 	ldw	r2,21920(r2)
   14b84:	10000e1e 	bne	r2,zero,14bc0 <alt_get_fd+0x70>
    {
      alt_fd_list[i].dev = dev;
   14b88:	e0bfff17 	ldw	r2,-4(fp)
   14b8c:	11000324 	muli	r4,r2,12
   14b90:	e0fffd17 	ldw	r3,-12(fp)
   14b94:	00800074 	movhi	r2,1
   14b98:	2085883a 	add	r2,r4,r2
   14b9c:	10d56815 	stw	r3,21920(r2)
      if (i > alt_max_fd)
   14ba0:	d0e00817 	ldw	r3,-32736(gp)
   14ba4:	e0bfff17 	ldw	r2,-4(fp)
   14ba8:	1880020e 	bge	r3,r2,14bb4 <alt_get_fd+0x64>
      {
        alt_max_fd = i;
   14bac:	e0bfff17 	ldw	r2,-4(fp)
   14bb0:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
   14bb4:	e0bfff17 	ldw	r2,-4(fp)
   14bb8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   14bbc:	00000706 	br	14bdc <alt_get_fd+0x8c>
  for (i = 0; i < ALT_MAX_FD; i++)
   14bc0:	e0bfff17 	ldw	r2,-4(fp)
   14bc4:	10800044 	addi	r2,r2,1
   14bc8:	e0bfff15 	stw	r2,-4(fp)
   14bcc:	e0bfff17 	ldw	r2,-4(fp)
   14bd0:	10800810 	cmplti	r2,r2,32
   14bd4:	103fe61e 	bne	r2,zero,14b70 <alt_get_fd+0x20>
    }
  }

 alt_get_fd_exit:
   14bd8:	0001883a 	nop
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   14bdc:	e0bffe17 	ldw	r2,-8(fp)
}
   14be0:	e037883a 	mov	sp,fp
   14be4:	df000017 	ldw	fp,0(sp)
   14be8:	dec00104 	addi	sp,sp,4
   14bec:	f800283a 	ret

00014bf0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   14bf0:	defffb04 	addi	sp,sp,-20
   14bf4:	df000415 	stw	fp,16(sp)
   14bf8:	df000404 	addi	fp,sp,16
   14bfc:	e13ffd15 	stw	r4,-12(fp)
   14c00:	e17ffc15 	stw	r5,-16(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   14c04:	e0bffc17 	ldw	r2,-16(fp)
   14c08:	10820070 	cmpltui	r2,r2,2049
   14c0c:	1000021e 	bne	r2,zero,14c18 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   14c10:	00820004 	movi	r2,2048
   14c14:	e0bffc15 	stw	r2,-16(fp)
  }

  end = ((char*) start) + len;
   14c18:	e0fffd17 	ldw	r3,-12(fp)
   14c1c:	e0bffc17 	ldw	r2,-16(fp)
   14c20:	1885883a 	add	r2,r3,r2
   14c24:	e0bffe15 	stw	r2,-8(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   14c28:	e0bffd17 	ldw	r2,-12(fp)
   14c2c:	e0bfff15 	stw	r2,-4(fp)
   14c30:	00000506 	br	14c48 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   14c34:	e0bfff17 	ldw	r2,-4(fp)
   14c38:	1000603a 	flushi	r2
  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   14c3c:	e0bfff17 	ldw	r2,-4(fp)
   14c40:	10800804 	addi	r2,r2,32
   14c44:	e0bfff15 	stw	r2,-4(fp)
   14c48:	e0ffff17 	ldw	r3,-4(fp)
   14c4c:	e0bffe17 	ldw	r2,-8(fp)
   14c50:	18bff836 	bltu	r3,r2,14c34 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   14c54:	e0bffd17 	ldw	r2,-12(fp)
   14c58:	108007cc 	andi	r2,r2,31
   14c5c:	10000226 	beq	r2,zero,14c68 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   14c60:	e0bfff17 	ldw	r2,-4(fp)
   14c64:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   14c68:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   14c6c:	0001883a 	nop
   14c70:	e037883a 	mov	sp,fp
   14c74:	df000017 	ldw	fp,0(sp)
   14c78:	dec00104 	addi	sp,sp,4
   14c7c:	f800283a 	ret

00014c80 <exit>:
   14c80:	defffe04 	addi	sp,sp,-8
   14c84:	000b883a 	mov	r5,zero
   14c88:	dc000015 	stw	r16,0(sp)
   14c8c:	dfc00115 	stw	ra,4(sp)
   14c90:	2021883a 	mov	r16,r4
   14c94:	0014ca00 	call	14ca0 <__call_exitprocs>
   14c98:	8009883a 	mov	r4,r16
   14c9c:	0014e3c0 	call	14e3c <_exit>

00014ca0 <__call_exitprocs>:
   14ca0:	00800074 	movhi	r2,1
   14ca4:	1095c917 	ldw	r2,22308(r2)
   14ca8:	defff204 	addi	sp,sp,-56
   14cac:	dc800615 	stw	r18,24(sp)
   14cb0:	d8800015 	stw	r2,0(sp)
   14cb4:	04800034 	movhi	r18,0
   14cb8:	10800d04 	addi	r2,r2,52
   14cbc:	dd000815 	stw	r20,32(sp)
   14cc0:	dfc00d15 	stw	ra,52(sp)
   14cc4:	df000c15 	stw	fp,48(sp)
   14cc8:	ddc00b15 	stw	r23,44(sp)
   14ccc:	dd800a15 	stw	r22,40(sp)
   14cd0:	dd400915 	stw	r21,36(sp)
   14cd4:	dcc00715 	stw	r19,28(sp)
   14cd8:	dc400515 	stw	r17,20(sp)
   14cdc:	dc000415 	stw	r16,16(sp)
   14ce0:	d9000215 	stw	r4,8(sp)
   14ce4:	2829883a 	mov	r20,r5
   14ce8:	d8800315 	stw	r2,12(sp)
   14cec:	94800004 	addi	r18,r18,0
   14cf0:	d8800017 	ldw	r2,0(sp)
   14cf4:	dc400317 	ldw	r17,12(sp)
   14cf8:	15800d17 	ldw	r22,52(r2)
   14cfc:	b0000c1e 	bne	r22,zero,14d30 <__call_exitprocs+0x90>
   14d00:	dfc00d17 	ldw	ra,52(sp)
   14d04:	df000c17 	ldw	fp,48(sp)
   14d08:	ddc00b17 	ldw	r23,44(sp)
   14d0c:	dd800a17 	ldw	r22,40(sp)
   14d10:	dd400917 	ldw	r21,36(sp)
   14d14:	dd000817 	ldw	r20,32(sp)
   14d18:	dcc00717 	ldw	r19,28(sp)
   14d1c:	dc800617 	ldw	r18,24(sp)
   14d20:	dc400517 	ldw	r17,20(sp)
   14d24:	dc000417 	ldw	r16,16(sp)
   14d28:	dec00e04 	addi	sp,sp,56
   14d2c:	f800283a 	ret
   14d30:	b4000117 	ldw	r16,4(r22)
   14d34:	b5c02217 	ldw	r23,136(r22)
   14d38:	0027883a 	mov	r19,zero
   14d3c:	873fffc4 	addi	fp,r16,-1
   14d40:	802090ba 	slli	r16,r16,2
   14d44:	bc2b883a 	add	r21,r23,r16
   14d48:	e0000e0e 	bge	fp,zero,14d84 <__call_exitprocs+0xe4>
   14d4c:	903fec26 	beq	r18,zero,14d00 <__call_exitprocs+0x60>
   14d50:	b1400117 	ldw	r5,4(r22)
   14d54:	b1000017 	ldw	r4,0(r22)
   14d58:	2800361e 	bne	r5,zero,14e34 <__call_exitprocs+0x194>
   14d5c:	20003526 	beq	r4,zero,14e34 <__call_exitprocs+0x194>
   14d60:	89000015 	stw	r4,0(r17)
   14d64:	b8000226 	beq	r23,zero,14d70 <__call_exitprocs+0xd0>
   14d68:	b809883a 	mov	r4,r23
   14d6c:	00000000 	call	0 <__alt_mem_onchip_ram-0x10000>
   14d70:	b009883a 	mov	r4,r22
   14d74:	00000000 	call	0 <__alt_mem_onchip_ram-0x10000>
   14d78:	89000017 	ldw	r4,0(r17)
   14d7c:	202d883a 	mov	r22,r4
   14d80:	003fde06 	br	14cfc <__call_exitprocs+0x5c>
   14d84:	a0000726 	beq	r20,zero,14da4 <__call_exitprocs+0x104>
   14d88:	b800031e 	bne	r23,zero,14d98 <__call_exitprocs+0xf8>
   14d8c:	e73fffc4 	addi	fp,fp,-1
   14d90:	9cffff04 	addi	r19,r19,-4
   14d94:	003fec06 	br	14d48 <__call_exitprocs+0xa8>
   14d98:	acc9883a 	add	r4,r21,r19
   14d9c:	21001f17 	ldw	r4,124(r4)
   14da0:	253ffa1e 	bne	r4,r20,14d8c <__call_exitprocs+0xec>
   14da4:	b1400117 	ldw	r5,4(r22)
   14da8:	9c09883a 	add	r4,r19,r16
   14dac:	b109883a 	add	r4,r22,r4
   14db0:	297fffc4 	addi	r5,r5,-1
   14db4:	22000117 	ldw	r8,4(r4)
   14db8:	2f00111e 	bne	r5,fp,14e00 <__call_exitprocs+0x160>
   14dbc:	b7000115 	stw	fp,4(r22)
   14dc0:	403ff226 	beq	r8,zero,14d8c <__call_exitprocs+0xec>
   14dc4:	b0800117 	ldw	r2,4(r22)
   14dc8:	d8800115 	stw	r2,4(sp)
   14dcc:	b8000526 	beq	r23,zero,14de4 <__call_exitprocs+0x144>
   14dd0:	00800044 	movi	r2,1
   14dd4:	1708983a 	sll	r4,r2,fp
   14dd8:	b9404017 	ldw	r5,256(r23)
   14ddc:	214a703a 	and	r5,r4,r5
   14de0:	2800091e 	bne	r5,zero,14e08 <__call_exitprocs+0x168>
   14de4:	403ee83a 	callr	r8
   14de8:	b1000117 	ldw	r4,4(r22)
   14dec:	d8800117 	ldw	r2,4(sp)
   14df0:	20bfbf1e 	bne	r4,r2,14cf0 <__call_exitprocs+0x50>
   14df4:	89000017 	ldw	r4,0(r17)
   14df8:	25bfe426 	beq	r4,r22,14d8c <__call_exitprocs+0xec>
   14dfc:	003fbc06 	br	14cf0 <__call_exitprocs+0x50>
   14e00:	20000115 	stw	zero,4(r4)
   14e04:	003fee06 	br	14dc0 <__call_exitprocs+0x120>
   14e08:	ba404117 	ldw	r9,260(r23)
   14e0c:	accb883a 	add	r5,r21,r19
   14e10:	2248703a 	and	r4,r4,r9
   14e14:	2000041e 	bne	r4,zero,14e28 <__call_exitprocs+0x188>
   14e18:	297fff17 	ldw	r5,-4(r5)
   14e1c:	d9000217 	ldw	r4,8(sp)
   14e20:	403ee83a 	callr	r8
   14e24:	003ff006 	br	14de8 <__call_exitprocs+0x148>
   14e28:	293fff17 	ldw	r4,-4(r5)
   14e2c:	403ee83a 	callr	r8
   14e30:	003fed06 	br	14de8 <__call_exitprocs+0x148>
   14e34:	b023883a 	mov	r17,r22
   14e38:	003fd006 	br	14d7c <__call_exitprocs+0xdc>

00014e3c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   14e3c:	defffd04 	addi	sp,sp,-12
   14e40:	df000215 	stw	fp,8(sp)
   14e44:	df000204 	addi	fp,sp,8
   14e48:	e13ffe15 	stw	r4,-8(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   14e4c:	0001883a 	nop
   14e50:	e0bffe17 	ldw	r2,-8(fp)
   14e54:	e0bfff15 	stw	r2,-4(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   14e58:	e0bfff17 	ldw	r2,-4(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   14e5c:	10000226 	beq	r2,zero,14e68 <_exit+0x2c>
    ALT_SIM_FAIL();
   14e60:	002af070 	cmpltui	zero,zero,43969
   14e64:	00000106 	br	14e6c <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   14e68:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   14e6c:	003fff06 	br	14e6c <_exit+0x30>
