<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p117" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_117{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_117{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_117{left:152px;bottom:1065px;letter-spacing:-0.05px;word-spacing:1.37px;}
#t4_117{left:615px;bottom:1065px;letter-spacing:0.12px;}
#t5_117{left:655px;bottom:1065px;letter-spacing:-0.18px;word-spacing:1.68px;}
#t6_117{left:152px;bottom:1046px;letter-spacing:0.05px;word-spacing:3.01px;}
#t7_117{left:152px;bottom:1028px;letter-spacing:-0.02px;word-spacing:2.02px;}
#t8_117{left:110px;bottom:992px;letter-spacing:-0.17px;word-spacing:2.63px;}
#t9_117{left:258px;bottom:992px;letter-spacing:-1px;}
#ta_117{left:322px;bottom:992px;letter-spacing:-0.16px;word-spacing:2.65px;}
#tb_117{left:110px;bottom:971px;letter-spacing:-0.14px;word-spacing:0.38px;}
#tc_117{left:110px;bottom:950px;letter-spacing:-0.16px;word-spacing:2.89px;}
#td_117{left:459px;bottom:950px;letter-spacing:-0.16px;word-spacing:2.8px;}
#te_117{left:110px;bottom:929px;letter-spacing:-0.18px;word-spacing:0.84px;}
#tf_117{left:110px;bottom:909px;letter-spacing:-0.17px;word-spacing:1.42px;}
#tg_117{left:110px;bottom:848px;letter-spacing:0.12px;}
#th_117{left:173px;bottom:848px;letter-spacing:0.1px;word-spacing:2.36px;}
#ti_117{left:529px;bottom:848px;letter-spacing:0.14px;}
#tj_117{left:602px;bottom:848px;letter-spacing:0.16px;}
#tk_117{left:641px;bottom:848px;letter-spacing:0.14px;}
#tl_117{left:707px;bottom:848px;}
#tm_117{left:110px;bottom:802px;letter-spacing:-0.15px;}
#tn_117{left:182px;bottom:802px;letter-spacing:-0.17px;}
#to_117{left:248px;bottom:802px;letter-spacing:-0.18px;}
#tp_117{left:281px;bottom:802px;letter-spacing:-0.17px;}
#tq_117{left:347px;bottom:802px;letter-spacing:-0.16px;word-spacing:1.33px;}
#tr_117{left:110px;bottom:781px;letter-spacing:-0.15px;}
#ts_117{left:146px;bottom:781px;letter-spacing:-0.14px;}
#tt_117{left:174px;bottom:781px;letter-spacing:-0.18px;}
#tu_117{left:207px;bottom:781px;letter-spacing:-0.14px;}
#tv_117{left:234px;bottom:781px;letter-spacing:-0.18px;word-spacing:2.44px;}
#tw_117{left:110px;bottom:761px;letter-spacing:-0.14px;word-spacing:1.24px;}
#tx_117{left:353px;bottom:761px;letter-spacing:-0.17px;}
#ty_117{left:420px;bottom:761px;letter-spacing:-0.18px;}
#tz_117{left:452px;bottom:761px;letter-spacing:-0.18px;}
#t10_117{left:519px;bottom:761px;letter-spacing:-0.14px;word-spacing:1.26px;}
#t11_117{left:110px;bottom:740px;letter-spacing:-0.19px;}
#t12_117{left:145px;bottom:740px;letter-spacing:-0.17px;}
#t13_117{left:213px;bottom:740px;letter-spacing:-0.18px;}
#t14_117{left:247px;bottom:740px;letter-spacing:-0.17px;}
#t15_117{left:315px;bottom:740px;letter-spacing:-0.14px;word-spacing:2.58px;}
#t16_117{left:110px;bottom:719px;letter-spacing:-0.2px;word-spacing:1.5px;}
#t17_117{left:308px;bottom:719px;letter-spacing:-0.17px;}
#t18_117{left:375px;bottom:719px;letter-spacing:-0.18px;}
#t19_117{left:407px;bottom:719px;letter-spacing:-0.18px;}
#t1a_117{left:468px;bottom:719px;}
#t1b_117{left:220px;bottom:688px;letter-spacing:0.12px;}
#t1c_117{left:704px;bottom:688px;}
#t1d_117{left:360px;bottom:670px;letter-spacing:-0.17px;word-spacing:1.31px;}
#t1e_117{left:520px;bottom:670px;letter-spacing:-0.87px;}
#t1f_117{left:569px;bottom:670px;}
#t1g_117{left:434px;bottom:652px;letter-spacing:-0.21px;}
#t1h_117{left:236px;bottom:609px;letter-spacing:-0.13px;word-spacing:1.68px;}
#t1i_117{left:627px;bottom:609px;letter-spacing:-0.18px;}
#t1j_117{left:688px;bottom:609px;letter-spacing:-0.11px;}
#t1k_117{left:220px;bottom:574px;letter-spacing:0.12px;}
#t1l_117{left:704px;bottom:574px;}
#t1m_117{left:404px;bottom:556px;letter-spacing:-0.18px;word-spacing:1.36px;}
#t1n_117{left:476px;bottom:556px;letter-spacing:-0.87px;}
#t1o_117{left:525px;bottom:556px;}
#t1p_117{left:434px;bottom:539px;letter-spacing:-0.21px;}
#t1q_117{left:237px;bottom:496px;letter-spacing:-0.14px;word-spacing:1.7px;}
#t1r_117{left:625px;bottom:496px;letter-spacing:-0.18px;}
#t1s_117{left:686px;bottom:496px;letter-spacing:-0.11px;}
#t1t_117{left:110px;bottom:457px;letter-spacing:-0.15px;word-spacing:2.02px;}
#t1u_117{left:587px;bottom:457px;letter-spacing:-0.18px;}
#t1v_117{left:649px;bottom:457px;letter-spacing:-0.14px;word-spacing:2.04px;}
#t1w_117{left:110px;bottom:436px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1x_117{left:507px;bottom:436px;letter-spacing:-0.18px;}
#t1y_117{left:572px;bottom:436px;letter-spacing:-0.17px;word-spacing:0.58px;}
#t1z_117{left:726px;bottom:436px;letter-spacing:-0.18px;}
#t20_117{left:792px;bottom:436px;letter-spacing:-0.13px;}
#t21_117{left:110px;bottom:415px;letter-spacing:-0.14px;word-spacing:0.37px;}
#t22_117{left:467px;bottom:415px;letter-spacing:-0.18px;}
#t23_117{left:533px;bottom:415px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t24_117{left:110px;bottom:395px;letter-spacing:-0.25px;word-spacing:0.37px;}
#t25_117{left:320px;bottom:395px;letter-spacing:-0.14px;}
#t26_117{left:341px;bottom:395px;letter-spacing:-0.13px;word-spacing:0.46px;}
#t27_117{left:110px;bottom:374px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t28_117{left:152px;bottom:329px;letter-spacing:-0.02px;word-spacing:2.54px;}
#t29_117{left:352px;bottom:329px;letter-spacing:0.12px;}
#t2a_117{left:414px;bottom:329px;letter-spacing:-0.03px;word-spacing:2.58px;}
#t2b_117{left:152px;bottom:311px;letter-spacing:0.12px;word-spacing:1.59px;}
#t2c_117{left:110px;bottom:274px;letter-spacing:-0.14px;word-spacing:0.47px;}
#t2d_117{left:522px;bottom:274px;letter-spacing:-0.18px;}
#t2e_117{left:583px;bottom:274px;letter-spacing:-0.13px;word-spacing:0.46px;}
#t2f_117{left:110px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t2g_117{left:256px;bottom:254px;letter-spacing:-0.17px;}
#t2h_117{left:321px;bottom:254px;letter-spacing:-0.14px;word-spacing:0.21px;}
#t2i_117{left:530px;bottom:254px;letter-spacing:-0.18px;}
#t2j_117{left:592px;bottom:254px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t2k_117{left:110px;bottom:233px;letter-spacing:-0.16px;word-spacing:2.5px;}
#t2l_117{left:110px;bottom:212px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t2m_117{left:110px;bottom:176px;letter-spacing:-0.13px;word-spacing:0.54px;}
#t2n_117{left:110px;bottom:156px;letter-spacing:-0.15px;word-spacing:0.91px;}
#t2o_117{left:110px;bottom:135px;letter-spacing:-0.23px;word-spacing:2.19px;}
#t2p_117{left:234px;bottom:135px;letter-spacing:-0.17px;}
#t2q_117{left:301px;bottom:135px;letter-spacing:-0.16px;word-spacing:2.38px;}
#t2r_117{left:110px;bottom:114px;letter-spacing:-0.15px;word-spacing:1.9px;}

.s1_117{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_117{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_117{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_117{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s5_117{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s6_117{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_117{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s8_117{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s9_117{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sa_117{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sb_117{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sc_117{font-size:14px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts117" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg117Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg117" style="-webkit-user-select: none;"><object width="935" height="1210" data="117/117.svg" type="image/svg+xml" id="pdf117" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_117" class="t s1_117">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_117" class="t s2_117">103 </span>
<span id="t3_117" class="t s3_117">For breakpoint and memory access traps that write a nonzero value to </span><span id="t4_117" class="t s4_117">stval</span><span id="t5_117" class="t s3_117">, GVA is redundant </span>
<span id="t6_117" class="t s3_117" data-mappings='[[5,"fi"]]'>with ﬁeld SPV (the two bits are set the same) except when the explicit memory access of an </span>
<span id="t7_117" class="t s3_117">HLV, HLVX, or HSV instruction causes a fault. In that case, SPV=0 but GVA=1. </span>
<span id="t8_117" class="t s2_117">The VSBE bit is a </span><span id="t9_117" class="t s5_117">WARL </span><span id="ta_117" class="t s2_117" data-mappings='[[0,"fi"]]'>ﬁeld that controls the endianness of explicit memory accesses made </span>
<span id="tb_117" class="t s2_117">from VS-mode. If VSBE=0, explicit load and store memory accesses made from VS-mode are little- </span>
<span id="tc_117" class="t s2_117">endian, and if VSBE=1, they are big-endian. </span><span id="td_117" class="t s2_117">VSBE also controls the endianness of all implicit </span>
<span id="te_117" class="t s2_117">accesses to VS-level memory management data structures, such as page tables. An implementation </span>
<span id="tf_117" class="t s2_117" data-mappings='[[26,"fi"],[48,"fi"]]'>may make VSBE a read-only ﬁeld that always speciﬁes the same endianness as HS-mode. </span>
<span id="tg_117" class="t s6_117">8.2.2 </span><span id="th_117" class="t s6_117">Hypervisor Trap Delegation Registers (</span><span id="ti_117" class="t s7_117">hedeleg </span><span id="tj_117" class="t s6_117">and </span><span id="tk_117" class="t s7_117">hideleg</span><span id="tl_117" class="t s6_117">) </span>
<span id="tm_117" class="t s2_117">Registers </span><span id="tn_117" class="t s8_117">hedeleg </span><span id="to_117" class="t s2_117">and </span><span id="tp_117" class="t s8_117">hideleg </span><span id="tq_117" class="t s2_117">are HSXLEN-bit read/write registers, formatted as shown in Fig- </span>
<span id="tr_117" class="t s2_117">ures </span><span id="ts_117" class="t s9_117">8.3 </span><span id="tt_117" class="t s2_117">and </span><span id="tu_117" class="t s9_117">8.4 </span><span id="tv_117" class="t s2_117">respectively. By default, all traps at any privilege level are handled in M-mode, </span>
<span id="tw_117" class="t s2_117">though M-mode usually uses the </span><span id="tx_117" class="t s8_117">medeleg </span><span id="ty_117" class="t s2_117">and </span><span id="tz_117" class="t s8_117">mideleg </span><span id="t10_117" class="t s2_117">CSRs to delegate some traps to HS-mode. </span>
<span id="t11_117" class="t s2_117">The </span><span id="t12_117" class="t s8_117">hedeleg </span><span id="t13_117" class="t s2_117">and </span><span id="t14_117" class="t s8_117">hideleg </span><span id="t15_117" class="t s2_117">CSRs allow these traps to be further delegated to a VS-mode guest; </span>
<span id="t16_117" class="t s2_117">their layout is the same as </span><span id="t17_117" class="t s8_117">medeleg </span><span id="t18_117" class="t s2_117">and </span><span id="t19_117" class="t s8_117">mideleg</span><span id="t1a_117" class="t s2_117">. </span>
<span id="t1b_117" class="t sa_117">HSXLEN-1 </span><span id="t1c_117" class="t sa_117">0 </span>
<span id="t1d_117" class="t sb_117">Synchronous Exceptions (</span><span id="t1e_117" class="t sc_117">WARL</span><span id="t1f_117" class="t sb_117">) </span>
<span id="t1g_117" class="t sb_117">HSXLEN </span>
<span id="t1h_117" class="t s2_117">Figure 8.3: Hypervisor exception delegation register (</span><span id="t1i_117" class="t s8_117">hedeleg</span><span id="t1j_117" class="t s2_117">). </span>
<span id="t1k_117" class="t sa_117">HSXLEN-1 </span><span id="t1l_117" class="t sa_117">0 </span>
<span id="t1m_117" class="t sb_117">Interrupts (</span><span id="t1n_117" class="t sc_117">WARL</span><span id="t1o_117" class="t sb_117">) </span>
<span id="t1p_117" class="t sb_117">HSXLEN </span>
<span id="t1q_117" class="t s2_117">Figure 8.4: Hypervisor interrupt delegation register (</span><span id="t1r_117" class="t s8_117">hideleg</span><span id="t1s_117" class="t s2_117">). </span>
<span id="t1t_117" class="t s2_117">A synchronous trap that has been delegated to HS-mode (using </span><span id="t1u_117" class="t s8_117">medeleg</span><span id="t1v_117" class="t s2_117">) is further delegated to </span>
<span id="t1w_117" class="t s2_117">VS-mode if V=1 before the trap and the corresponding </span><span id="t1x_117" class="t s8_117">hedeleg </span><span id="t1y_117" class="t s2_117">bit is set. Each bit of </span><span id="t1z_117" class="t s8_117">hedeleg </span><span id="t20_117" class="t s2_117">shall </span>
<span id="t21_117" class="t s2_117">be either writable or read-only zero. Many bits of </span><span id="t22_117" class="t s8_117">hedeleg </span><span id="t23_117" class="t s2_117" data-mappings='[[18,"fi"]]'>are required speciﬁcally to be writable or </span>
<span id="t24_117" class="t s2_117">zero, as enumerated in Table </span><span id="t25_117" class="t s9_117">8.2</span><span id="t26_117" class="t s2_117">. Bit 0, corresponding to instruction address misaligned exceptions, </span>
<span id="t27_117" class="t s2_117">must be writable if IALIGN=32. </span>
<span id="t28_117" class="t s3_117">Requiring that certain bits of </span><span id="t29_117" class="t s4_117">hedeleg </span><span id="t2a_117" class="t s3_117">be writable reduces some of the burden on a hypervisor </span>
<span id="t2b_117" class="t s3_117">to handle variations of implementation. </span>
<span id="t2c_117" class="t s2_117">An interrupt that has been delegated to HS-mode (using </span><span id="t2d_117" class="t s8_117">mideleg</span><span id="t2e_117" class="t s2_117">) is further delegated to VS-mode </span>
<span id="t2f_117" class="t s2_117">if the corresponding </span><span id="t2g_117" class="t s8_117">hideleg </span><span id="t2h_117" class="t s2_117">bit is set. Among bits 15:0 of </span><span id="t2i_117" class="t s8_117">hideleg</span><span id="t2j_117" class="t s2_117">, bits 10, 6, and 2 (corresponding </span>
<span id="t2k_117" class="t s2_117">to the standard VS-level interrupts) are writable, and bits 12, 9, 5, and 1 (corresponding to the </span>
<span id="t2l_117" class="t s2_117">standard S-level interrupts) are read-only zeros. </span>
<span id="t2m_117" class="t s2_117">When a virtual supervisor external interrupt (code 10) is delegated to VS-mode, it is automatically </span>
<span id="t2n_117" class="t s2_117">translated by the machine into a supervisor external interrupt (code 9) for VS-mode, including the </span>
<span id="t2o_117" class="t s2_117">value written to </span><span id="t2p_117" class="t s8_117">vscause </span><span id="t2q_117" class="t s2_117">on an interrupt trap. Likewise, a virtual supervisor timer interrupt (6) </span>
<span id="t2r_117" class="t s2_117">is translated into a supervisor timer interrupt (5) for VS-mode, and a virtual supervisor software </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
