#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 12 19:36:22 2023
# Process ID: 20512
# Current directory: C:/Users/expecto/Desktop/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12364 C:\Users\expecto\Desktop\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.uupdate_compile_order -fileset sources_1update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
rWARNING: [Common 17-9] Error reading message records.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2020.105 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
close_hw
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
WARNING: [Common 17-9] Error reading message records.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 23:38:28 2023...
m'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 882.551 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target -xvc_url 202.38.79.134:35277
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2047.559 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/we}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/register_file_8x4_0/regfile}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/register_file_8x4_0/we}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/next_state}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/en}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/enq}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/deq}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FIFO
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.066 ; gain = 180.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter ENQU bound to: 2'b01 
	Parameter DEQU bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (3#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file_8x4' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_8x4' (4#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2526.852 ; gain = 217.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.766 ; gain = 236.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.766 ; gain = 236.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2688.422 ; gain = 379.270
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2688.422 ; gain = 614.082
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2697.074 ; gain = 8.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter ENQU bound to: 3'b001 
	Parameter DEQU bound to: 3'b010 
	Parameter ENQU_tmp bound to: 3'b011 
	Parameter DEQU_tmp bound to: 3'b100 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:61]
INFO: [Synth 8-226] default block is never used [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:34]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:89]
WARNING: [Synth 8-6014] Unused sequential element en_reg was removed.  [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:75]
WARNING: [Synth 8-3848] Net ra0 in module/entity LCU does not have driver. [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:10]
WARNING: [Synth 8-3848] Net out in module/entity LCU does not have driver. [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (3#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file_8x4' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_8x4' (4#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[2]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[1]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[0]
WARNING: [Synth 8-3331] design LCU has unconnected port out[3]
WARNING: [Synth 8-3331] design LCU has unconnected port out[2]
WARNING: [Synth 8-3331] design LCU has unconnected port out[1]
WARNING: [Synth 8-3331] design LCU has unconnected port out[0]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[3]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[2]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[1]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.137 ; gain = 29.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2739.957 ; gain = 51.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2739.957 ; gain = 51.535
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2836.230 ; gain = 147.809
refresh_design
ERROR: [Synth 8-1031] en is not declared [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:74]
ERROR: [Synth 8-1031] en is not declared [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:86]
ERROR: [Synth 8-1031] en is not declared [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:96]
INFO: [Synth 8-2350] module LCU ignored due to previous errors [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
Failed to read verilog 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2836.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter ENQU bound to: 3'b001 
	Parameter DEQU bound to: 3'b010 
	Parameter ENQU_tmp bound to: 3'b011 
	Parameter DEQU_tmp bound to: 3'b100 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:60]
INFO: [Synth 8-226] default block is never used [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:33]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:86]
WARNING: [Synth 8-3848] Net ra0 in module/entity LCU does not have driver. [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:10]
WARNING: [Synth 8-3848] Net out in module/entity LCU does not have driver. [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (3#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file_8x4' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_8x4' (4#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[2]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[1]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[0]
WARNING: [Synth 8-3331] design LCU has unconnected port out[3]
WARNING: [Synth 8-3331] design LCU has unconnected port out[2]
WARNING: [Synth 8-3331] design LCU has unconnected port out[1]
WARNING: [Synth 8-3331] design LCU has unconnected port out[0]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[3]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[2]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[1]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2836.230 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2836.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2836.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.816 ; gain = 23.586
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Apr 12 19:57:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.816 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 19:58:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.816 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/ra0}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/rd0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.816 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/LCU0/next_state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.816 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/LCU0/WP}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.816 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.816 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/sim_FIFO/u_FIFO/LCU0/valid}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.816 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 20:12:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 20:12:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/sim_FIFO_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/sim_FIFO_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/sim_FIFO_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/sim_FIFO_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/sim_FIFO_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-311] analyzing module edge_taker_0
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_FIFO_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_FIFO_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sim_FIFO_time_synth.sdf", for root module "sim_FIFO/u_FIFO".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sim_FIFO_time_synth.sdf", for root module "sim_FIFO/u_FIFO".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.LCU
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.SDU
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.edge_taker_0
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/xsim.dir/sim_FIFO_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim/xsim.dir/sim_FIFO_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 12 20:16:24 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 12 20:16:24 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3295.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_time_synth -key {Post-Synthesis:sim_1:Timing:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3318.793 ; gain = 458.977
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.434 ; gain = 11.246
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/sim_FIFO/u_FIFO/LCU0/WP}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.836 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_wave_config {Untitled 16}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 16'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 16}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 16'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/next_state}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3390.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3390.227 ; gain = 0.000
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/sim_FIFO/u_FIFO/LCU0/WP}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3390.227 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
add_wave {{/sim_FIFO/u_FIFO/LCU0/full}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3496.094 ; gain = 6.371
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/sim_FIFO/u_FIFO/LCU0/full}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3496.094 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3496.094 ; gain = 0.000
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/sim_FIFO/u_FIFO/LCU0/empty}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3496.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3496.094 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3496.094 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3496.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter ENQU bound to: 3'b001 
	Parameter DEQU bound to: 3'b010 
	Parameter ENQU_tmp bound to: 3'b011 
	Parameter DEQU_tmp bound to: 3'b100 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:64]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:89]
WARNING: [Synth 8-3848] Net ra0 in module/entity LCU does not have driver. [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:10]
WARNING: [Synth 8-3848] Net out in module/entity LCU does not have driver. [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (3#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file_8x4' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_8x4' (4#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[2]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[1]
WARNING: [Synth 8-3331] design LCU has unconnected port ra0[0]
WARNING: [Synth 8-3331] design LCU has unconnected port out[3]
WARNING: [Synth 8-3331] design LCU has unconnected port out[2]
WARNING: [Synth 8-3331] design LCU has unconnected port out[1]
WARNING: [Synth 8-3331] design LCU has unconnected port out[0]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[3]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[2]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[1]
WARNING: [Synth 8-3331] design LCU has unconnected port rd0[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3496.094 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3496.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3496.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3531.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3531.223 ; gain = 35.129
13 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3531.223 ; gain = 35.129
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3531.223 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3654.227 ; gain = 17.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter ENQU bound to: 3'b001 
	Parameter DEQU bound to: 3'b010 
	Parameter ENQU_tmp bound to: 3'b011 
	Parameter DEQU_tmp bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (3#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file_8x4' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_8x4' (4#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3654.227 ; gain = 17.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3654.234 ; gain = 17.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3654.234 ; gain = 17.910
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3763.230 ; gain = 126.906
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.230 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 20:58:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 20:58:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:00:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:00:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_wave_config {Untitled 23}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 23'.
add_wave {{/sim_FIFO/u_FIFO/LCU0/RP}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 23}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 23'.
add_wave {{/sim_FIFO/u_FIFO/ra0}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 23}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 23'.
add_wave {{/sim_FIFO/u_FIFO/rd0}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3763.230 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/sim_FIFO/u_FIFO/LCU0/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.230 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.230 ; gain = 0.000
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:12:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:12:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Apr 12 21:20:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-XVC-202.38.79.134:35277" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:35:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:35:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3763.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:40:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:40:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:41:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:41:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:42:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:42:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:44:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:44:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 12 21:45:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/synth_1/runme.log
[Wed Apr 12 21:45:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/impl_1/FIFO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 23:38:24 2023...
