{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596723777418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596723777418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 06 16:22:57 2020 " "Processing started: Thu Aug 06 16:22:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596723777418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596723777418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596723777418 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1596723778464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "size_kex size_KEX inverted_residual_block.sv(58) " "Verilog HDL Declaration information at inverted_residual_block.sv(58): object \"size_kex\" differs only in case from object \"size_KEX\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723790985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723790985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH Main_Controller.sv(22) " "Verilog HDL Declaration information at Main_Controller.sv(22): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tox Tox Main_Controller.sv(51) " "Verilog HDL Declaration information at Main_Controller.sv(51): object \"tox\" differs only in case from object \"Tox\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "toy Toy Main_Controller.sv(51) " "Verilog HDL Declaration information at Main_Controller.sv(51): object \"toy\" differs only in case from object \"Toy\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox_n tox_n Main_Controller.sv(60) " "Verilog HDL Declaration information at Main_Controller.sv(60): object \"Tox_n\" differs only in case from object \"tox_n\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy_n toy_n Main_Controller.sv(60) " "Verilog HDL Declaration information at Main_Controller.sv(60): object \"Toy_n\" differs only in case from object \"toy_n\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_controller " "Found entity 1: Main_controller" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723790990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723790990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_fmi W_FMI DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_fmi\" differs only in case from object \"W_FMI\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kpw W_KPW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kpw\" differs only in case from object \"W_KPW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kdw W_KDW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kdw\" differs only in case from object \"W_KDW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723790995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723790995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_1_1.sv(27) " "Verilog HDL Declaration information at Convolution_1_1.sv(27): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723790998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file convolution_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_1_1 " "Found entity 1: Convolution_1_1" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791000 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_PX " "Found entity 2: SHIFT_REGISTER_PX" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791000 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_WG " "Found entity 3: SHIFT_REGISTER_WG" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791000 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_POS " "Found entity 4: SHIFT_REGISTER_POS" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791000 ""} { "Info" "ISGN_ENTITY_NAME" "5 RELU6 " "Found entity 5: RELU6" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Convolution_dsc.sv(119) " "Verilog HDL information at Convolution_dsc.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1596723791003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_dsc.sv(31) " "Verilog HDL Declaration information at Convolution_dsc.sv(31): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723791004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_FMINT load_fmint Convolution_dsc.sv(44) " "Verilog HDL Declaration information at Convolution_dsc.sv(44): object \"LOAD_FMINT\" differs only in case from object \"load_fmint\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723791005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox tox Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Tox\" differs only in case from object \"tox\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723791005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy toy Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Toy\" differs only in case from object \"toy\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596723791005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_dsc.sv 6 6 " "Found 6 design units, including 6 entities, in source file convolution_dsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_dsc " "Found entity 1: Convolution_dsc" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791007 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_FMINT " "Found entity 2: SHIFT_REGISTER_FMINT" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791007 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_DW_WG " "Found entity 3: SHIFT_REGISTER_DW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791007 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_PW_PS " "Found entity 4: SHIFT_REGISTER_PW_PS" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791007 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHIFT_REGISTER_PW_WG " "Found entity 5: SHIFT_REGISTER_PW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791007 ""} { "Info" "ISGN_ENTITY_NAME" "6 RELU6_DSC " "Found entity 6: RELU6_DSC" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmint.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMINT " "Found entity 1: RAM_FMINT" {  } { { "RAM_FMINT.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMO " "Found entity 1: RAM_FMO" {  } { { "RAM_FMO.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KEX " "Found entity 1: RAM_KEX" {  } { { "RAM_KEX.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kdw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kdw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KDW " "Found entity 1: RAM_KDW" {  } { { "RAM_KDW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kpw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kpw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KPW " "Found entity 1: RAM_KPW" {  } { { "RAM_KPW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file irb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irb_pkg (SystemVerilog) " "Found design unit 1: irb_pkg (SystemVerilog)" {  } { { "irb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/irb_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(206) " "Verilog HDL information at testbench.sv(206): always construct contains both blocking and non-blocking assignments" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1596723791034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file tb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596723791039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596723791039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inverted_residual_block " "Elaborating entity \"inverted_residual_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596723791509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_controller Main_controller:mc " "Elaborating entity \"Main_controller\" for hierarchy \"Main_controller:mc\"" {  } { { "inverted_residual_block.sv" "mc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596723791547 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "measure_cnt_dma_n Main_Controller.sv(155) " "Verilog HDL Always Construct warning at Main_Controller.sv(155): inferring latch(es) for variable \"measure_cnt_dma_n\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1596723791584 "|inverted_residual_block|Main_controller:mc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "measure_cnt_c11_n Main_Controller.sv(155) " "Verilog HDL Always Construct warning at Main_Controller.sv(155): inferring latch(es) for variable \"measure_cnt_c11_n\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1596723791585 "|inverted_residual_block|Main_controller:mc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "measure_cnt_dsc_n Main_Controller.sv(155) " "Verilog HDL Always Construct warning at Main_Controller.sv(155): inferring latch(es) for variable \"measure_cnt_dsc_n\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1596723791585 "|inverted_residual_block|Main_controller:mc"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Main_Controller.sv(155) " "SystemVerilog RTL Coding error at Main_Controller.sv(155): always_comb construct does not infer purely combinational logic." {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Design Software" 0 -1 1596723791586 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[0\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[0\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[1\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[1\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[2\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[2\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[3\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[3\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[4\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[4\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[5\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[5\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[6\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[6\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[7\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[7\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[8\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[8\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[9\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[9\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791613 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[10\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[10\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[11\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[11\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[12\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[12\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[13\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[13\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[14\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[14\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[15\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[15\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[16\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[16\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[17\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[17\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[18\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[18\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[19\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[19\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[20\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[20\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791614 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[21\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[21\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[22\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[22\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[23\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[23\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[24\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[24\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[25\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[25\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[26\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[26\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[27\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[27\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[28\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[28\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791615 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[29\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[29\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[30\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[30\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[31\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[31\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[32\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[32\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[33\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[33\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[34\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[34\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[35\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[35\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[36\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[36\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791616 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[37\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[37\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[38\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[38\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[39\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[39\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[40\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[40\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[41\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[41\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[42\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[42\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[43\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[43\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[44\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[44\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[45\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[45\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791617 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[46\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[46\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[47\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[47\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[48\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[48\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[49\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[49\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[50\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[50\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[51\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[51\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[52\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[52\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[53\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[53\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791618 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[54\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[54\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[55\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[55\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[56\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[56\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[57\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[57\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[58\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[58\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[59\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[59\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[60\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[60\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[61\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[61\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[62\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[62\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791619 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dsc_n\[63\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dsc_n\[63\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[0\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[0\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[1\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[1\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[2\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[2\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[3\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[3\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[4\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[4\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[5\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[5\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[6\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[6\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[7\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[7\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[8\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[8\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[9\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[9\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[10\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[10\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791620 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[11\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[11\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[12\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[12\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[13\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[13\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[14\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[14\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[15\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[15\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[16\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[16\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[17\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[17\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[18\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[18\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[19\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[19\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[20\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[20\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[21\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[21\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[22\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[22\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791621 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[23\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[23\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[24\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[24\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[25\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[25\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[26\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[26\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[27\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[27\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[28\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[28\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[29\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[29\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[30\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[30\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[31\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[31\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[32\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[32\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[33\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[33\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[34\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[34\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791622 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[35\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[35\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[36\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[36\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[37\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[37\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[38\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[38\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[39\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[39\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[40\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[40\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[41\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[41\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[42\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[42\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[43\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[43\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[44\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[44\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[45\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[45\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[46\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[46\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791623 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[47\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[47\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[48\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[48\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[49\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[49\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[50\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[50\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[51\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[51\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[52\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[52\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[53\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[53\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[54\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[54\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791624 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[55\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[55\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[56\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[56\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[57\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[57\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[58\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[58\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[59\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[59\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[60\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[60\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[61\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[61\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[62\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[62\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791625 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_c11_n\[63\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_c11_n\[63\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[0\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[0\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[1\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[1\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[2\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[2\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[3\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[3\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[4\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[4\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[5\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[5\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[6\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[6\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791626 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[7\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[7\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[8\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[8\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[9\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[9\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[10\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[10\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[11\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[11\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[12\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[12\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[13\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[13\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[14\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[14\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791627 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[15\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[15\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[16\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[16\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[17\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[17\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[18\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[18\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[19\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[19\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[20\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[20\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[21\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[21\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[22\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[22\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[23\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[23\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791628 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[24\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[24\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[25\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[25\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[26\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[26\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[27\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[27\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[28\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[28\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[29\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[29\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[30\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[30\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[31\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[31\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791629 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[32\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[32\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[33\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[33\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[34\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[34\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[35\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[35\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[36\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[36\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[37\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[37\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[38\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[38\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[39\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[39\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[40\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[40\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791630 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[41\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[41\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[42\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[42\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[43\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[43\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[44\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[44\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[45\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[45\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[46\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[46\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[47\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[47\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791631 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[48\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[48\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[49\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[49\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[50\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[50\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[51\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[51\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[52\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[52\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[53\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[53\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[54\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[54\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791632 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[55\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[55\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791633 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[56\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[56\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791633 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[57\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[57\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791633 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[58\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[58\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791633 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[59\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[59\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791633 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[60\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[60\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791633 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[61\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[61\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791634 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[62\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[62\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791634 "|inverted_residual_block|Main_controller:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_cnt_dma_n\[63\] Main_Controller.sv(155) " "Inferred latch for \"measure_cnt_dma_n\[63\]\" at Main_Controller.sv(155)" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1596723791634 "|inverted_residual_block|Main_controller:mc"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Main_controller:mc " "Can't elaborate user hierarchy \"Main_controller:mc\"" {  } { { "inverted_residual_block.sv" "mc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 76 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1596723791738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596723791807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596723791817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 06 16:23:11 2020 " "Processing ended: Thu Aug 06 16:23:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596723791817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596723791817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596723791817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596723791817 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 3 s " "Quartus Prime Flow was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596723792458 ""}
