{
  "design": {
    "design_info": {
      "boundary_crc": "0x4F6FFEC9F61B485",
      "device": "xc7z010clg400-1",
      "name": "BD_wo_axi",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_clock_converter_0": "",
      "fifo_generator_0": "",
      "proc_sys_reset_0": "",
      "CZT_SPI_Comm_0": "",
      "Serial_to_Parallel_0": "",
      "xlconcat_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "FIFO_Full_Empty": "",
      "FIFO_Read_Data": "",
      "Cmd_Out": "",
      "CZT_WR_Req": "",
      "CZT_Data_RW": "",
      "FIFO_ILA": "",
      "Time_Stamp_0": "",
      "CZT_SPI_Comm_ILA": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "UART_1_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "SSbar_0": {
        "direction": "O"
      },
      "MOSI_0": {
        "direction": "O"
      },
      "SCK_0": {
        "direction": "O"
      },
      "MISO_0": {
        "direction": "I"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "BD_wo_axi_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "30.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "30000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "30"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "1"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "EMIO"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          }
        }
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "BD_wo_axi_axi_clock_converter_0_0"
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "BD_wo_axi_fifo_generator_0_0",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Almost_Full_Flag": {
            "value": "true"
          },
          "Empty_Threshold_Assert_Value": {
            "value": "1000"
          },
          "Enable_Safety_Circuit": {
            "value": "false"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "Full_Threshold_Assert_Value": {
            "value": "15000"
          },
          "Input_Data_Width": {
            "value": "64"
          },
          "Input_Depth": {
            "value": "16384"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Overflow_Flag": {
            "value": "true"
          },
          "Programmable_Empty_Type": {
            "value": "Single_Programmable_Empty_Threshold_Constant"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Read_Data_Count": {
            "value": "true"
          },
          "Read_Data_Count_Width": {
            "value": "15"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          },
          "Write_Data_Count": {
            "value": "true"
          },
          "Write_Data_Count_Width": {
            "value": "14"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "BD_wo_axi_proc_sys_reset_0_0"
      },
      "CZT_SPI_Comm_0": {
        "vlnv": "xilinx.com:module_ref:CZT_SPI_Comm:1.0",
        "xci_name": "BD_wo_axi_CZT_SPI_Comm_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CZT_SPI_Comm",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "BD_wo_axi_processing_system7_0_0_FCLK_CLK1"
              },
              "FREQ_HZ": {
                "value": "10000000"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "BD_wo_axi_processing_system7_0_0_FCLK_CLK1"
              },
              "FREQ_HZ": {
                "value": "10000000"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "wr_req": {
            "direction": "I"
          },
          "rd_req": {
            "direction": "I"
          },
          "rd_command": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "wr_command": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "data_write_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_read": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_value_out": {
            "direction": "O"
          },
          "MISO": {
            "direction": "I"
          },
          "SSbar": {
            "direction": "O"
          },
          "MOSI": {
            "direction": "O"
          },
          "SCK": {
            "direction": "O"
          },
          "rd_avail": {
            "direction": "O"
          },
          "event_avail": {
            "direction": "O"
          }
        }
      },
      "Serial_to_Parallel_0": {
        "vlnv": "xilinx.com:module_ref:Serial_to_Parallel:1.0",
        "xci_name": "BD_wo_axi_Serial_to_Parallel_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Serial_to_Parallel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "BD_wo_axi_processing_system7_0_0_FCLK_CLK1"
              },
              "FREQ_HZ": {
                "value": "10000000"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "Serial_in": {
            "direction": "I"
          },
          "trigger_in": {
            "direction": "I"
          },
          "end_in": {
            "direction": "I"
          },
          "Parallel": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "end_out": {
            "direction": "O"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "BD_wo_axi_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "BD_wo_axi_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "BD_wo_axi_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "BD_wo_axi_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          }
        }
      },
      "FIFO_Full_Empty": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "BD_wo_axi_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "FIFO_Read_Data": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "BD_wo_axi_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "Cmd_Out": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "BD_wo_axi_axi_gpio_1_1",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "10"
          }
        }
      },
      "CZT_WR_Req": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "BD_wo_axi_Cmd_Out_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "CZT_Data_RW": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "BD_wo_axi_WR_Req_Out_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "FIFO_ILA": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "BD_wo_axi_ila_0_1",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "16"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE12_WIDTH": {
            "value": "15"
          },
          "C_PROBE13_WIDTH": {
            "value": "14"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_WIDTH": {
            "value": "64"
          }
        }
      },
      "Time_Stamp_0": {
        "vlnv": "xilinx.com:module_ref:Time_Stamp:1.0",
        "xci_name": "BD_wo_axi_Time_Stamp_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Time_Stamp",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "BD_wo_axi_processing_system7_0_0_FCLK_CLK1"
              },
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "tlast_trigger": {
            "direction": "I"
          },
          "Cycle_count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "overflow": {
            "direction": "O"
          }
        }
      },
      "CZT_SPI_Comm_ILA": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "BD_wo_axi_ila_0_2",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "32"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_UART_1": {
        "interface_ports": [
          "UART_1_0",
          "processing_system7_0/UART_1"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "CZT_Data_RW/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "FIFO_Full_Empty/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "CZT_WR_Req/S_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "Cmd_Out/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "FIFO_Read_Data/S_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_clock_converter_0/S_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi_clock_converter_0/M_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "Serial_to_Parallel_0/clk",
          "CZT_SPI_Comm_0/clk",
          "axi_clock_converter_0/m_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "FIFO_Full_Empty/s_axi_aclk",
          "FIFO_Read_Data/s_axi_aclk",
          "Cmd_Out/s_axi_aclk",
          "CZT_WR_Req/s_axi_aclk",
          "CZT_Data_RW/s_axi_aclk",
          "Time_Stamp_0/clk"
        ]
      },
      "Serial_to_Parallel_0_Parallel": {
        "ports": [
          "Serial_to_Parallel_0/Parallel",
          "xlconcat_0/In0",
          "FIFO_ILA/probe0"
        ]
      },
      "Time_Stamp_0_Cycle_count": {
        "ports": [
          "Time_Stamp_0/Cycle_count",
          "xlconcat_0/In1",
          "FIFO_ILA/probe1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "fifo_generator_0/din",
          "FIFO_ILA/probe2"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "axi_clock_converter_0/m_axi_aresetn",
          "axi_clock_converter_0/s_axi_aresetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "CZT_SPI_Comm_0/reset",
          "Serial_to_Parallel_0/reset",
          "fifo_generator_0/rd_en",
          "fifo_generator_0/wr_en",
          "fifo_generator_0/rst",
          "FIFO_Full_Empty/s_axi_aresetn",
          "FIFO_Read_Data/s_axi_aresetn",
          "Cmd_Out/s_axi_aresetn",
          "CZT_WR_Req/s_axi_aresetn",
          "CZT_Data_RW/s_axi_aresetn",
          "Time_Stamp_0/reset"
        ]
      },
      "CZT_SPI_Comm_0_SSbar": {
        "ports": [
          "CZT_SPI_Comm_0/SSbar",
          "SSbar_0",
          "FIFO_ILA/probe8",
          "CZT_SPI_Comm_ILA/probe0"
        ]
      },
      "CZT_SPI_Comm_0_MOSI": {
        "ports": [
          "CZT_SPI_Comm_0/MOSI",
          "MOSI_0",
          "CZT_SPI_Comm_ILA/probe1"
        ]
      },
      "CZT_SPI_Comm_0_SCK": {
        "ports": [
          "CZT_SPI_Comm_0/SCK",
          "SCK_0"
        ]
      },
      "MISO_1": {
        "ports": [
          "MISO_0",
          "CZT_SPI_Comm_0/MISO",
          "FIFO_ILA/probe9",
          "CZT_SPI_Comm_ILA/probe2"
        ]
      },
      "m_axis_tlast_wire": {
        "ports": [
          "CZT_SPI_Comm_0/m_axis_tlast",
          "Serial_to_Parallel_0/end_in",
          "fifo_generator_0/wr_clk",
          "FIFO_ILA/probe4",
          "Time_Stamp_0/tlast_trigger"
        ]
      },
      "fifo_generator_0_prog_full": {
        "ports": [
          "fifo_generator_0/prog_full",
          "FIFO_Full_Empty/gpio_io_i",
          "FIFO_ILA/probe6"
        ]
      },
      "fifo_generator_0_prog_empty": {
        "ports": [
          "fifo_generator_0/prog_empty",
          "FIFO_Full_Empty/gpio2_io_i",
          "FIFO_ILA/probe7"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "FIFO_Read_Data/gpio_io_i",
          "FIFO_ILA/probe3"
        ]
      },
      "FIFO_Read_Data_gpio2_io_o": {
        "ports": [
          "FIFO_Read_Data/gpio2_io_o",
          "fifo_generator_0/rd_clk",
          "FIFO_ILA/probe5"
        ]
      },
      "CZT_SPI_Comm_0_data_read": {
        "ports": [
          "CZT_SPI_Comm_0/data_read",
          "CZT_Data_RW/gpio_io_i",
          "CZT_SPI_Comm_ILA/probe3"
        ]
      },
      "CZT_SPI_Comm_0_read_value_out": {
        "ports": [
          "CZT_SPI_Comm_0/read_value_out",
          "Serial_to_Parallel_0/Serial_in"
        ]
      },
      "CZT_SPI_Comm_0_rd_avail": {
        "ports": [
          "CZT_SPI_Comm_0/rd_avail",
          "processing_system7_0/GPIO_I",
          "CZT_SPI_Comm_ILA/probe4"
        ]
      },
      "CZT_SPI_Comm_0_event_avail": {
        "ports": [
          "CZT_SPI_Comm_0/event_avail",
          "Serial_to_Parallel_0/trigger_in",
          "FIFO_ILA/probe15"
        ]
      },
      "Net": {
        "ports": [
          "Cmd_Out/gpio_io_o",
          "CZT_SPI_Comm_0/wr_command",
          "CZT_SPI_Comm_0/rd_command"
        ]
      },
      "CZT_WR_Req_gpio_io_o": {
        "ports": [
          "CZT_WR_Req/gpio_io_o",
          "CZT_SPI_Comm_0/wr_req"
        ]
      },
      "CZT_WR_Req_gpio2_io_o": {
        "ports": [
          "CZT_WR_Req/gpio2_io_o",
          "CZT_SPI_Comm_0/rd_req",
          "CZT_SPI_Comm_ILA/probe5"
        ]
      },
      "CZT_Data_RW_gpio2_io_o": {
        "ports": [
          "CZT_Data_RW/gpio2_io_o",
          "CZT_SPI_Comm_0/data_write_in"
        ]
      },
      "fifo_generator_0_wr_ack": {
        "ports": [
          "fifo_generator_0/wr_ack",
          "FIFO_ILA/probe10"
        ]
      },
      "fifo_generator_0_overflow": {
        "ports": [
          "fifo_generator_0/overflow",
          "FIFO_ILA/probe11"
        ]
      },
      "fifo_generator_0_rd_data_count": {
        "ports": [
          "fifo_generator_0/rd_data_count",
          "FIFO_ILA/probe12"
        ]
      },
      "fifo_generator_0_wr_data_count": {
        "ports": [
          "fifo_generator_0/wr_data_count",
          "FIFO_ILA/probe13"
        ]
      },
      "Time_Stamp_0_overflow": {
        "ports": [
          "Time_Stamp_0/overflow",
          "FIFO_ILA/probe14"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_clock_converter_0/s_axi_aclk",
          "processing_system7_0/M_AXI_GP0_ACLK"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "CZT_SPI_Comm_ILA/clk",
          "FIFO_ILA/clk"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_CZT_Data_RW_Reg": {
                "address_block": "/CZT_Data_RW/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_CZT_WR_Req_Reg": {
                "address_block": "/CZT_WR_Req/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_Cmd_Out_Reg": {
                "address_block": "/Cmd_Out/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_FIFO_Full_Empty_Reg": {
                "address_block": "/FIFO_Full_Empty/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_FIFO_Read_Data_Reg": {
                "address_block": "/FIFO_Read_Data/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}