#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ff9300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ff9490 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ff1760 .functor NOT 1, L_0x202aef0, C4<0>, C4<0>, C4<0>;
L_0x202ac50 .functor XOR 1, L_0x202aaf0, L_0x202abb0, C4<0>, C4<0>;
L_0x202ade0 .functor XOR 1, L_0x202ac50, L_0x202ad10, C4<0>, C4<0>;
v0x2027ca0_0 .net *"_ivl_10", 0 0, L_0x202ad10;  1 drivers
v0x2027da0_0 .net *"_ivl_12", 0 0, L_0x202ade0;  1 drivers
v0x2027e80_0 .net *"_ivl_2", 0 0, L_0x2029f80;  1 drivers
v0x2027f40_0 .net *"_ivl_4", 0 0, L_0x202aaf0;  1 drivers
v0x2028020_0 .net *"_ivl_6", 0 0, L_0x202abb0;  1 drivers
v0x2028150_0 .net *"_ivl_8", 0 0, L_0x202ac50;  1 drivers
v0x2028230_0 .net "a", 0 0, v0x2025710_0;  1 drivers
v0x20282d0_0 .net "b", 0 0, v0x20257b0_0;  1 drivers
v0x2028370_0 .net "c", 0 0, v0x2025850_0;  1 drivers
v0x2028410_0 .var "clk", 0 0;
v0x20284b0_0 .net "d", 0 0, v0x2025990_0;  1 drivers
v0x2028550_0 .net "q_dut", 0 0, L_0x202a8b0;  1 drivers
v0x20285f0_0 .net "q_ref", 0 0, L_0x2028da0;  1 drivers
v0x2028690_0 .var/2u "stats1", 159 0;
v0x2028730_0 .var/2u "strobe", 0 0;
v0x20287d0_0 .net "tb_match", 0 0, L_0x202aef0;  1 drivers
v0x2028890_0 .net "tb_mismatch", 0 0, L_0x1ff1760;  1 drivers
v0x2028a60_0 .net "wavedrom_enable", 0 0, v0x2025a80_0;  1 drivers
v0x2028b00_0 .net "wavedrom_title", 511 0, v0x2025b20_0;  1 drivers
L_0x2029f80 .concat [ 1 0 0 0], L_0x2028da0;
L_0x202aaf0 .concat [ 1 0 0 0], L_0x2028da0;
L_0x202abb0 .concat [ 1 0 0 0], L_0x202a8b0;
L_0x202ad10 .concat [ 1 0 0 0], L_0x2028da0;
L_0x202aef0 .cmp/eeq 1, L_0x2029f80, L_0x202ade0;
S_0x1ff9620 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ff9490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fe5ea0 .functor NOT 1, v0x2025710_0, C4<0>, C4<0>, C4<0>;
L_0x1ff9d80 .functor XOR 1, L_0x1fe5ea0, v0x20257b0_0, C4<0>, C4<0>;
L_0x1ff17d0 .functor XOR 1, L_0x1ff9d80, v0x2025850_0, C4<0>, C4<0>;
L_0x2028da0 .functor XOR 1, L_0x1ff17d0, v0x2025990_0, C4<0>, C4<0>;
v0x1ff19d0_0 .net *"_ivl_0", 0 0, L_0x1fe5ea0;  1 drivers
v0x1ff1a70_0 .net *"_ivl_2", 0 0, L_0x1ff9d80;  1 drivers
v0x1fe5ff0_0 .net *"_ivl_4", 0 0, L_0x1ff17d0;  1 drivers
v0x1fe6090_0 .net "a", 0 0, v0x2025710_0;  alias, 1 drivers
v0x2024ad0_0 .net "b", 0 0, v0x20257b0_0;  alias, 1 drivers
v0x2024be0_0 .net "c", 0 0, v0x2025850_0;  alias, 1 drivers
v0x2024ca0_0 .net "d", 0 0, v0x2025990_0;  alias, 1 drivers
v0x2024d60_0 .net "q", 0 0, L_0x2028da0;  alias, 1 drivers
S_0x2024ec0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ff9490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2025710_0 .var "a", 0 0;
v0x20257b0_0 .var "b", 0 0;
v0x2025850_0 .var "c", 0 0;
v0x20258f0_0 .net "clk", 0 0, v0x2028410_0;  1 drivers
v0x2025990_0 .var "d", 0 0;
v0x2025a80_0 .var "wavedrom_enable", 0 0;
v0x2025b20_0 .var "wavedrom_title", 511 0;
E_0x1ff4260/0 .event negedge, v0x20258f0_0;
E_0x1ff4260/1 .event posedge, v0x20258f0_0;
E_0x1ff4260 .event/or E_0x1ff4260/0, E_0x1ff4260/1;
E_0x1ff44b0 .event posedge, v0x20258f0_0;
E_0x1fde9f0 .event negedge, v0x20258f0_0;
S_0x2025210 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2024ec0;
 .timescale -12 -12;
v0x2025410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2025510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2024ec0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2025c80 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ff9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2028ed0 .functor NOT 1, v0x2025710_0, C4<0>, C4<0>, C4<0>;
L_0x2028f40 .functor NOT 1, v0x20257b0_0, C4<0>, C4<0>, C4<0>;
L_0x2028fd0 .functor AND 1, L_0x2028ed0, L_0x2028f40, C4<1>, C4<1>;
L_0x2029090 .functor NOT 1, v0x2025850_0, C4<0>, C4<0>, C4<0>;
L_0x2029130 .functor AND 1, L_0x2028fd0, L_0x2029090, C4<1>, C4<1>;
L_0x2029240 .functor AND 1, L_0x2029130, v0x2025990_0, C4<1>, C4<1>;
L_0x2029340 .functor NOT 1, v0x2025710_0, C4<0>, C4<0>, C4<0>;
L_0x20293b0 .functor NOT 1, v0x20257b0_0, C4<0>, C4<0>, C4<0>;
L_0x2029470 .functor AND 1, L_0x2029340, L_0x20293b0, C4<1>, C4<1>;
L_0x2029580 .functor AND 1, L_0x2029470, v0x2025850_0, C4<1>, C4<1>;
L_0x20296a0 .functor OR 1, L_0x2029240, L_0x2029580, C4<0>, C4<0>;
L_0x2029760 .functor NOT 1, v0x2025710_0, C4<0>, C4<0>, C4<0>;
L_0x2029840 .functor AND 1, L_0x2029760, v0x20257b0_0, C4<1>, C4<1>;
L_0x2029900 .functor NOT 1, v0x2025850_0, C4<0>, C4<0>, C4<0>;
L_0x20297d0 .functor AND 1, L_0x2029840, L_0x2029900, C4<1>, C4<1>;
L_0x2029a90 .functor OR 1, L_0x20296a0, L_0x20297d0, C4<0>, C4<0>;
L_0x2029c30 .functor NOT 1, v0x20257b0_0, C4<0>, C4<0>, C4<0>;
L_0x2029db0 .functor AND 1, v0x2025710_0, L_0x2029c30, C4<1>, C4<1>;
L_0x202a020 .functor AND 1, L_0x2029db0, v0x2025850_0, C4<1>, C4<1>;
L_0x202a1f0 .functor OR 1, L_0x2029a90, L_0x202a020, C4<0>, C4<0>;
L_0x202a3b0 .functor AND 1, v0x2025710_0, v0x20257b0_0, C4<1>, C4<1>;
L_0x202a420 .functor NOT 1, v0x2025850_0, C4<0>, C4<0>, C4<0>;
L_0x202a550 .functor AND 1, L_0x202a3b0, L_0x202a420, C4<1>, C4<1>;
L_0x202a660 .functor NOT 1, v0x2025990_0, C4<0>, C4<0>, C4<0>;
L_0x202a7a0 .functor AND 1, L_0x202a550, L_0x202a660, C4<1>, C4<1>;
L_0x202a8b0 .functor OR 1, L_0x202a1f0, L_0x202a7a0, C4<0>, C4<0>;
v0x2025f70_0 .net *"_ivl_0", 0 0, L_0x2028ed0;  1 drivers
v0x2026050_0 .net *"_ivl_10", 0 0, L_0x2029240;  1 drivers
v0x2026130_0 .net *"_ivl_12", 0 0, L_0x2029340;  1 drivers
v0x2026220_0 .net *"_ivl_14", 0 0, L_0x20293b0;  1 drivers
v0x2026300_0 .net *"_ivl_16", 0 0, L_0x2029470;  1 drivers
v0x2026430_0 .net *"_ivl_18", 0 0, L_0x2029580;  1 drivers
v0x2026510_0 .net *"_ivl_2", 0 0, L_0x2028f40;  1 drivers
v0x20265f0_0 .net *"_ivl_20", 0 0, L_0x20296a0;  1 drivers
v0x20266d0_0 .net *"_ivl_22", 0 0, L_0x2029760;  1 drivers
v0x20267b0_0 .net *"_ivl_24", 0 0, L_0x2029840;  1 drivers
v0x2026890_0 .net *"_ivl_26", 0 0, L_0x2029900;  1 drivers
v0x2026970_0 .net *"_ivl_28", 0 0, L_0x20297d0;  1 drivers
v0x2026a50_0 .net *"_ivl_30", 0 0, L_0x2029a90;  1 drivers
v0x2026b30_0 .net *"_ivl_32", 0 0, L_0x2029c30;  1 drivers
v0x2026c10_0 .net *"_ivl_34", 0 0, L_0x2029db0;  1 drivers
v0x2026cf0_0 .net *"_ivl_36", 0 0, L_0x202a020;  1 drivers
v0x2026dd0_0 .net *"_ivl_38", 0 0, L_0x202a1f0;  1 drivers
v0x2026eb0_0 .net *"_ivl_4", 0 0, L_0x2028fd0;  1 drivers
v0x2026f90_0 .net *"_ivl_40", 0 0, L_0x202a3b0;  1 drivers
v0x2027070_0 .net *"_ivl_42", 0 0, L_0x202a420;  1 drivers
v0x2027150_0 .net *"_ivl_44", 0 0, L_0x202a550;  1 drivers
v0x2027230_0 .net *"_ivl_46", 0 0, L_0x202a660;  1 drivers
v0x2027310_0 .net *"_ivl_48", 0 0, L_0x202a7a0;  1 drivers
v0x20273f0_0 .net *"_ivl_6", 0 0, L_0x2029090;  1 drivers
v0x20274d0_0 .net *"_ivl_8", 0 0, L_0x2029130;  1 drivers
v0x20275b0_0 .net "a", 0 0, v0x2025710_0;  alias, 1 drivers
v0x2027650_0 .net "b", 0 0, v0x20257b0_0;  alias, 1 drivers
v0x2027740_0 .net "c", 0 0, v0x2025850_0;  alias, 1 drivers
v0x2027830_0 .net "d", 0 0, v0x2025990_0;  alias, 1 drivers
v0x2027920_0 .net "q", 0 0, L_0x202a8b0;  alias, 1 drivers
S_0x2027a80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ff9490;
 .timescale -12 -12;
E_0x1ff4000 .event anyedge, v0x2028730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2028730_0;
    %nor/r;
    %assign/vec4 v0x2028730_0, 0;
    %wait E_0x1ff4000;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2024ec0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2025990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2025850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20257b0_0, 0;
    %assign/vec4 v0x2025710_0, 0;
    %wait E_0x1fde9f0;
    %wait E_0x1ff44b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2025990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2025850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20257b0_0, 0;
    %assign/vec4 v0x2025710_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ff4260;
    %load/vec4 v0x2025710_0;
    %load/vec4 v0x20257b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2025850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2025990_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2025990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2025850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20257b0_0, 0;
    %assign/vec4 v0x2025710_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2025510;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ff4260;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2025990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2025850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20257b0_0, 0;
    %assign/vec4 v0x2025710_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ff9490;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2028410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2028730_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ff9490;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2028410_0;
    %inv;
    %store/vec4 v0x2028410_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ff9490;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20258f0_0, v0x2028890_0, v0x2028230_0, v0x20282d0_0, v0x2028370_0, v0x20284b0_0, v0x20285f0_0, v0x2028550_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ff9490;
T_7 ;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2028690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ff9490;
T_8 ;
    %wait E_0x1ff4260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2028690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2028690_0, 4, 32;
    %load/vec4 v0x20287d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2028690_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2028690_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2028690_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20285f0_0;
    %load/vec4 v0x20285f0_0;
    %load/vec4 v0x2028550_0;
    %xor;
    %load/vec4 v0x20285f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2028690_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2028690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2028690_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/circuit2/iter0/response3/top_module.sv";
