{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1581109256550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1581109256551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 21:00:56 2020 " "Processing started: Fri Feb 07 21:00:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1581109256551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1581109256551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IrDATransceiver -c IrDATransceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off IrDATransceiver -c IrDATransceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1581109256551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1581109256873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irdatransceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irdatransceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDATransceiver " "Found entity 1: IrDATransceiver" {  } { { "IrDATransceiver.v" "" { Text "D:/Assignment_2/IrDATransceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irdatransmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irdatransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDATransmitter " "Found entity 1: IrDATransmitter" {  } { { "IrDATransmitter.v" "" { Text "D:/Assignment_2/IrDATransmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irdareceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irdareceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDAReceiver " "Found entity 1: IrDAReceiver" {  } { { "IrDAReceiver.v" "" { Text "D:/Assignment_2/IrDAReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceivercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file transceivercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransceiverController " "Found entity 1: TransceiverController" {  } { { "TransceiverController.v" "" { Text "D:/Assignment_2/TransceiverController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD TransmitterController.v(22) " "Verilog HDL Declaration information at TransmitterController.v(22): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "TransmitterController.v" "" { Text "D:/Assignment_2/TransmitterController.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1581109256912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmittercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file transmittercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransmitterController " "Found entity 1: TransmitterController" {  } { { "TransmitterController.v" "" { Text "D:/Assignment_2/TransmitterController.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receivercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file receivercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiverController " "Found entity 1: ReceiverController" {  } { { "ReceiverController.v" "" { Text "D:/Assignment_2/ReceiverController.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "D:/Assignment_2/ShiftRegister.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitCounter " "Found entity 1: BitCounter" {  } { { "BitCounter.v" "" { Text "D:/Assignment_2/BitCounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudGenerator " "Found entity 1: BaudGenerator" {  } { { "BaudGenerator.v" "" { Text "D:/Assignment_2/BaudGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.v" "" { Text "D:/Assignment_2/Inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritygenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file paritygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParityGenerator " "Found entity 1: ParityGenerator" {  } { { "ParityGenerator.v" "" { Text "D:/Assignment_2/ParityGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDecoder " "Found entity 1: SevenSegDecoder" {  } { { "SevenSegDecoder.v" "" { Text "D:/Assignment_2/SevenSegDecoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErrorDetector " "Found entity 1: ErrorDetector" {  } { { "ErrorDetector.v" "" { Text "D:/Assignment_2/ErrorDetector.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581109256921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581109256921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IrDATransceiver " "Elaborating entity \"IrDATransceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1581109256946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDATransmitter IrDATransmitter:IrDA_transmitter " "Elaborating entity \"IrDATransmitter\" for hierarchy \"IrDATransmitter:IrDA_transmitter\"" {  } { { "IrDATransceiver.v" "IrDA_transmitter" { Text "D:/Assignment_2/IrDATransceiver.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister IrDATransmitter:IrDA_transmitter\|ShiftRegister:transmitter_shift_register " "Elaborating entity \"ShiftRegister\" for hierarchy \"IrDATransmitter:IrDA_transmitter\|ShiftRegister:transmitter_shift_register\"" {  } { { "IrDATransmitter.v" "transmitter_shift_register" { Text "D:/Assignment_2/IrDATransmitter.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudGenerator IrDATransmitter:IrDA_transmitter\|BaudGenerator:transmitter_baud_generator " "Elaborating entity \"BaudGenerator\" for hierarchy \"IrDATransmitter:IrDA_transmitter\|BaudGenerator:transmitter_baud_generator\"" {  } { { "IrDATransmitter.v" "transmitter_baud_generator" { Text "D:/Assignment_2/IrDATransmitter.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 BaudGenerator.v(43) " "Verilog HDL assignment warning at BaudGenerator.v(43): truncated value with size 11 to match size of target (5)" {  } { { "BaudGenerator.v" "" { Text "D:/Assignment_2/BaudGenerator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581109256951 "|IrDATransmitter|BaudGenerator:transmitter_baud_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 BaudGenerator.v(56) " "Verilog HDL assignment warning at BaudGenerator.v(56): truncated value with size 11 to match size of target (5)" {  } { { "BaudGenerator.v" "" { Text "D:/Assignment_2/BaudGenerator.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581109256951 "|IrDATransmitter|BaudGenerator:transmitter_baud_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 BaudGenerator.v(58) " "Verilog HDL assignment warning at BaudGenerator.v(58): truncated value with size 11 to match size of target (5)" {  } { { "BaudGenerator.v" "" { Text "D:/Assignment_2/BaudGenerator.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581109256951 "|IrDATransmitter|BaudGenerator:transmitter_baud_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounter IrDATransmitter:IrDA_transmitter\|BitCounter:transmitter_bit_counter " "Elaborating entity \"BitCounter\" for hierarchy \"IrDATransmitter:IrDA_transmitter\|BitCounter:transmitter_bit_counter\"" {  } { { "IrDATransmitter.v" "transmitter_bit_counter" { Text "D:/Assignment_2/IrDATransmitter.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityGenerator IrDATransmitter:IrDA_transmitter\|ParityGenerator:transmitter_parity_generator " "Elaborating entity \"ParityGenerator\" for hierarchy \"IrDATransmitter:IrDA_transmitter\|ParityGenerator:transmitter_parity_generator\"" {  } { { "IrDATransmitter.v" "transmitter_parity_generator" { Text "D:/Assignment_2/IrDATransmitter.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter IrDATransmitter:IrDA_transmitter\|Inverter:transmitter_inverter " "Elaborating entity \"Inverter\" for hierarchy \"IrDATransmitter:IrDA_transmitter\|Inverter:transmitter_inverter\"" {  } { { "IrDATransmitter.v" "transmitter_inverter" { Text "D:/Assignment_2/IrDATransmitter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitterController IrDATransmitter:IrDA_transmitter\|TransmitterController:transmitter_controller " "Elaborating entity \"TransmitterController\" for hierarchy \"IrDATransmitter:IrDA_transmitter\|TransmitterController:transmitter_controller\"" {  } { { "IrDATransmitter.v" "transmitter_controller" { Text "D:/Assignment_2/IrDATransmitter.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDAReceiver IrDAReceiver:IrDA_receiver " "Elaborating entity \"IrDAReceiver\" for hierarchy \"IrDAReceiver:IrDA_receiver\"" {  } { { "IrDATransceiver.v" "IrDA_receiver" { Text "D:/Assignment_2/IrDATransceiver.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrorDetector IrDAReceiver:IrDA_receiver\|ErrorDetector:receiver_error_detector " "Elaborating entity \"ErrorDetector\" for hierarchy \"IrDAReceiver:IrDA_receiver\|ErrorDetector:receiver_error_detector\"" {  } { { "IrDAReceiver.v" "receiver_error_detector" { Text "D:/Assignment_2/IrDAReceiver.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDecoder IrDAReceiver:IrDA_receiver\|SevenSegDecoder:receiver_hex6_decoder " "Elaborating entity \"SevenSegDecoder\" for hierarchy \"IrDAReceiver:IrDA_receiver\|SevenSegDecoder:receiver_hex6_decoder\"" {  } { { "IrDAReceiver.v" "receiver_hex6_decoder" { Text "D:/Assignment_2/IrDAReceiver.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiverController IrDAReceiver:IrDA_receiver\|ReceiverController:receiver_controller " "Elaborating entity \"ReceiverController\" for hierarchy \"IrDAReceiver:IrDA_receiver\|ReceiverController:receiver_controller\"" {  } { { "IrDAReceiver.v" "receiver_controller" { Text "D:/Assignment_2/IrDAReceiver.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransceiverController TransceiverController:transceiver_controller " "Elaborating entity \"TransceiverController\" for hierarchy \"TransceiverController:transceiver_controller\"" {  } { { "IrDATransceiver.v" "transceiver_controller" { Text "D:/Assignment_2/IrDATransceiver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581109256964 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1581109257167 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1581109257264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Assignment_2/output_files/IrDATransceiver.map.smsg " "Generated suppressed messages file D:/Assignment_2/output_files/IrDATransceiver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1581109257295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1581109257347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581109257347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1581109257372 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1581109257372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1581109257372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1581109257372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581109257389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 21:00:57 2020 " "Processing ended: Fri Feb 07 21:00:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581109257389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581109257389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581109257389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581109257389 ""}
