$date
	Sat Oct 22 22:06:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1024218
b1010 &
b1010 %
1$
b1010 !
1"
#1024219
0"
#1024222
b101 &
b101 %
#1024226
b10000 &
b10000 %
#1024230
b1000 &
b1000 %
#1024234
b100 &
b100 %
#1024238
b10 &
b10 %
#1024242
b1 &
b1 %
1#
#1024246
b0 &
0#
b0 %
0$
#1998885
1"
#1998886
b1010 &
b1010 %
1$
#1998887
0"
#1998890
b101 &
b101 %
#1998894
b10000 &
b10000 %
#1998898
b1000 &
b1000 %
#1998902
b100 &
b100 %
#1998906
b10 &
b10 %
#1998910
b1 &
1#
b1 %
#1998914
b0 &
b0 %
0#
0$
#2961979
b10001 !
1"
#2961982
b10001 &
b10001 %
1$
#2961983
0"
#2961986
b110100 &
b110100 %
#2961990
b11010 &
b11010 %
#2961994
b1101 &
b1101 %
#2961998
b101000 &
b101000 %
#2962002
b10100 &
b10100 %
#2962006
b1010 &
b1010 %
#2962010
b101 &
b101 %
#2962014
b10000 &
b10000 %
#2962018
b1000 &
b1000 %
#2962022
b100 &
b100 %
#2962026
b10 &
b10 %
#2962030
b1 &
1#
b1 %
#2962034
b0 &
b0 %
0#
0$
#4500012
