// Seed: 1682088902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output supply1 id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd63,
    parameter id_4 = 32'd26
) (
    input wor id_0,
    input tri _id_1,
    input wand id_2,
    output wire _id_3,
    input uwire _id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    output tri id_12,
    input supply1 id_13,
    output uwire id_14
);
  parameter id_16 = -1;
  logic [id_1  %  id_4  <  id_3 : -1] id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
  assign id_8 = 1;
endmodule
