INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/Design/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/Design/ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/Design/fake_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/Design/inst_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/Design/pc_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/Design/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAMAJEET/OneDrive/Desktop/Coding/Vivado_projects/16-Bit Risc Processor/TestBench/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
