<stg><name>pynq_filters_operator()</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %v_read = call double @_ssdm_op_Read.ap_auto.double(double %v)

]]></node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:1  %p_Val2_2 = bitcast double %v_read to i64

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:3  %loc_V_1 = trunc i64 %p_Val2_2 to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:4  %tmp_i = icmp eq i11 %loc_V, -1

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:5  %tmp_i_54 = icmp ne i52 %loc_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_i_54"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %tmp_demorgan = and i1 %tmp_i, %tmp_i_54

]]></node>
<StgValue><ssdm name="tmp_demorgan"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp_10 = trunc i64 %p_Val2_2 to i63

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 63)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:9  %tmp_6 = zext i11 %loc_V to i12

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:10  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:11  %p_Result_s = zext i53 %tmp_1 to i54

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:12  %man_V_1 = sub i54 0, %p_Result_s

]]></node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:14  %tmp_8 = icmp eq i63 %tmp_10, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:15  %F2 = sub i12 1075, %tmp_6

]]></node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:16  %QUAN_INC = icmp sgt i12 %F2, 0

]]></node>
<StgValue><ssdm name="QUAN_INC"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %tmp_s = sub i12 0, %F2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:18  %F2_2 = select i1 %QUAN_INC, i12 %F2, i12 %tmp_s

]]></node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:21  %tmp_2 = icmp eq i11 %loc_V, -973

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %tmp_4 = icmp ult i12 %F2_2, 54

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_ifconv:59  %tmp6 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 -511, i1 %QUAN_INC)

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:60  %tmp_15 = add i12 %tmp6, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:61  %tmp_16 = icmp sgt i12 %tmp_15, 9

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %sel_tmp17_demorgan = and i1 %tmp_i, %tmp_i_54

]]></node>
<StgValue><ssdm name="sel_tmp17_demorgan"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %sel_tmp17 = xor i1 %sel_tmp17_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %sel_tmp18 = and i1 %tmp_8, %sel_tmp17

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %tmp_27 = or i1 %sel_tmp18, %tmp_demorgan

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %sel_tmp60_demorgan = or i1 %tmp_demorgan, %tmp_8

]]></node>
<StgValue><ssdm name="sel_tmp60_demorgan"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:13  %p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:20  %F2_2_cast = sext i12 %F2_2 to i32

]]></node>
<StgValue><ssdm name="F2_2_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="10" op_0_bw="54">
<![CDATA[
_ifconv:22  %tmp_20 = trunc i54 %p_Val2_s to i10

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %tmp_7 = icmp ult i12 %F2_2, 10

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:25  %tmp_9 = zext i32 %F2_2_cast to i54

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:26  %tmp_5 = ashr i54 %p_Val2_s, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="10" op_0_bw="54">
<![CDATA[
_ifconv:27  %tmp_23 = trunc i54 %tmp_5 to i10

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:28  %p_s = select i1 %isneg, i10 -1, i10 0

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:32  %p_Val2_3 = select i1 %tmp_4, i10 %tmp_23, i10 %p_s

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:33  %tmp_11 = icmp sgt i12 %F2, 54

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:34  %tmp_12 = add i12 -1, %F2

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:35  %tmp_23_cast = zext i12 %tmp_12 to i32

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_23_cast)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:37  %qb = select i1 %tmp_11, i1 %isneg, i1 %tmp_33

]]></node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_3, i32 9)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="1">
<![CDATA[
_ifconv:39  %tmp_13 = zext i1 %qb to i10

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:40  %p_Val2_4 = add i10 %p_Val2_3, %tmp_13

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
_ifconv:41  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_4, i32 9)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %tmp_14 = xor i1 %tmp_35, true

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %sel_tmp1 = xor i1 %tmp_2, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %sel_tmp2 = and i1 %QUAN_INC, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %sel_tmp3 = and i1 %sel_tmp2, %tmp_34

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %sel_tmp12_demorgan = or i1 %tmp_2, %QUAN_INC

]]></node>
<StgValue><ssdm name="sel_tmp12_demorgan"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %tmp_7_not = xor i1 %tmp_7, true

]]></node>
<StgValue><ssdm name="tmp_7_not"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %not_sel_tmp = or i1 %sel_tmp12_demorgan, %tmp_7_not

]]></node>
<StgValue><ssdm name="not_sel_tmp"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %tmp = and i1 %not_sel_tmp, %tmp_14

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %carry_1_i = and i1 %tmp, %sel_tmp3

]]></node>
<StgValue><ssdm name="carry_1_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:62  %pos1 = add i12 10, %F2

]]></node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:63  %pos1_cast = sext i12 %pos1 to i32

]]></node>
<StgValue><ssdm name="pos1_cast"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:64  %pos2 = add i12 11, %F2

]]></node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:65  %pos2_cast = sext i12 %pos2 to i32

]]></node>
<StgValue><ssdm name="pos2_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:67  %tmp_17 = icmp slt i12 %pos1, 54

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:68  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %rev = xor i1 %tmp_37, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:70  %tmp_18 = zext i32 %pos1_cast to i54

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:71  %tmp_19 = ashr i54 %p_Val2_s, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="54">
<![CDATA[
_ifconv:72  %lD = trunc i54 %tmp_19 to i1

]]></node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %tmp7 = and i1 %lD, %rev

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %Range1_all_ones_1 = and i1 %tmp7, %tmp_17

]]></node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:75  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:77  %tmp_21 = icmp slt i12 %pos2, 54

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:79  %tmp_22 = zext i32 %pos2_cast to i54

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:80  %Range2_V_1 = lshr i54 %p_Val2_s, %tmp_22

]]></node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:81  %r_V = lshr i54 -1, %tmp_22

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:82  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:86  %tmp_24 = icmp eq i54 %Range2_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:89  %tmp_25 = icmp eq i12 %pos2, 54

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:90  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %tmp_24_not = xor i1 %tmp_21, true

]]></node>
<StgValue><ssdm name="tmp_24_not"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %sel_tmp10 = or i1 %tmp_37, %tmp_24_not

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %sel_tmp11 = and i1 %tmp_25, %sel_tmp10

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="19" op_0_bw="12">
<![CDATA[
_ifconv:19  %F2_2_cast3 = sext i12 %F2_2 to i19

]]></node>
<StgValue><ssdm name="F2_2_cast3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="19" op_0_bw="10">
<![CDATA[
_ifconv:29  %tmp_19_cast = sext i10 %tmp_20 to i19

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:30  %tmp_3 = shl i19 %tmp_19_cast, %F2_2_cast3

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="10" op_0_bw="19">
<![CDATA[
_ifconv:31  %tmp_29 = trunc i19 %tmp_3 to i10

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="sel_tmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:43  %sel_tmp = select i1 %tmp_2, i10 %tmp_20, i10 0

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:47  %sel_tmp4 = select i1 %sel_tmp3, i10 %p_Val2_4, i10 %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %sel_tmp7 = xor i1 %tmp_34, true

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %sel_tmp8 = and i1 %sel_tmp2, %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:50  %sel_tmp9 = select i1 %sel_tmp8, i10 %p_Val2_4, i10 %sel_tmp4

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %sel_tmp5 = xor i1 %sel_tmp12_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %sel_tmp6 = and i1 %tmp_7, %sel_tmp5

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:54  %p_Val2_5 = select i1 %sel_tmp6, i10 %tmp_29, i10 %sel_tmp9

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
_ifconv:66  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_5, i32 9)

]]></node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %rev5 = xor i1 %tmp_39, true

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %or_cond115_i = and i1 %tmp_21, %rev5

]]></node>
<StgValue><ssdm name="or_cond115_i"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:83  %Range2_all_ones_1_i = select i1 %or_cond115_i, i1 %Range2_all_ones, i1 %rev5

]]></node>
<StgValue><ssdm name="Range2_all_ones_1_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %or_cond117_i = and i1 %tmp_21, %rev

]]></node>
<StgValue><ssdm name="or_cond117_i"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="carry_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %p_122_i = and i1 %tmp_24, %Range1_all_zeros

]]></node>
<StgValue><ssdm name="p_122_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sel_tmp11" val="0"/>
<literal name="carry_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %p_119_i = or i1 %Range1_all_zeros_1, %rev

]]></node>
<StgValue><ssdm name="p_119_i"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:95  %sel_tmp12 = select i1 %sel_tmp11, i1 %Range1_all_ones_1, i1 %rev

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:96  %Range1_all_ones_2_i = select i1 %or_cond117_i, i1 %Range1_all_ones, i1 %sel_tmp12

]]></node>
<StgValue><ssdm name="Range1_all_ones_2_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="carry_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:97  %sel_tmp13 = select i1 %sel_tmp11, i1 %Range1_all_zeros, i1 %p_119_i

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="carry_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:98  %Range1_all_zeros_2_i = select i1 %or_cond117_i, i1 %p_122_i, i1 %sel_tmp13

]]></node>
<StgValue><ssdm name="Range1_all_zeros_2_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:99  %deleted_zeros = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %carry_1_not_i = xor i1 %carry_1_i, true

]]></node>
<StgValue><ssdm name="carry_1_not_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %Range2_all_ones_1_not_i = xor i1 %Range2_all_ones_1_i, true

]]></node>
<StgValue><ssdm name="Range2_all_ones_1_not_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %brmerge123_i = or i1 %carry_1_not_i, %Range2_all_ones_1_not_i

]]></node>
<StgValue><ssdm name="brmerge123_i"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %Range1_all_ones_2_mux_i = and i1 %Range1_all_ones_2_i, %carry_1_not_i

]]></node>
<StgValue><ssdm name="Range1_all_ones_2_mux_i"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:104  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %p_120_i = or i1 %tmp_40, %Range1_all_zeros

]]></node>
<StgValue><ssdm name="p_120_i"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:106  %deleted_ones = select i1 %brmerge123_i, i1 %Range1_all_ones_2_mux_i, i1 %p_120_i

]]></node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %Range1_all_ones_2_i_55 = and i1 %carry_1_i, %Range1_all_ones_2_i

]]></node>
<StgValue><ssdm name="Range1_all_ones_2_i_55"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108  %tmp_26 = xor i1 %Range1_all_ones_2_i_55, true

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %sel_tmp14 = xor i1 %tmp_17, true

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %deleted_ones_0_i = or i1 %deleted_ones, %sel_tmp14

]]></node>
<StgValue><ssdm name="deleted_ones_0_i"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %tmp8 = and i1 %newsignbit, %sel_tmp14

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %sel_tmp15 = and i1 %tmp8, %isneg

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %sel_tmp16 = and i1 %tmp_17, %isneg

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:114  %sign_assign = select i1 %sel_tmp16, i1 %tmp_26, i1 %sel_tmp15

]]></node>
<StgValue><ssdm name="sign_assign"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %deleted_zeros_not = xor i1 %deleted_zeros, true

]]></node>
<StgValue><ssdm name="deleted_zeros_not"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %deleted_zeros_0_not_i = and i1 %tmp_17, %deleted_zeros_not

]]></node>
<StgValue><ssdm name="deleted_zeros_0_not_i"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %brmerge_i = or i1 %newsignbit, %deleted_zeros_0_not_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %tmp_28 = xor i1 %isneg, true

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %overflow = and i1 %brmerge_i, %tmp_28

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %brmerge121_demorgan_i = and i1 %newsignbit, %deleted_ones_0_i

]]></node>
<StgValue><ssdm name="brmerge121_demorgan_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121  %brmerge121_i = xor i1 %brmerge121_demorgan_i, true

]]></node>
<StgValue><ssdm name="brmerge121_i"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %underflow = and i1 %sign_assign, %brmerge121_i

]]></node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %brmerge_i_i = or i1 %underflow, %overflow

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %sign_assign_not = xor i1 %sign_assign, true

]]></node>
<StgValue><ssdm name="sign_assign_not"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %tmp9 = or i1 %overflow, %sign_assign_not

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %brmerge = or i1 %tmp9, %brmerge121_demorgan_i

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:127  %p_Val2_16_mux = select i1 %brmerge_i_i, i10 511, i10 %p_Val2_5

]]></node>
<StgValue><ssdm name="p_Val2_16_mux"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:132  %p_Val2_s_56 = select i1 %tmp_27, i10 0, i10 -512

]]></node>
<StgValue><ssdm name="p_Val2_s_56"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %tmp_30 = or i1 %tmp_27, %underflow

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:134  %sel_tmp19 = select i1 %tmp_30, i10 %p_Val2_s_56, i10 %p_Val2_5

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %sel_tmp62_demorgan = or i1 %sel_tmp60_demorgan, %tmp_16

]]></node>
<StgValue><ssdm name="sel_tmp62_demorgan"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:137  %sel_tmp20 = select i1 %sel_tmp62_demorgan, i10 %sel_tmp19, i10 %p_Val2_5

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %sel_tmp21 = xor i1 %sel_tmp60_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %tmp28 = and i1 %brmerge, %sel_tmp21

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %sel_tmp22 = and i1 %tmp28, %tmp_16

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:141  %agg_result_V = select i1 %sel_tmp22, i10 %p_Val2_16_mux, i10 %sel_tmp20

]]></node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="10">
<![CDATA[
_ifconv:142  ret i10 %agg_result_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
