# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../../mlp_conv/hdl/fifo.sv" \
"../../../../../../../../../mlp_conv/tb/tb_fifo.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
