Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar  9 14:14:49 2019
| Host         : DESKTOP-KB2R4MG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SquareRoot_control_sets_placed.rpt
| Design       : SquareRoot
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      9 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------------------------------+-------------------------------------+------------------+----------------+
|            Clock Signal            |                            Enable Signal                            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  instanciation/abc1_reg[1]_i_2_n_0 |                                                                     |                                     |                1 |              2 |
|  instanciation/abc2_reg[1]_i_2_n_0 |                                                                     |                                     |                1 |              2 |
|  clk_IBUF_BUFG                     | instan1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int |                                     |                5 |              9 |
|  clk_IBUF_BUFG                     |                                                                     | instanciation/anode_clk[31]_i_1_n_0 |                9 |             32 |
|  clk_IBUF_BUFG                     |                                                                     |                                     |               39 |            121 |
+------------------------------------+---------------------------------------------------------------------+-------------------------------------+------------------+----------------+


