

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 14:08:39 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_inline
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.756 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181| 1.810 us | 1.810 us |  181|  181|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_Loop  |      180|      180|         3|          -|          -|    60|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      5|       0|     156|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|     150|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     150|     186|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln21_fu_134_p2    |     *    |      2|  0|  21|          32|          16|
    |res_fu_101_p2         |     *    |      3|  0|  21|          32|          32|
    |add_ln21_1_fu_107_p2  |     +    |      0|  0|  24|          17|           6|
    |add_ln21_fu_139_p2    |     +    |      0|  0|  32|          32|          32|
    |i_fu_123_p2           |     +    |      0|  0|  15|           6|           1|
    |out_r_d0              |     +    |      0|  0|  32|          32|          32|
    |icmp_ln14_fu_117_p2   |   icmp   |      0|  0|  11|           6|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      5|  0| 156|         157|         123|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          5|    1|          5|
    |i_0_reg_82  |   9|          2|    6|         12|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          7|    7|         17|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_0_reg_82           |   6|   0|    6|          0|
    |i_reg_167            |   6|   0|    6|          0|
    |mul_ln21_reg_182     |  32|   0|   32|          0|
    |res_reg_154          |  32|   0|   32|          0|
    |sext_ln21_1_reg_159  |  32|   0|   32|          0|
    |sext_ln21_reg_149    |  32|   0|   32|          0|
    |zext_ln16_reg_172    |   6|   0|   64|         58|
    +---------------------+----+----+-----+-----------+
    |Total                | 150|   0|  208|         58|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|in_r_address0   | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|a               |  in |   16|   ap_none  |       a      |    scalar    |
|b               |  in |   16|   ap_none  |       b      |    scalar    |
|c               |  in |   32|   ap_none  |       c      |    scalar    |
|out_r_address0  | out |    6|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %in_r) nounwind, !map !19"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !25"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !31"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !35"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %out_r) nounwind, !map !39"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c) nounwind" [inline_lec8Ex1.c:4]   --->   Operation 11 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind" [inline_lec8Ex1.c:4]   --->   Operation 12 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [inline_lec8Ex1.c:4]   --->   Operation 13 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %a_read to i32" [inline_lec8Ex1.c:21]   --->   Operation 14 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i16 %b_read to i17" [inline_lec8Ex1.c:31->inline_lec8Ex1.c:21]   --->   Operation 15 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (5.49ns)   --->   "%res = mul i32 %c_read, %c_read" [inline_lec8Ex1.c:31->inline_lec8Ex1.c:21]   --->   Operation 16 'mul' 'res' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.34ns)   --->   "%add_ln21_1 = add i17 %sext_ln31, 39" [inline_lec8Ex1.c:21]   --->   Operation 17 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i17 %add_ln21_1 to i32" [inline_lec8Ex1.c:21]   --->   Operation 18 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "br label %1" [inline_lec8Ex1.c:14]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.90ns)   --->   "%icmp_ln14 = icmp eq i6 %i_0, -4" [inline_lec8Ex1.c:14]   --->   Operation 21 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "%i = add i6 %i_0, 1" [inline_lec8Ex1.c:14]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %3, label %2" [inline_lec8Ex1.c:14]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %i_0 to i64" [inline_lec8Ex1.c:16]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [60 x i32]* %in_r, i64 0, i64 %zext_ln16" [inline_lec8Ex1.c:16]   --->   Operation 26 'getelementptr' 'in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.26ns)   --->   "%x = load i32* %in_addr, align 4" [inline_lec8Ex1.c:16]   --->   Operation 27 'load' 'x' <Predicate = (!icmp_ln14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [inline_lec8Ex1.c:25]   --->   Operation 28 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.75>
ST_3 : Operation 29 [1/2] (2.26ns)   --->   "%x = load i32* %in_addr, align 4" [inline_lec8Ex1.c:16]   --->   Operation 29 'load' 'x' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 30 [1/1] (5.49ns)   --->   "%mul_ln21 = mul i32 %x, %sext_ln21" [inline_lec8Ex1.c:21]   --->   Operation 30 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [inline_lec8Ex1.c:14]   --->   Operation 31 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21 = add i32 %res, %mul_ln21" [inline_lec8Ex1.c:21]   --->   Operation 32 'add' 'add_ln21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%y = add i32 %sext_ln21_1, %add_ln21" [inline_lec8Ex1.c:21]   --->   Operation 33 'add' 'y' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [60 x i32]* %out_r, i64 0, i64 %zext_ln16" [inline_lec8Ex1.c:23]   --->   Operation 34 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.26ns)   --->   "store i32 %y, i32* %out_addr, align 4" [inline_lec8Ex1.c:23]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [inline_lec8Ex1.c:14]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
c_read            (read             ) [ 00000]
b_read            (read             ) [ 00000]
a_read            (read             ) [ 00000]
sext_ln21         (sext             ) [ 00111]
sext_ln31         (sext             ) [ 00000]
res               (mul              ) [ 00111]
add_ln21_1        (add              ) [ 00000]
sext_ln21_1       (sext             ) [ 00111]
br_ln14           (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln14         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln14           (br               ) [ 00000]
zext_ln16         (zext             ) [ 00011]
in_addr           (getelementptr    ) [ 00010]
ret_ln25          (ret              ) [ 00000]
x                 (load             ) [ 00000]
mul_ln21          (mul              ) [ 00001]
specloopname_ln14 (specloopname     ) [ 00000]
add_ln21          (add              ) [ 00000]
y                 (add              ) [ 00000]
out_addr          (getelementptr    ) [ 00000]
store_ln23        (store            ) [ 00000]
br_ln14           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lec8Ex1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="c_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="b_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="a_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="out_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="2"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln23_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="1"/>
<pin id="84" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_ln21_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln31_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="res_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln21_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="7" slack="0"/>
<pin id="110" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln21_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="17" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln14_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln16_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_ln21_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln21_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="3"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="y_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="3"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="sext_ln21_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2"/>
<pin id="151" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="154" class="1005" name="res_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="3"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="159" class="1005" name="sext_ln21_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="3"/>
<pin id="161" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln21_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="172" class="1005" name="zext_ln16_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="2"/>
<pin id="174" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="177" class="1005" name="in_addr_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="1"/>
<pin id="179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="182" class="1005" name="mul_ln21_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="50" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="44" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="38" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="38" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="97" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="86" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="86" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="86" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="138"><net_src comp="63" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="152"><net_src comp="93" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="157"><net_src comp="101" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="162"><net_src comp="113" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="170"><net_src comp="123" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="175"><net_src comp="129" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="180"><net_src comp="56" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="185"><net_src comp="134" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: lec8Ex1 : in_r | {2 3 }
	Port: lec8Ex1 : a | {1 }
	Port: lec8Ex1 : b | {1 }
	Port: lec8Ex1 : c | {1 }
  - Chain level:
	State 1
		add_ln21_1 : 1
		sext_ln21_1 : 2
	State 2
		icmp_ln14 : 1
		i : 1
		br_ln14 : 2
		zext_ln16 : 1
		in_addr : 2
		x : 3
	State 3
		mul_ln21 : 1
	State 4
		y : 1
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln21_1_fu_107 |    0    |    0    |    23   |
|    add   |      i_fu_123      |    0    |    0    |    15   |
|          |   add_ln21_fu_139  |    0    |    0    |    32   |
|          |      y_fu_143      |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |     res_fu_101     |    3    |    0    |    21   |
|          |   mul_ln21_fu_134  |    2    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln14_fu_117  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |  c_read_read_fu_38 |    0    |    0    |    0    |
|   read   |  b_read_read_fu_44 |    0    |    0    |    0    |
|          |  a_read_read_fu_50 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   sext_ln21_fu_93  |    0    |    0    |    0    |
|   sext   |   sext_ln31_fu_97  |    0    |    0    |    0    |
|          | sext_ln21_1_fu_113 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln16_fu_129  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |    0    |   155   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_82    |    6   |
|     i_reg_167     |    6   |
|  in_addr_reg_177  |    6   |
|  mul_ln21_reg_182 |   32   |
|    res_reg_154    |   32   |
|sext_ln21_1_reg_159|   32   |
| sext_ln21_reg_149 |   32   |
| zext_ln16_reg_172 |   64   |
+-------------------+--------+
|       Total       |   210  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.872  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    0   |   210  |   164  |
+-----------+--------+--------+--------+--------+
