<profile>

<section name = "Vivado HLS Report for 'decision_function_17'" level="0">
<item name = "Date">Mon Dec 11 23:07:25 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">Final_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.433, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 2, 2, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 457, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 48, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="my_prj_acceleratodEe_U184">my_prj_acceleratodEe, 0, 0, 0, 457, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln73_77_fu_108_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln73_78_fu_125_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln73_79_fu_119_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln73_fu_104_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1497_1_fu_86_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln1497_2_fu_92_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="icmp_ln1497_5_fu_98_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="icmp_ln1497_fu_80_p2">icmp, 0, 0, 13, 12, 1</column>
<column name="or_ln88_fu_130_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln89_78_fu_154_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln89_fu_146_p3">select, 0, 0, 3, 1, 2</column>
<column name="tmp_fu_173_p6">select, 0, 0, 4, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln75_fu_114_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln89_fu_136_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="x_V_address0">15, 3, 4, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln1497_1_reg_206">1, 0, 1, 0</column>
<column name="icmp_ln1497_reg_199">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decision_function.17, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decision_function.17, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decision_function.17, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decision_function.17, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decision_function.17, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decision_function.17, return value</column>
<column name="ap_return">out, 12, ap_ctrl_hs, decision_function.17, return value</column>
<column name="x_V_address0">out, 4, ap_memory, x_V, array</column>
<column name="x_V_ce0">out, 1, ap_memory, x_V, array</column>
<column name="x_V_q0">in, 12, ap_memory, x_V, array</column>
<column name="x_V_address1">out, 4, ap_memory, x_V, array</column>
<column name="x_V_ce1">out, 1, ap_memory, x_V, array</column>
<column name="x_V_q1">in, 12, ap_memory, x_V, array</column>
</table>
</item>
</section>
</profile>
