<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangNano9K_motordriver\sampleProject\StepperMotor\impl\gwsynthesis\StepperMotor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangNano9K_motordriver\sampleProject\StepperMotor\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 23 13:26:19 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>806</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>392</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>motor_pulse_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>motor_pulse_s1/Q </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>26.936</td>
<td>37.125
<td>0.000</td>
<td>13.468</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>40.404</td>
<td>24.750
<td>0.000</td>
<td>20.202</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rpll_dvi/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>131.509(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>motor_pulse_4</td>
<td>50.000(MHz)</td>
<td>269.995(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;">65.559(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>motor_pulse_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>motor_pulse_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-10.970</td>
<td>11</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_dvi_ser/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.950</td>
<td>inst_w12/phase_counter_1_s0/Q</td>
<td>ch1_phase_b_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.552</td>
<td>8.709</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-7.762</td>
<td>inst_w12/phase_counter_1_s0/Q</td>
<td>ch1_INB2_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.552</td>
<td>7.521</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-7.541</td>
<td>inst_w12/phase_counter_2_s0/Q</td>
<td>ch1_phase_a_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.552</td>
<td>7.300</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.350</td>
<td>inst_w12/phase_counter_1_s0/Q</td>
<td>ch1_INA2_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.552</td>
<td>7.109</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.934</td>
<td>inst_w12/phase_counter_0_s0/Q</td>
<td>ch1_INB1_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.552</td>
<td>6.693</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.507</td>
<td>inst_w12/phase_counter_0_s0/Q</td>
<td>ch1_INA1_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>0.741</td>
<td>0.552</td>
<td>6.266</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.785</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.853</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.699</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter0_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.767</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.684</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_7_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.752</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.570</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter0_7_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.638</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.206</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter1_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.274</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.095</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter1_7_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.163</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.766</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_4_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.834</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.579</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter2_5_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.647</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.262</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter1_5_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.330</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.167</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter0_5_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.235</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.158</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter0_4_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>13.226</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter1_4_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>12.790</td>
</tr>
<tr>
<td>19</td>
<td>0.300</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/counter1_3_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>12.768</td>
</tr>
<tr>
<td>20</td>
<td>0.381</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_12_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-0.679</td>
<td>3.591</td>
</tr>
<tr>
<td>21</td>
<td>0.381</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_13_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-0.679</td>
<td>3.591</td>
</tr>
<tr>
<td>22</td>
<td>0.381</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_14_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-0.679</td>
<td>3.591</td>
</tr>
<tr>
<td>23</td>
<td>0.381</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_15_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>-0.679</td>
<td>3.591</td>
</tr>
<tr>
<td>24</td>
<td>0.463</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/dvi_data1_0_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>12.605</td>
</tr>
<tr>
<td>25</td>
<td>0.463</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/Q</td>
<td>dvi_out_inst/dvi_data1_1_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>12.605</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>n130_s2/I0</td>
<td>motor_pulse_s1/D</td>
<td>motor_pulse_4:[R]</td>
<td>clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.392</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_16_s0/D</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.238</td>
</tr>
<tr>
<td>3</td>
<td>0.555</td>
<td>timer_i/overflow_s0/Q</td>
<td>motor_pulse_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.666</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_0_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.527</td>
</tr>
<tr>
<td>5</td>
<td>0.666</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_1_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.527</td>
</tr>
<tr>
<td>6</td>
<td>0.666</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_2_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.527</td>
</tr>
<tr>
<td>7</td>
<td>0.666</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_3_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.527</td>
</tr>
<tr>
<td>8</td>
<td>0.666</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_4_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.527</td>
</tr>
<tr>
<td>9</td>
<td>0.666</td>
<td>reset_button_0_s1/Q</td>
<td>reset_seq_ext/reset_seq_5_s0/SET</td>
<td>clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.816</td>
<td>1.527</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>antiChatter_sw2_4_s5/Q</td>
<td>antiChatter_sw2_4_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>tpg_inst/hcounter_0_s0/Q</td>
<td>tpg_inst/hcounter_0_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>timer_i/counter_0_s0/Q</td>
<td>timer_i/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>antiChatter_rotary1_4_s3/Q</td>
<td>antiChatter_rotary1_4_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>antiChatter_rotary1_2_s1/Q</td>
<td>antiChatter_rotary1_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>antiChatter_rotary1_3_s1/Q</td>
<td>antiChatter_rotary1_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>inst_12/phase_counter_1_s2/Q</td>
<td>inst_12/phase_counter_1_s2/D</td>
<td>motor_pulse_4:[R]</td>
<td>motor_pulse_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>inst_w12/vref_count_3_s0/Q</td>
<td>inst_w12/vref_count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>inst_w12/vref_count_1_s0/Q</td>
<td>inst_w12/vref_count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>antiChatter_sw2_0_s3/Q</td>
<td>antiChatter_sw2_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>antiChatter_sw2_2_s1/Q</td>
<td>antiChatter_sw2_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>tpg_inst/vcounter_5_s0/Q</td>
<td>tpg_inst/vcounter_5_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>tpg_inst/vcounter_6_s0/Q</td>
<td>tpg_inst/vcounter_6_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>tpg_inst/vcounter_9_s0/Q</td>
<td>tpg_inst/vcounter_9_s0/D</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>inst_w12/vref_count_0_s0/Q</td>
<td>inst_w12/vref_count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>inst_w12/phase_counter_1_s0/Q</td>
<td>inst_w12/phase_counter_1_s0/D</td>
<td>motor_pulse_4:[R]</td>
<td>motor_pulse_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.337</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>3.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.337</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>3.234</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.337</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>3.234</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.337</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-0.625</td>
<td>3.234</td>
</tr>
<tr>
<td>5</td>
<td>0.003</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>3.234</td>
</tr>
<tr>
<td>6</td>
<td>0.003</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>3.234</td>
</tr>
<tr>
<td>7</td>
<td>0.003</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>3.234</td>
</tr>
<tr>
<td>8</td>
<td>0.003</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-0.618</td>
<td>3.234</td>
</tr>
<tr>
<td>9</td>
<td>10.189</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>3.234</td>
</tr>
<tr>
<td>10</td>
<td>10.189</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>3.234</td>
</tr>
<tr>
<td>11</td>
<td>10.189</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>3.234</td>
</tr>
<tr>
<td>12</td>
<td>10.189</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>3.234</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.510</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>2.202</td>
</tr>
<tr>
<td>2</td>
<td>1.510</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>2.202</td>
</tr>
<tr>
<td>3</td>
<td>1.510</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>2.202</td>
</tr>
<tr>
<td>4</td>
<td>1.510</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>2.202</td>
</tr>
<tr>
<td>5</td>
<td>2.187</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.202</td>
</tr>
<tr>
<td>6</td>
<td>2.187</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.202</td>
</tr>
<tr>
<td>7</td>
<td>2.187</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.202</td>
</tr>
<tr>
<td>8</td>
<td>2.187</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.202</td>
</tr>
<tr>
<td>9</td>
<td>2.851</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data2/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>2.202</td>
</tr>
<tr>
<td>10</td>
<td>2.851</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data1/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>2.202</td>
</tr>
<tr>
<td>11</td>
<td>2.851</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_data0/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>2.202</td>
</tr>
<tr>
<td>12</td>
<td>2.851</td>
<td>reset_seq_dvi/reset_seq_0_s0/Q</td>
<td>oser_dvi_clock/RESET</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-0.653</td>
<td>2.202</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/video_regs[0].vsync_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter0_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter1_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter1_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter1_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter1_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter0_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_out_inst/counter0_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>750.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_phase_b_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>742.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/Q</td>
</tr>
<tr>
<td>743.082</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>inst_w12/n20_s0/I1</td>
</tr>
<tr>
<td>744.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">inst_w12/n20_s0/F</td>
</tr>
<tr>
<td>744.609</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>n166_s5/I1</td>
</tr>
<tr>
<td>745.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">n166_s5/F</td>
</tr>
<tr>
<td>746.054</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>n166_s4/I1</td>
</tr>
<tr>
<td>747.086</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">n166_s4/F</td>
</tr>
<tr>
<td>750.487</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[A]</td>
<td style=" font-weight:bold;">ch1_phase_b_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td>ch1_phase_b_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_phase_b_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[A]</td>
<td>ch1_phase_b_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.090, 35.480%; route: 5.161, 59.258%; tC2Q: 0.458, 5.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>749.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INB2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>742.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/Q</td>
</tr>
<tr>
<td>743.556</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n170_s8/I1</td>
</tr>
<tr>
<td>744.617</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n170_s8/F</td>
</tr>
<tr>
<td>745.036</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n168_s5/I2</td>
</tr>
<tr>
<td>746.068</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n168_s5/F</td>
</tr>
<tr>
<td>749.298</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB31[A]</td>
<td style=" font-weight:bold;">ch1_INB2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>ch1_INB2_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INB2_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB31[A]</td>
<td>ch1_INB2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 27.830%; route: 4.969, 66.075%; tC2Q: 0.458, 6.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>749.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_phase_a_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>inst_w12/phase_counter_2_s0/CLK</td>
</tr>
<tr>
<td>742.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_2_s0/Q</td>
</tr>
<tr>
<td>743.072</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>n165_s6/I2</td>
</tr>
<tr>
<td>744.171</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">n165_s6/F</td>
</tr>
<tr>
<td>744.177</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n165_s5/I0</td>
</tr>
<tr>
<td>744.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n165_s5/F</td>
</tr>
<tr>
<td>745.397</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>n165_s7/I2</td>
</tr>
<tr>
<td>746.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">n165_s7/F</td>
</tr>
<tr>
<td>749.078</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">ch1_phase_a_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>ch1_phase_a_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_phase_a_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>ch1_phase_a_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 41.096%; route: 3.842, 52.626%; tC2Q: 0.458, 6.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>748.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INA2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>742.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/Q</td>
</tr>
<tr>
<td>743.556</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n170_s8/I1</td>
</tr>
<tr>
<td>744.617</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n170_s8/F</td>
</tr>
<tr>
<td>745.036</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n170_s5/I2</td>
</tr>
<tr>
<td>746.135</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n170_s5/F</td>
</tr>
<tr>
<td>748.887</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">ch1_INA2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>ch1_INA2_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INA2_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>ch1_INA2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 30.385%; route: 4.490, 63.167%; tC2Q: 0.458, 6.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>748.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INB1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>inst_w12/phase_counter_0_s0/CLK</td>
</tr>
<tr>
<td>742.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R14C14[2][B]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_0_s0/Q</td>
</tr>
<tr>
<td>743.571</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>inst_2/phase_counter_1_s4/I0</td>
</tr>
<tr>
<td>744.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/phase_counter_1_s4/F</td>
</tr>
<tr>
<td>744.208</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>n167_s5/I0</td>
</tr>
<tr>
<td>745.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">n167_s5/F</td>
</tr>
<tr>
<td>748.471</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">ch1_INB1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ch1_INB1_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INB1_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>ch1_INB1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 24.774%; route: 4.576, 68.378%; tC2Q: 0.458, 6.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>748.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ch1_INA1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>741.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>inst_w12/phase_counter_0_s0/CLK</td>
</tr>
<tr>
<td>742.236</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R14C14[2][B]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_0_s0/Q</td>
</tr>
<tr>
<td>743.571</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>inst_2/phase_counter_1_s4/I0</td>
</tr>
<tr>
<td>744.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/phase_counter_1_s4/F</td>
</tr>
<tr>
<td>745.007</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>n169_s5/I1</td>
</tr>
<tr>
<td>746.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">n169_s5/F</td>
</tr>
<tr>
<td>748.044</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[B]</td>
<td style=" font-weight:bold;">ch1_INA1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>741.723</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>741.967</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[B]</td>
<td>ch1_INA1_s2/CLK</td>
</tr>
<tr>
<td>741.937</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ch1_INA1_s2</td>
</tr>
<tr>
<td>741.536</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[B]</td>
<td>ch1_INA1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.552</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.778, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 27.530%; route: 4.083, 65.156%; tC2Q: 0.458, 7.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.898</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>dvi_out_inst/n870_s/I1</td>
</tr>
<tr>
<td>10.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n870_s/COUT</td>
</tr>
<tr>
<td>10.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>dvi_out_inst/n869_s/CIN</td>
</tr>
<tr>
<td>11.011</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n869_s/SUM</td>
</tr>
<tr>
<td>11.364</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>dvi_out_inst/n996_s4/I1</td>
</tr>
<tr>
<td>12.390</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s4/F</td>
</tr>
<tr>
<td>12.811</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>dvi_out_inst/n995_s3/I2</td>
</tr>
<tr>
<td>13.872</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s3/F</td>
</tr>
<tr>
<td>14.290</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td>dvi_out_inst/n995_s2/I0</td>
</tr>
<tr>
<td>15.322</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s2/F</td>
</tr>
<tr>
<td>15.659</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>dvi_out_inst/n995_s0/I1</td>
</tr>
<tr>
<td>16.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n995_s0/F</td>
</tr>
<tr>
<td>16.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>dvi_out_inst/counter2_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>dvi_out_inst/counter2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.997, 60.572%; route: 5.398, 36.342%; tC2Q: 0.458, 3.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dvi_out_inst/n452_s5/I2</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s5/F</td>
</tr>
<tr>
<td>10.322</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>dvi_out_inst/n486_s/I1</td>
</tr>
<tr>
<td>11.023</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n486_s/SUM</td>
</tr>
<tr>
<td>11.449</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>dvi_out_inst/n614_s4/I0</td>
</tr>
<tr>
<td>12.251</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s4/F</td>
</tr>
<tr>
<td>12.674</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>dvi_out_inst/n612_s5/I2</td>
</tr>
<tr>
<td>13.496</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s5/F</td>
</tr>
<tr>
<td>14.811</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>dvi_out_inst/n613_s2/I1</td>
</tr>
<tr>
<td>15.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n613_s2/F</td>
</tr>
<tr>
<td>15.639</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>dvi_out_inst/n613_s0/I1</td>
</tr>
<tr>
<td>16.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n613_s0/F</td>
</tr>
<tr>
<td>16.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>dvi_out_inst/counter0_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>dvi_out_inst/counter0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.969, 53.967%; route: 6.339, 42.929%; tC2Q: 0.458, 3.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.898</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>dvi_out_inst/n870_s/I1</td>
</tr>
<tr>
<td>10.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n870_s/COUT</td>
</tr>
<tr>
<td>10.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>dvi_out_inst/n869_s/CIN</td>
</tr>
<tr>
<td>11.011</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n869_s/SUM</td>
</tr>
<tr>
<td>11.364</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>dvi_out_inst/n996_s4/I1</td>
</tr>
<tr>
<td>12.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s4/F</td>
</tr>
<tr>
<td>13.232</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td>dvi_out_inst/n994_s5/I3</td>
</tr>
<tr>
<td>14.034</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n994_s5/F</td>
</tr>
<tr>
<td>14.453</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>dvi_out_inst/n994_s9/I2</td>
</tr>
<tr>
<td>15.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n994_s9/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>dvi_out_inst/n994_s0/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n994_s0/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>dvi_out_inst/counter2_7_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>dvi_out_inst/counter2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.811, 59.728%; route: 5.483, 37.165%; tC2Q: 0.458, 3.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dvi_out_inst/n452_s5/I2</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s5/F</td>
</tr>
<tr>
<td>10.322</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>dvi_out_inst/n486_s/I1</td>
</tr>
<tr>
<td>11.023</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n486_s/SUM</td>
</tr>
<tr>
<td>11.449</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>dvi_out_inst/n614_s4/I0</td>
</tr>
<tr>
<td>12.251</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s4/F</td>
</tr>
<tr>
<td>12.674</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>dvi_out_inst/n612_s5/I2</td>
</tr>
<tr>
<td>13.496</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s5/F</td>
</tr>
<tr>
<td>14.811</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>dvi_out_inst/n612_s1/I1</td>
</tr>
<tr>
<td>15.437</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s1/F</td>
</tr>
<tr>
<td>15.443</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>dvi_out_inst/n612_s0/I0</td>
</tr>
<tr>
<td>16.542</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s0/F</td>
</tr>
<tr>
<td>16.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>dvi_out_inst/counter0_7_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>dvi_out_inst/counter0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.840, 53.561%; route: 6.339, 43.308%; tC2Q: 0.458, 3.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dvi_out_inst/n452_s5/I2</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s5/F</td>
</tr>
<tr>
<td>10.806</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>dvi_out_inst/n677_s/I1</td>
</tr>
<tr>
<td>11.356</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n677_s/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>dvi_out_inst/n676_s0/CIN</td>
</tr>
<tr>
<td>11.413</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n676_s0/COUT</td>
</tr>
<tr>
<td>11.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>dvi_out_inst/n675_s0/CIN</td>
</tr>
<tr>
<td>11.976</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n675_s0/SUM</td>
</tr>
<tr>
<td>13.275</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>dvi_out_inst/n804_s3/I3</td>
</tr>
<tr>
<td>14.307</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s3/F</td>
</tr>
<tr>
<td>14.313</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>dvi_out_inst/n804_s2/I0</td>
</tr>
<tr>
<td>14.938</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s2/F</td>
</tr>
<tr>
<td>15.356</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dvi_out_inst/n804_s0/I1</td>
</tr>
<tr>
<td>16.178</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n804_s0/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dvi_out_inst/counter1_6_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>dvi_out_inst/counter1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.439, 52.116%; route: 6.377, 44.673%; tC2Q: 0.458, 3.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dvi_out_inst/n452_s5/I2</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s5/F</td>
</tr>
<tr>
<td>10.806</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>dvi_out_inst/n677_s/I1</td>
</tr>
<tr>
<td>11.507</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n677_s/SUM</td>
</tr>
<tr>
<td>11.928</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>dvi_out_inst/n805_s4/I0</td>
</tr>
<tr>
<td>12.750</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s4/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>dvi_out_inst/n803_s5/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s5/F</td>
</tr>
<tr>
<td>14.614</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>dvi_out_inst/n803_s9/I2</td>
</tr>
<tr>
<td>15.436</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s9/F</td>
</tr>
<tr>
<td>15.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>dvi_out_inst/n803_s0/I0</td>
</tr>
<tr>
<td>16.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s0/F</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>dvi_out_inst/counter1_7_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>dvi_out_inst/counter1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.793, 55.024%; route: 5.912, 41.740%; tC2Q: 0.458, 3.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.882</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>dvi_out_inst/n878_s/I1</td>
</tr>
<tr>
<td>10.432</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n878_s/COUT</td>
</tr>
<tr>
<td>10.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][B]</td>
<td>dvi_out_inst/n877_s/CIN</td>
</tr>
<tr>
<td>10.995</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n877_s/SUM</td>
</tr>
<tr>
<td>11.810</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>dvi_out_inst/n996_s5/I1</td>
</tr>
<tr>
<td>12.842</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s5/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>dvi_out_inst/n997_s5/I0</td>
</tr>
<tr>
<td>14.701</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s5/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>dvi_out_inst/n997_s0/I0</td>
</tr>
<tr>
<td>15.738</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n997_s0/F</td>
</tr>
<tr>
<td>15.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>dvi_out_inst/counter2_4_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>dvi_out_inst/counter2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.875, 56.926%; route: 5.501, 39.761%; tC2Q: 0.458, 3.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.898</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>dvi_out_inst/n870_s/I1</td>
</tr>
<tr>
<td>10.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n870_s/COUT</td>
</tr>
<tr>
<td>10.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>dvi_out_inst/n869_s/CIN</td>
</tr>
<tr>
<td>11.011</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n869_s/SUM</td>
</tr>
<tr>
<td>11.364</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>dvi_out_inst/n996_s4/I1</td>
</tr>
<tr>
<td>12.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s4/F</td>
</tr>
<tr>
<td>13.232</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td>dvi_out_inst/n996_s1/I1</td>
</tr>
<tr>
<td>14.034</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s1/F</td>
</tr>
<tr>
<td>14.453</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>dvi_out_inst/n996_s0/I0</td>
</tr>
<tr>
<td>15.552</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n996_s0/F</td>
</tr>
<tr>
<td>15.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>dvi_out_inst/counter2_5_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>dvi_out_inst/counter2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.712, 56.509%; route: 5.477, 40.132%; tC2Q: 0.458, 3.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dvi_out_inst/n452_s5/I2</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s5/F</td>
</tr>
<tr>
<td>10.806</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>dvi_out_inst/n677_s/I1</td>
</tr>
<tr>
<td>11.507</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n677_s/SUM</td>
</tr>
<tr>
<td>11.928</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>dvi_out_inst/n805_s4/I0</td>
</tr>
<tr>
<td>12.750</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s4/F</td>
</tr>
<tr>
<td>13.571</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>dvi_out_inst/n805_s1/I1</td>
</tr>
<tr>
<td>14.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s1/F</td>
</tr>
<tr>
<td>14.203</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>dvi_out_inst/n805_s0/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s0/F</td>
</tr>
<tr>
<td>15.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>dvi_out_inst/counter1_5_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>dvi_out_inst/counter1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.971, 52.295%; route: 5.901, 44.267%; tC2Q: 0.458, 3.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dvi_out_inst/n452_s5/I2</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n452_s5/F</td>
</tr>
<tr>
<td>10.322</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>dvi_out_inst/n486_s/I1</td>
</tr>
<tr>
<td>11.023</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n486_s/SUM</td>
</tr>
<tr>
<td>11.449</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>dvi_out_inst/n614_s4/I0</td>
</tr>
<tr>
<td>12.251</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s4/F</td>
</tr>
<tr>
<td>12.674</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>dvi_out_inst/n614_s1/I1</td>
</tr>
<tr>
<td>13.496</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s1/F</td>
</tr>
<tr>
<td>14.317</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>dvi_out_inst/n614_s0/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s0/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>dvi_out_inst/counter0_5_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>dvi_out_inst/counter0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.937, 52.415%; route: 5.839, 44.122%; tC2Q: 0.458, 3.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>dvi_out_inst/n496_s/I1</td>
</tr>
<tr>
<td>9.782</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n496_s/COUT</td>
</tr>
<tr>
<td>9.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>dvi_out_inst/n495_s/CIN</td>
</tr>
<tr>
<td>10.345</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n495_s/SUM</td>
</tr>
<tr>
<td>11.492</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>dvi_out_inst/n614_s5/I1</td>
</tr>
<tr>
<td>12.524</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n614_s5/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>dvi_out_inst/n615_s5/I0</td>
</tr>
<tr>
<td>14.086</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n615_s5/F</td>
</tr>
<tr>
<td>14.505</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>dvi_out_inst/n615_s0/I0</td>
</tr>
<tr>
<td>15.131</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n615_s0/F</td>
</tr>
<tr>
<td>15.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>dvi_out_inst/counter0_4_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>dvi_out_inst/counter0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.498, 56.690%; route: 5.270, 39.845%; tC2Q: 0.458, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n687_s/I1</td>
</tr>
<tr>
<td>9.794</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n687_s/COUT</td>
</tr>
<tr>
<td>9.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>dvi_out_inst/n686_s/CIN</td>
</tr>
<tr>
<td>10.322</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n686_s/SUM</td>
</tr>
<tr>
<td>10.743</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>dvi_out_inst/n805_s5/I1</td>
</tr>
<tr>
<td>11.775</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n805_s5/F</td>
</tr>
<tr>
<td>12.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>dvi_out_inst/n806_s5/I0</td>
</tr>
<tr>
<td>13.650</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n806_s5/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>dvi_out_inst/n806_s0/I0</td>
</tr>
<tr>
<td>14.695</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n806_s0/F</td>
</tr>
<tr>
<td>14.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>dvi_out_inst/counter1_4_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>dvi_out_inst/counter1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.463, 58.349%; route: 4.869, 38.068%; tC2Q: 0.458, 3.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/counter1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.939</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/SUM</td>
</tr>
<tr>
<td>7.374</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>dvi_out_inst/n454_s4/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n454_s4/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>dvi_out_inst/n687_s/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n687_s/SUM</td>
</tr>
<tr>
<td>11.578</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>dvi_out_inst/n807_s3/I1</td>
</tr>
<tr>
<td>12.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n807_s3/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>dvi_out_inst/n807_s2/I0</td>
</tr>
<tr>
<td>13.242</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n807_s2/F</td>
</tr>
<tr>
<td>14.046</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvi_out_inst/n807_s0/I1</td>
</tr>
<tr>
<td>14.672</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n807_s0/F</td>
</tr>
<tr>
<td>14.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/counter1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvi_out_inst/counter1_3_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvi_out_inst/counter1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.489, 50.823%; route: 5.821, 45.587%; tC2Q: 0.458, 3.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>39.699</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>40.324</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>41.854</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_12_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.065</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>reset_seq_ext/reset_seq_12_s0/CLK</td>
</tr>
<tr>
<td>42.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_12_s0</td>
</tr>
<tr>
<td>42.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>reset_seq_ext/reset_seq_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 17.404%; route: 2.508, 69.834%; tC2Q: 0.458, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>39.699</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>40.324</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>41.854</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_13_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.065</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>reset_seq_ext/reset_seq_13_s0/CLK</td>
</tr>
<tr>
<td>42.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_13_s0</td>
</tr>
<tr>
<td>42.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>reset_seq_ext/reset_seq_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 17.404%; route: 2.508, 69.834%; tC2Q: 0.458, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>39.699</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>40.324</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>41.854</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_14_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.065</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>reset_seq_ext/reset_seq_14_s0/CLK</td>
</tr>
<tr>
<td>42.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
<tr>
<td>42.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 17.404%; route: 2.508, 69.834%; tC2Q: 0.458, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>38.721</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>39.699</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>40.324</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>41.854</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_15_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.065</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>reset_seq_ext/reset_seq_15_s0/CLK</td>
</tr>
<tr>
<td>42.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
<tr>
<td>42.235</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 17.404%; route: 2.508, 69.834%; tC2Q: 0.458, 12.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>dvi_out_inst/n612_s9/I3</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s9/F</td>
</tr>
<tr>
<td>9.991</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvi_out_inst/n803_s4/I2</td>
</tr>
<tr>
<td>11.090</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s4/F</td>
</tr>
<tr>
<td>11.911</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>dvi_out_inst/n779_s2/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n779_s2/F</td>
</tr>
<tr>
<td>13.410</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/n786_s0/I0</td>
</tr>
<tr>
<td>14.509</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n786_s0/F</td>
</tr>
<tr>
<td>14.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/dvi_data1_0_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>dvi_out_inst/dvi_data1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.049, 55.924%; route: 5.097, 40.440%; tC2Q: 0.458, 3.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_out_inst/video_regs[0].data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_out_inst/dvi_data1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>dvi_out_inst/video_regs[0].data_22_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/video_regs[0].data_22_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dvi_out_inst/n445_s10/I3</td>
</tr>
<tr>
<td>4.947</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s10/F</td>
</tr>
<tr>
<td>5.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>dvi_out_inst/n445_s1/I0</td>
</tr>
<tr>
<td>6.411</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n445_s1/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>dvi_out_inst/n444_s1/CIN</td>
</tr>
<tr>
<td>6.468</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n444_s1/COUT</td>
</tr>
<tr>
<td>6.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>dvi_out_inst/n443_s1/CIN</td>
</tr>
<tr>
<td>6.996</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n443_s1/SUM</td>
</tr>
<tr>
<td>7.427</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>dvi_out_inst/n612_s9/I3</td>
</tr>
<tr>
<td>8.526</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n612_s9/F</td>
</tr>
<tr>
<td>9.991</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvi_out_inst/n803_s4/I2</td>
</tr>
<tr>
<td>11.090</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n803_s4/F</td>
</tr>
<tr>
<td>11.911</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>dvi_out_inst/n779_s2/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n779_s2/F</td>
</tr>
<tr>
<td>13.410</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>dvi_out_inst/n785_s0/I0</td>
</tr>
<tr>
<td>14.509</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">dvi_out_inst/n785_s0/F</td>
</tr>
<tr>
<td>14.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" font-weight:bold;">dvi_out_inst/dvi_data1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>dvi_out_inst/dvi_data1_1_s0/CLK</td>
</tr>
<tr>
<td>14.972</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>dvi_out_inst/dvi_data1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.049, 55.924%; route: 5.097, 40.440%; tC2Q: 0.458, 3.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n130_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>motor_pulse_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">n130_s2/I0</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n130_s2/F</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">motor_pulse_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_s1</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>n219_s0/I0</td>
</tr>
<tr>
<td>2.267</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">n219_s0/F</td>
</tr>
<tr>
<td>2.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>reset_seq_ext/reset_seq_16_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_16_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>reset_seq_ext/reset_seq_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 30.054%; route: 0.532, 43.016%; tC2Q: 0.333, 26.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_i/overflow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>motor_pulse_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>timer_i/overflow_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">timer_i/overflow_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">motor_pulse_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>reset_seq_ext/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_0_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>reset_seq_ext/reset_seq_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.217%; route: 0.808, 52.951%; tC2Q: 0.333, 21.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>reset_seq_ext/reset_seq_1_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_1_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>reset_seq_ext/reset_seq_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.217%; route: 0.808, 52.951%; tC2Q: 0.333, 21.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_2_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>reset_seq_ext/reset_seq_2_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_2_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>reset_seq_ext/reset_seq_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.217%; route: 0.808, 52.951%; tC2Q: 0.333, 21.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_3_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>reset_seq_ext/reset_seq_3_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_3_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>reset_seq_ext/reset_seq_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.217%; route: 0.808, 52.951%; tC2Q: 0.333, 21.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_4_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>reset_seq_ext/reset_seq_4_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_4_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>reset_seq_ext/reset_seq_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.217%; route: 0.808, 52.951%; tC2Q: 0.333, 21.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_button_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_seq_ext/reset_seq_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>reset_button_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">reset_button_0_s1/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>n221_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">reset_seq_ext/reset_seq_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>reset_seq_ext/reset_seq_5_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset_seq_ext/reset_seq_5_s0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>reset_seq_ext/reset_seq_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.217%; route: 0.808, 52.951%; tC2Q: 0.333, 21.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_sw2_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_sw2_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>antiChatter_sw2_4_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_4_s5/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n152_s3/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n152_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_4_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>antiChatter_sw2_4_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>antiChatter_sw2_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/hcounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/hcounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>tpg_inst/hcounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_0_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>tpg_inst/n52_s2/I0</td>
</tr>
<tr>
<td>2.554</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n52_s2/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">tpg_inst/hcounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>tpg_inst/hcounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>tpg_inst/hcounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_i/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_i/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>timer_i/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">timer_i/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>timer_i/n28_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">timer_i/n28_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">timer_i/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>timer_i/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>timer_i/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>antiChatter_rotary1_4_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_4_s3/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n105_s3/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n105_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>antiChatter_rotary1_4_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>antiChatter_rotary1_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>antiChatter_rotary1_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>n107_s2/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">n107_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>antiChatter_rotary1_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>antiChatter_rotary1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>antiChatter_rotary1_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_3_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n106_s2/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>antiChatter_rotary1_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>antiChatter_rotary1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>inst_12/n27_s2/I1</td>
</tr>
<tr>
<td>1.959</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">inst_12/n27_s2/F</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">inst_12/phase_counter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>inst_12/phase_counter_1_s2/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>inst_12/phase_counter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/vref_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/vref_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_w12/vref_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_3_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_2/n11_s0/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n11_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_w12/vref_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_w12/vref_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/vref_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/vref_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_w12/vref_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_1_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_2/n13_s0/I1</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n13_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_w12/vref_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_w12/vref_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_sw2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_sw2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>antiChatter_sw2_0_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_0_s3/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>n156_s3/I0</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">n156_s3/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>antiChatter_sw2_0_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>antiChatter_sw2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_sw2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_sw2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>antiChatter_sw2_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_2_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>n154_s1/I2</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n154_s1/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">antiChatter_sw2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>antiChatter_sw2_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>antiChatter_sw2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/vcounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/vcounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>tpg_inst/vcounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_5_s0/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>tpg_inst/n35_s1/I3</td>
</tr>
<tr>
<td>2.556</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n35_s1/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>tpg_inst/vcounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>tpg_inst/vcounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/vcounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/vcounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>tpg_inst/vcounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_6_s0/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>tpg_inst/n34_s1/I2</td>
</tr>
<tr>
<td>2.556</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n34_s1/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>tpg_inst/vcounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>tpg_inst/vcounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>tpg_inst/vcounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tpg_inst/vcounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>tpg_inst/vcounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_9_s0/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>tpg_inst/n31_s1/I2</td>
</tr>
<tr>
<td>2.556</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">tpg_inst/n31_s1/F</td>
</tr>
<tr>
<td>2.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">tpg_inst/vcounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>tpg_inst/vcounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>tpg_inst/vcounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/vref_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/vref_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_w12/vref_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_0_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_w12/n10_s2/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">inst_w12/n10_s2/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">inst_w12/vref_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_w12/vref_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_w12/vref_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>motor_pulse_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_2/n24_s3/I1</td>
</tr>
<tr>
<td>1.961</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n24_s3/F</td>
</tr>
<tr>
<td>1.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">inst_w12/phase_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>motor_pulse_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R15C13[0][A]</td>
<td>motor_pulse_s1/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_w12/phase_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>inst_w12/phase_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.755</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>3.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>3.801</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.101</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>5.186</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>5.141</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.372</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/PCLK</td>
</tr>
<tr>
<td>15.327</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 85.826%; tC2Q: 0.458, 14.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.408</td>
<td>2.408</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.492</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>2.522</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>2.537</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser_dvi_data2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data2</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser_dvi_data2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">oser_dvi_data1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data1</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>oser_dvi_data1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">oser_dvi_data0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_data0</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>oser_dvi_data0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_seq_dvi/reset_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>reset_seq_dvi/reset_seq_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">reset_seq_dvi/reset_seq_0_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">oser_dvi_clock/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.061</td>
<td>2.408</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>rpll_dvi_ser/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.151</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock/FCLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oser_dvi_clock</td>
</tr>
<tr>
<td>1.196</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>oser_dvi_clock</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 84.862%; tC2Q: 0.333, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_seq_ext/reset_seq_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>reset_seq_ext/reset_seq_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>reset_seq_ext/reset_seq_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_seq_ext/reset_seq_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>reset_seq_ext/reset_seq_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>reset_seq_ext/reset_seq_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/video_regs[0].vsync_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/video_regs[0].vsync_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/video_regs[0].vsync_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter1_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter1_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter1_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter1_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter1_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter1_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_out_inst/counter0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.395</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_out_inst/counter0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_dvi/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.129</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_dvi/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.313</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_out_inst/counter0_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>109</td>
<td>clock_dvi</td>
<td>-1.785</td>
<td>0.262</td>
</tr>
<tr>
<td>55</td>
<td>video_regs[0].data[26]</td>
<td>6.140</td>
<td>2.012</td>
</tr>
<tr>
<td>53</td>
<td>clk_d</td>
<td>0.381</td>
<td>0.262</td>
</tr>
<tr>
<td>46</td>
<td>reset_dvi</td>
<td>-1.337</td>
<td>3.260</td>
</tr>
<tr>
<td>31</td>
<td>n1561_3</td>
<td>7.416</td>
<td>1.525</td>
</tr>
<tr>
<td>30</td>
<td>n834_11</td>
<td>-0.360</td>
<td>1.526</td>
</tr>
<tr>
<td>24</td>
<td>video_regs[0].data[22]</td>
<td>-1.785</td>
<td>2.456</td>
</tr>
<tr>
<td>24</td>
<td>video_regs[0].data[25]</td>
<td>-1.225</td>
<td>1.660</td>
</tr>
<tr>
<td>20</td>
<td>video_regs[0].de</td>
<td>8.412</td>
<td>3.098</td>
</tr>
<tr>
<td>17</td>
<td>n11_3</td>
<td>31.722</td>
<td>0.984</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C21</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C17</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R16C14</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C18</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C27</td>
<td>75.00%</td>
</tr>
<tr>
<td>R16C18</td>
<td>75.00%</td>
</tr>
<tr>
<td>R13C32</td>
<td>73.61%</td>
</tr>
<tr>
<td>R16C15</td>
<td>70.83%</td>
</tr>
<tr>
<td>R15C17</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
