$date
	Wed Jun 11 05:08:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_wires_tb $end
$var wire 1 ! _w $end
$var wire 1 " _x $end
$var wire 1 # _y $end
$var wire 1 $ _z $end
$var wire 1 % z $end
$var wire 1 & y $end
$var wire 1 ' x $end
$var wire 1 ( w $end
$var wire 1 ) c $end
$var wire 1 * b $end
$var wire 1 + a $end
$var reg 3 , in [2:0] $end
$scope module dut $end
$var wire 1 + a $end
$var wire 1 * b $end
$var wire 1 ) c $end
$var wire 1 ( w $end
$var wire 1 ' x $end
$var wire 1 & y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1(
1!
1+
b1 ,
#20000
0(
0!
0+
1'
1&
1#
1"
1*
b10 ,
#30000
1(
1!
1+
b11 ,
#40000
0(
0!
0+
0'
0&
0#
0"
0*
1%
1$
1)
b100 ,
#50000
1(
1!
1+
b101 ,
#60000
0(
0!
0+
1'
1&
1#
1"
1*
b110 ,
#70000
1(
1!
1+
b111 ,
#80000
