

================================================================
== Synthesis Summary Report of 'tensor_slice_test'
================================================================
+ General Information: 
    * Date:           Thu Jan 15 19:26:03 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        proj_tensor_slice_test
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |         Modules         | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |          |     |
    |         & Loops         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +-------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ tensor_slice_test      |     -|  0.00|        3|  15.000|         -|        4|     -|        no|     -|   -|  132 (~0%)|  26 (~0%)|    -|
    | + tensor_slice_wrapper  |     -|  3.65|        2|  10.000|         -|        1|     -|  yes(flp)|     -|   -|          -|         -|    -|
    +-------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| a_data    | ap_none | in        | 64       |
| ap_return |         | out       | 128      |
| b_data    | ap_none | in        | 64       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a_data   | in        | ap_uint<64>  |
| b_data   | in        | ap_uint<64>  |
| return   | out       | ap_uint<128> |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a_data   | a_data       | port    |
| b_data   | b_data       | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+----------+----------+------+---------+
| Name                             | DSP | Pragma | Variable | Op       | Impl | Latency |
+----------------------------------+-----+--------+----------+----------+------+---------+
| + tensor_slice_test              | 0   |        |          |          |      |         |
|   grp_tensor_slice_wrapper_fu_44 |     |        | _ln24    | blackbox | auto | 2       |
+----------------------------------+-----+--------+----------+----------+------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+-----------------------------------------------------+
| Type   | Options | Location                                            |
+--------+---------+-----------------------------------------------------+
| inline | off     | tensor_slice_wrapper.cpp:11 in tensor_slice_wrapper |
+--------+---------+-----------------------------------------------------+


