let g:netrw_dirhistmax  =10
let g:netrw_dirhist_cnt =7
let g:netrw_dirhist_1='/Users/yizhoushan/Github/FPGA/mm/paging_hashed/hls_mapping'
let g:netrw_dirhist_2='/Users/yizhoushan/Github/FPGA/mm/paging_hashed'
let g:netrw_dirhist_3='/Users/yizhoushan/Github/PCIe_ICAP_PR_KCU105/xilinx_pcie3_uscale_ep/vivado_batch'
let g:netrw_dirhist_4='/Users/yizhoushan/Github/FPGA-Xilinx/xapp1099/sw/workspace'
let g:netrw_dirhist_5='/Users/yizhoushan/Github/FPGA-Xilinx/xapp1099/sw'
let g:netrw_dirhist_6='/Users/yizhoushan/Github/Paper_FPGA_virt/report'
let g:netrw_dirhist_7='/Users/yizhoushan/Github/legoos/kernel'
