// Seed: 60861131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1
);
  tri1 id_3 = (1);
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0(
      id_1, id_1, id_1, id_2, id_1
  );
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = {1, 1'd0};
  wire id_14;
  wire id_15;
  always_comb @(*) begin
    assert (id_12#(
        .id_9 (1),
        .id_14(id_5)
    ));
  end
  module_0(
      id_8, id_15, id_12, id_14, id_9
  );
  assign id_8 = 1;
endmodule
