// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Rocket(	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
  input         io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_might_request,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_imem_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_imem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input  [31:0] io_imem_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_imem_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_imem_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_imem_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_imem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_imem_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_dmem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_dmem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [6:0]  io_dmem_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [4:0]  io_dmem_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_dmem_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_dmem_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_dmem_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_dmem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_dmem_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input  [6:0]  io_dmem_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input  [31:0] io_dmem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input  [31:0] io_dmem_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  input         io_dmem_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output [31:0] io_ptw_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
  output        io_wfi	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:138:14]
);

  wire             io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1159:41]
  wire             ll_arb_io_out_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:790:23, :817:44, :818:25]
  wire             take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:770:{27,38,53}]
  wire             take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:636:{32,49}]
  wire             _ll_arb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
  wire             _ll_arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
  wire [31:0]      _ll_arb_io_out_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
  wire [4:0]       _ll_arb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
  wire             _div_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
  wire             _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
  wire [31:0]      _div_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
  wire [31:0]      _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  wire             _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  wire             _bpu_io_xcpt_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  wire             _bpu_io_xcpt_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  wire             _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  wire             _bpu_io_debug_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  wire             _bpu_io_debug_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  wire             _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  wire [31:0]      _csr_io_rw_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_decode_0_read_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_decode_0_write_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_csr_stall;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_eret;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_status_isa;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_status_v;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_evec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_time;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_interrupt_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_inhibit_cycle;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_trace_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_trace_0_iaddr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire             _csr_io_trace_0_exception;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  wire [31:0]      _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:15]
  wire [31:0]      _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:15]
  wire [31:0]      _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  reg              id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:166:25]
  reg              imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:167:35]
  reg              ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg  [2:0]       ex_ctrl_sel_alu2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg  [4:0]       ex_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg  [2:0]       ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
  reg              mem_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg  [2:0]       mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21]
  reg              wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg  [2:0]       wb_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              wb_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20]
  reg              ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35]
  reg              ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:35]
  reg              ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:35]
  reg              ex_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:256:35]
  reg              ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:35]
  reg              ex_reg_load_use;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:35]
  reg  [31:0]      ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:35]
  reg              ex_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:26]
  reg  [31:0]      ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:22]
  reg  [1:0]       ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:28]
  reg  [31:0]      ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:28]
  reg              mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:36]
  reg              mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36]
  reg              mem_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:36]
  reg              mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:36]
  reg              mem_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:36]
  reg              mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:275:36]
  reg  [31:0]      mem_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:36]
  reg              mem_mem_cmd_bh;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:36]
  reg              mem_reg_load;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:36]
  reg              mem_reg_store;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:36]
  reg  [31:0]      mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23]
  reg  [31:0]      mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:25]
  reg              mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:285:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:29]
  reg  [31:0]      mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:26]
  reg  [31:0]      mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:24]
  reg              mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:25]
  reg              wb_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:35]
  reg              wb_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:294:35]
  reg              wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:295:35]
  reg              wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:35]
  reg  [31:0]      wb_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:35]
  reg  [31:0]      wb_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:22]
  reg              wb_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:302:29]
  reg  [31:0]      wb_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:306:28]
  reg  [31:0]      wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:25]
  wire             ibuf_io_kill = take_pc_wb | take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:35, :636:{32,49}, :770:{27,38,53}]
  wire [29:0]      id_ctrl_decoder_decoded_invInputs = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_1 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_2 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_3 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_8 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_11 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_15 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_16 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_17 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_20 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_21 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_25 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_27 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_29 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_33 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_38 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_39 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_53 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_57 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [15:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_8 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_3, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_26, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [5:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_18 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_58};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [15:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_44 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_25, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_33, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [8:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_46 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_8, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  reg              id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:339:29]
  wire             id_mem_busy = ~io_dmem_ordered | io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:{21,38}, :1159:41]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :293:35, :414:53]
  wire             bypass_sources_3_1 = mem_reg_valid & mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :270:36, :466:20]
  wire             _fp_data_hazard_ex_T_1 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24, :317:20, :460:29, :468:82]
  wire             _fp_data_hazard_mem_T_1 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:25, :317:20, :461:31, :468:82]
  wire             _fp_data_hazard_ex_T_3 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24, :317:20, :460:29, :468:82]
  wire             _fp_data_hazard_mem_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:25, :317:20, :461:31, :468:82]
  reg              ex_reg_rs_bypass_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:472:29]
  reg              ex_reg_rs_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:472:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:473:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:473:26]
  reg  [29:0]      ex_reg_rs_msb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:474:26]
  reg  [29:0]      ex_reg_rs_msb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:474:26]
  wire [3:0][31:0] _GEN = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {32'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:26, :307:25, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _GEN[ex_reg_rs_lsb_0] : {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:472:29, :473:26, :474:26, :476:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _GEN[ex_reg_rs_lsb_1] : {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:472:29, :473:26, :474:26, :476:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :1371:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24, :1371:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :1372:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :1376:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :1379:24]
  wire [3:0][31:0] _GEN_0 = {{32'h0}, {ex_reg_pc}, {ex_rs_0}, {32'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:22, :476:14, :479:48]
  wire [3:0]       _ex_op2_T_1 = ex_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:35, :488:19]
  wire             div_io_req_valid = ex_reg_valid & ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :253:35, :519:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35, :253:35, :260:26, :602:{34,51}]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :603:{36,39}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :289:25, :623:25]
  wire [3:0]       _mem_br_target_T_6 = mem_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:36, :625:8]
  wire [31:0]      _mem_br_target_T_9 = mem_reg_pc + (_mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {{28{_mem_br_target_T_6[3]}}, _mem_br_target_T_6});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :282:23, :283:25, :622:41, :623:{8,25}, :624:8, :625:8, :1371:44, :1373:65, :1375:39, :1376:39, :1377:62, :1379:57, :1385:8]
  wire [31:0]      _mem_npc_T_2 = mem_ctrl_jalr ? mem_reg_wdata : _mem_br_target_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :287:26, :622:41, :626:21]
  wire [31:0]      mem_npc = _mem_npc_T_2 & 32'hFFFFFFFE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:626:{21,129}]
  wire             mem_cfi_taken = _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :623:25, :633:{57,74}]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & mem_cfi_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :273:36, :631:27, :633:{57,74}, :636:{32,49}]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:36, :279:36, :421:19, :685:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:36, :279:36, :421:19, :684:{38,57,75}, :685:64, :1308:35]
  wire             dcache_kill_mem = bypass_sources_3_1 & io_dmem_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:466:20, :702:55]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :273:36, :702:55, :707:{38,52,68,71}, :770:{27,38,53}]
  reg              div_io_kill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:41]
  wire             _GEN_1 = wb_reg_valid & wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :293:35, :738:19]
  wire             _GEN_2 = _GEN_1 & io_dmem_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:{19,34}]
  wire             _GEN_3 = _GEN_1 & io_dmem_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:19, :739:34]
  wire             _GEN_4 = _GEN_1 & io_dmem_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:19, :742:34]
  wire             _GEN_5 = _GEN_1 & io_dmem_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:19, :743:34]
  wire             _GEN_6 = _GEN_1 & io_dmem_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:19, :744:34]
  wire             wb_xcpt = wb_reg_xcpt | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_1 & io_dmem_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:294:35, :738:{19,34}, :739:34, :742:34, :743:34, :744:34, :745:34, :1308:35]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :293:35, :763:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc | wb_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :603:36, :764:{35,53,69}]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:295:35, :765:42]
  wire             _replay_wb_T = replay_wb_common | _io_rocc_cmd_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:53, :765:42, :769:36]
  assign take_pc_wb = _replay_wb_T | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:35, :347:19, :769:36, :770:{27,38,53}, :1308:35]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:44]
  wire             _GEN_7 = dmem_resp_valid & io_dmem_resp_bits_replay & ~(io_dmem_resp_bits_tag[0]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:773:{23,45}, :776:44, :777:42, :817:26]
  assign ll_arb_io_out_ready = ~_GEN_7 & ~wb_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:763:29, :777:42, :790:{23,26}, :817:{26,44}, :818:25]
  wire [4:0]       ll_waddr = _GEN_7 ? io_dmem_resp_bits_tag[5:1] : _ll_arb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:775:46, :777:42, :784:22, :788:26, :817:{26,44}, :819:14]
  wire             ll_wen = _GEN_7 | ll_arb_io_out_ready & _ll_arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:777:42, :784:22, :789:24, :790:23, :817:{26,44}, :818:25, :820:12, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             wb_valid = wb_reg_valid & ~_replay_wb_T & ~wb_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:35, :769:36, :823:{31,34,45,48}, :1308:35]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :823:{31,45}, :824:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:789:24, :817:44, :820:12, :824:25, :825:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:24, :462:29, :788:26, :789:24, :817:44, :819:14, :820:12, :826:21]
  wire [31:0]      rf_wdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? _ll_arb_io_out_bits_data : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :307:25, :347:19, :773:{23,45}, :776:44, :784:22, :789:24, :817:44, :820:12, :827:{21,38}, :828:21, :829:{21,34}]
  wire [31:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? rf_wdata : _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :825:23, :826:21, :827:21, :832:17, :1349:15, :1356:19, :1361:{16,25}, :1364:{20,31,39}]
  wire [31:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? rf_wdata : _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :825:23, :826:21, :827:21, :832:17, :1349:15, :1356:19, :1361:{16,25}, :1364:{20,31,39}]
  wire             _htval_valid_imem_T = wb_reg_cause == 32'h14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:35, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 32'h3 | wb_reg_cause == 32'h1 | wb_reg_cause == 32'hC | _htval_valid_imem_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:294:35, :297:35, :874:24, :875:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             hazard_targets_0_1 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_44) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :998:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             hazard_targets_1_1 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_46) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :999:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             hazard_targets_2_1 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_8) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :1000:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  reg  [31:0]      _r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1335:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1335:29, :1336:{35,40}]
  wire [31:0]      _id_sboard_hazard_T = r >> _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :1332:35, :1336:40]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :1332:35, :1336:40]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :1332:35, :1336:40]
  wire             data_hazard_mem = mem_ctrl_wxd & (hazard_targets_0_1 & _fp_data_hazard_mem_T_1 | hazard_targets_1_1 & _fp_data_hazard_mem_T_3 | hazard_targets_2_1 & _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :283:25, :317:20, :461:31, :468:82, :998:42, :999:42, :1000:42, :1027:{38,72}, :1317:{27,50}]
  reg              dcache_blocked_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1053:22]
  reg              rocc_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1057:25]
  wire             _ctrl_stalld_T_32 = ex_reg_valid & ex_ctrl_wxd & (hazard_targets_0_1 & _fp_data_hazard_ex_T_1 | hazard_targets_1_1 & _fp_data_hazard_ex_T_3 | hazard_targets_2_1 & _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7]) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc) | mem_reg_valid & data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_mem_cmd_bh | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc | mem_ctrl_vec) | wb_reg_valid & wb_ctrl_wxd & (hazard_targets_0_1 & _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7] | hazard_targets_1_1 & _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7] | hazard_targets_2_1 & _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7]) & wb_set_sboard | hazard_targets_0_1 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | hazard_targets_1_1 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | hazard_targets_2_1 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18) & dcache_blocked_blocked & ~io_dmem_perf_grant | (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_53) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | div_io_req_valid) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_20) | id_reg_fence & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18)) | _csr_io_csr_stall | id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:166:25, :248:20, :249:21, :250:20, :253:35, :264:24, :270:36, :277:36, :293:35, :305:24, :317:20, :339:29, :347:19, :406:29, :410:38, :419:{17,33,46,65,81}, :460:29, :462:29, :468:82, :518:19, :519:36, :763:29, :764:{35,53,69}, :788:26, :789:24, :790:26, :817:44, :819:14, :820:12, :998:42, :999:42, :1000:42, :1010:{58,70}, :1013:{77,80}, :1017:{38,48,64,79,94,109,123}, :1018:{36,70}, :1020:{35,54}, :1026:{40,50,66,84,100,116,131,148}, :1027:38, :1029:{37,57}, :1037:{36,70}, :1039:{35,54}, :1053:22, :1054:63, :1055:13, :1061:{18,35,51}, :1062:23, :1063:{23,40,57}, :1066:32, :1067:17, :1068:34, :1069:{17,21,40,62,75}, :1070:15, :1071:17, :1072:22, :1317:{27,50}, :1332:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | ibuf_io_kill | _ctrl_stalld_T_32 | _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:35, :317:20, :347:19, :1061:{18,35,51}, :1062:23, :1066:32, :1068:34, :1070:15, :1071:17, :1072:22, :1075:{17,40,71,89,104}, :1317:50]
  assign io_dmem_req_valid_0 = ex_reg_valid & ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :253:35, :1159:41]
  reg  [31:0]      coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1229:46]
  reg  [31:0]      coreMonitorBundle_rd0val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1229:38]
  reg  [31:0]      coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1231:46]
  reg  [31:0]      coreMonitorBundle_rd1val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1231:38]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:884:11]
    wire coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:764:{35,53,69}, :824:25, :1224:{37,40}]
    wire _GEN_8 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :1270:27]
    wire _GEN_9 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :1272:27]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:884:11]
      if (~reset & wb_reg_xcpt & _htval_valid_imem_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:294:35, :882:40, :884:11, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:884:11]
          $error("Assertion failed\n    at RocketCore.scala:884 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:884:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:884:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:884:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19, :884:11, :1264:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time, _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, _csr_io_trace_0_iaddr, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? rf_wdata : 32'h0, coreMonitorBundle_wrenx, _GEN_8 ? wb_reg_inst[19:15] : 5'h0, _GEN_8 ? coreMonitorBundle_rd0val_REG_1 : 32'h0, _GEN_9 ? wb_reg_inst[24:20] : 5'h0, _GEN_9 ? coreMonitorBundle_rd1val_REG_1 : 32'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20, :305:24, :347:19, :462:29, :827:21, :1222:{52,55}, :1224:37, :1228:42, :1229:38, :1230:42, :1231:38, :1264:13, :1267:{13,26}, :1268:13, :1270:{13,27}, :1271:13, :1272:{13,27}, :1273:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_13 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_40 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_46 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_49 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_51 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_61 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_15 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[31]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _GEN_10 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :548:22]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :585:{21,62}]
  wire             _io_dmem_req_bits_no_resp_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :611:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [1:0]       size = ex_ctrl_rocc ? 2'h2 : ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :262:28, :671:21]
  wire [31:0]      _GEN_11 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:788:26, :789:24, :817:44, :819:14, :820:12, :1331:{62,64}, :1336:40, :1339:{49,58}]
  wire             _GEN_12 = wb_set_sboard & wb_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:764:{35,53,69}, :824:25, :1014:28]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_5 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [22:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_52 =
    {&_id_ctrl_decoder_decoded_andMatrixOutputs_T,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_5,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_58,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_26,
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}},
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_26};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             id_bypass_src_1_0 = _ibuf_io_inst_0_bits_inst_rs2 == 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :317:20, :1356:41]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:349:36]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :350:{54,81}, :1356:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             id_illegal_insn = ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_52) | (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_53) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & ~(_csr_io_status_isa[0]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :347:19, :349:36, :350:54, :352:54, :388:{25,40}, :389:{34,37,55,65}, :390:{17,20,38}, :393:47, :394:{30,33,51}, :398:51, :399:{15,49,64,99}, :400:{5,31,50}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             id_virtual_insn = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_52) & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :347:19, :349:36, :350:54, :352:54, :400:5, :401:39, :402:{17,20,34,69,113}, :403:{33,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :347:19, :388:40, :389:65, :393:47, :398:51, :399:99, :401:39, :421:19, :1308:35]
  wire             bypass_sources_1_1 = ex_reg_valid & ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :253:35, :465:19]
  wire             bypass_sources_2_1 = bypass_sources_3_1 & ~mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :466:{20,36,39}]
  wire             id_bypass_src_1_1 = bypass_sources_1_1 & _fp_data_hazard_ex_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:19, :468:{74,82}]
  wire             id_bypass_src_1_2 = bypass_sources_2_1 & _fp_data_hazard_mem_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:466:36, :468:{74,82}]
  wire             do_bypass_1 = id_bypass_src_1_0 | id_bypass_src_1_1 | id_bypass_src_1_2 | bypass_sources_3_1 & _fp_data_hazard_mem_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:466:20, :468:{74,82}, :575:48, :1356:41]
  wire             _GEN_13 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_46) & ~do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:575:48, :579:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :253:35, :258:35, :260:26, :518:19, :603:36, :604:{42,45,64}, :605:{42,45}, :607:43, :608:{33,50,75}]
  wire             ctrl_killx = ibuf_io_kill | replay_ex | ~ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:35, :313:35, :608:33, :609:{35,48,51}]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:36, :270:36, :274:36, :621:{36,54}]
  wire             _mem_npc_misaligned_T_3 = ~(_csr_io_status_isa[2]) & _mem_npc_T_2[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19, :394:51, :626:{21,129}, :630:{28,56,66}]
  wire             _GEN_14 = mem_reg_valid & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :275:36, :645:23]
  wire             _GEN_15 = _GEN_14 | ~ex_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :602:{34,51}, :645:{23,46}, :647:28]
  wire             _GEN_16 = ex_ctrl_jalr & _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :347:19, :677:24]
  wire             _GEN_17 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:36, :273:36, :691:29]
  wire             _GEN_18 = mem_reg_valid & _mem_npc_misaligned_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :630:56, :692:20]
  wire             mem_xcpt = _GEN_17 | _GEN_18 | mem_reg_valid & mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :684:57, :691:29, :692:20, :693:20, :1308:35]
  wire             _ctrl_killm_T = killm_common | mem_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:707:{38,52,68}, :709:33, :1308:35]
  wire [16:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_65 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_67 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_11 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_8, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_61, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_13 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_57, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_61, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[30]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             id_bypass_src_0_1 = bypass_sources_1_1 & _fp_data_hazard_ex_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:19, :468:{74,82}]
  wire             id_bypass_src_0_2 = bypass_sources_2_1 & _fp_data_hazard_mem_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:466:36, :468:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | bypass_sources_3_1 & _fp_data_hazard_mem_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :466:20, :468:{74,82}, :575:48, :1356:41]
  wire             _GEN_19 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_44) & ~do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:575:48, :579:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_20 = id_illegal_insn | id_virtual_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:40, :389:65, :393:47, :398:51, :399:99, :401:39, :584:27]
  wire [4:0]       id_ctrl_alu_fn =
    {1'h0,
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_65, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_67},
     |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_27,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_65,
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_67},
     |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_21,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | ibuf_io_kill) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_5) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :313:35, :317:20, :347:19, :408:33, :532:19, :537:22, :541:{25,42,51,66}, :1075:{40,71,89,104}, :1193:{28,62,70,118}, :1194:{18,33}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:167:35, :347:19, :602:{34,51}, :621:{36,54}, :1085:{43,59}, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:44:61]
    ex_ctrl_fp <= ctrl_killd & ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :537:22, :538:13, :1075:{40,71,89,104}]
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :537:22, :538:13, :1075:{40,71,89,104}]
    if (~ctrl_killd) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1075:{40,71,89,104}]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_13, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_46;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_44;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_sel_alu2 <= id_xcpt ? ((|{_bpu_io_xcpt_if, _ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst}) ? 3'h0 : {2'h0, |_GEN_10}) : {1'h0, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_13, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_44, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_49}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_22, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_40, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_46, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_51}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :317:20, :421:19, :538:13, :543:20, :547:24, :548:{22,29,34}, :550:26, :553:{28,47,52}, :555:26, :1308:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_alu1 <= id_xcpt ? ((|{_bpu_io_xcpt_if, _ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst, _ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst}) ? 2'h2 : 2'h1) : {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_25, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_33, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :317:20, :421:19, :538:13, :543:20, :546:24, :548:{29,34}, :549:26, :553:{28,47,52}, :554:26, :1308:35, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_3, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_22, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_40, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_46, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_51}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_13, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_44, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_49}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_fn <= id_xcpt ? 5'h0 : id_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :538:13, :543:20, :544:22, :1308:35]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_mem_cmd <= {1'h0, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_11};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_div <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_53;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_csr <= id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18) ? 3'h0 : id_csr_ren ? 3'h2 : id_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :349:36, :350:54, :351:{19,35,61}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_20;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_rvc <= id_xcpt & (|_GEN_10) | _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:35, :317:20, :539:16, :543:20, :548:{22,29,34}, :551:20, :1308:35]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_20) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:35, :347:19, :349:36, :350:54, :352:{37,51,54,66}, :558:42, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :258:35, :270:36, :1027:38, :1030:{32,51}]
      ex_reg_mem_size <= {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_11} == 4'h5 ? {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1} : _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:28, :317:20, :561:{21,95}, :562:81, :563:{23,29,40,59}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_reg_rs_bypass_0 <= ~_GEN_20 & do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:472:29, :575:48, :577:27, :584:{27,47}, :586:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:472:29, :575:48]
      ex_reg_rs_lsb_0 <= _GEN_20 ? inst[1:0] : _GEN_19 ? id_rs_0[1:0] : (|_ibuf_io_inst_0_bits_inst_rs1) ? (id_bypass_src_0_1 ? 2'h1 : {1'h1, ~id_bypass_src_0_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :468:74, :473:26, :578:24, :579:{23,38}, :580:{26,37}, :584:{27,47}, :585:21, :587:{24,31}, :832:17, :1356:{19,41}, :1361:25, :1364:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_rs_lsb_1 <= _GEN_13 ? id_rs_1[1:0] : id_bypass_src_1_0 ? 2'h0 : id_bypass_src_1_1 ? 2'h1 : {1'h1, ~id_bypass_src_1_2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:468:74, :473:26, :578:24, :579:{23,38}, :580:{26,37}, :832:17, :1356:{19,41}, :1361:25, :1364:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (_GEN_20)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:584:27]
        ex_reg_rs_msb_0 <= inst[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:474:26, :585:21, :588:32]
      else if (_GEN_19)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:579:23]
        ex_reg_rs_msb_0 <= id_rs_0[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:474:26, :581:38, :832:17, :1356:19, :1361:25, :1364:{31,39}]
    end
    ex_ctrl_rfs1 <= ctrl_killd & ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :537:22, :538:13, :1075:{40,71,89,104}]
    ex_ctrl_rfs2 <= ctrl_killd & ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :537:22, :538:13, :1075:{40,71,89,104}]
    ex_ctrl_wfd <= ctrl_killd & ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :537:22, :538:13, :1075:{40,71,89,104}]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :537:22, :538:13, :1075:{40,71,89,104}]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :645:46, :647:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :645:46, :647:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21]
      mem_ctrl_fence_i <= _GEN_16 | ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :249:21, :648:14, :677:{24,48}, :679:24]
    end
    mem_ctrl_vec <= _GEN_15 & mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :645:46, :647:28]
    if (mem_pc_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:621:{36,54}]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_ctrl_vec <= mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :250:20]
      wb_reg_cause <= _GEN_17 ? mem_reg_cause : {28'h0, _GEN_18 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:36, :297:35, :685:64, :691:29, :692:20, src/main/scala/chisel3/util/Mux.scala:50:70]
      wb_reg_pc <= mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :300:22]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:285:30, :302:29]
      wb_reg_inst <= mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:25, :305:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:29, :306:28]
      wb_reg_wdata <= ~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd ? 32'h0 : ~mem_reg_xcpt & (mem_ctrl_jalr ^ _mem_npc_misaligned_T_3) ? _mem_br_target_T_9 : mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :273:36, :287:26, :307:25, :622:41, :630:56, :631:{26,27,41,59}, :719:{24,39,54}]
    end
    ex_reg_xcpt_interrupt <= ~ibuf_io_kill & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35, :313:35, :317:20, :347:19, :533:20, :535:{37,62}]
    ex_reg_valid <= ~ctrl_killd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:35, :532:19, :1075:{40,71,89,104}]
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:256:35, :532:19, :534:30, :1075:{40,71,89,104}, :1308:35]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :347:19, :532:19, :591:{21,41}, :1075:{40,71,89,104}]
      ex_reg_cause <= _csr_io_interrupt ? _csr_io_interrupt_cause : {27'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :259:35, :317:20, :347:19, :401:39, :421:19, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_pc <= _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:22, :317:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24, :317:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:28, :317:20]
    end
    ex_reg_replay <= ~ibuf_io_kill & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:26, :313:35, :317:20, :533:{20,29,54}]
    mem_reg_xcpt_interrupt <= ~ibuf_io_kill & ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35, :269:36, :313:35, :533:20, :641:45]
    mem_reg_valid <= ~ctrl_killx;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :609:{35,48}, :638:20]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :271:36, :645:46, :647:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:36, :645:46, :647:28]
      mem_reg_rvc <= ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:35, :271:36]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35, :256:35, :273:36, :609:{35,48}, :615:28, :638:20, :640:31]
    mem_reg_replay <= ~ibuf_io_kill & replay_ex;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:36, :313:35, :533:20, :608:33, :639:37]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :287:26, :645:46, :647:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:26, :645:46, :647:28]
      mem_reg_flush_pipe <= _GEN_16 | ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:35, :275:36, :654:24, :677:{24,48}, :680:26]
      mem_reg_cause <= ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:35, :276:36]
      mem_mem_cmd_bh <= _io_dmem_req_bits_no_resp_T_3 | ~(ex_reg_mem_size[1]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:28, :277:36, :611:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _io_dmem_req_bits_no_resp_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :278:36, :611:40, :650:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _io_dmem_req_bits_no_resp_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :279:36, :611:40, :651:34, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      mem_reg_pc <= ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:22, :282:23]
      mem_reg_inst <= ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24, :283:25]
      mem_reg_hls_or_dv <= _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:285:30, :347:19]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:28, :286:29]
      mem_reg_wdata <= _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:26, :511:19]
    end
    if (_GEN_14 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc))) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :288:24, :602:{34,51}, :645:{23,46}, :647:28, :670:{24,40,71}, :672:19]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:24, :645:46, :647:28]
      mem_reg_rs2 <= size == 2'h0 ? {2{{2{ex_rs_1[7:0]}}}} : size == 2'h1 ? {2{ex_rs_1[15:0]}} : ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19,32,69}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:24, :476:14, :671:21]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:21, :289:25, :645:46, :647:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:25, :645:46, :647:28]
      mem_br_taken <= _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:25, :511:19]
    wb_reg_valid <= ~_ctrl_killm_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:35, :709:33, :712:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:294:35, :713:34, :714:27, :770:{27,38,53}, :1308:35]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay) & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:36, :295:35, :702:55, :706:37, :713:{31,34}, :770:{27,38,53}]
    wb_reg_flush_pipe <= ~_ctrl_killm_T & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:275:36, :296:35, :709:33, :712:19, :715:36]
    if (~ctrl_killd & _GEN_13)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:474:26, :532:19, :537:22, :579:{23,38}, :581:26, :1075:{40,71,89,104}]
      ex_reg_rs_msb_1 <= id_rs_1[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:474:26, :581:38, :832:17, :1356:19, :1361:25, :1364:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & div_io_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19, :519:36, :708:41, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    dcache_blocked_blocked <= ~io_dmem_req_ready & ~io_dmem_perf_grant & (dcache_blocked_blocked | io_dmem_req_valid_0 | io_dmem_s2_nack);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:604:45, :1053:22, :1054:{60,63,83,95,116}, :1159:41]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:53, :765:42, :823:48, :1057:25, :1058:{50,72}, :1088:47, :1185:53, :1308:35]
    coreMonitorBundle_rd0val_REG <= ex_rs_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:476:14, :1229:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1229:{38,46}]
    coreMonitorBundle_rd1val_REG <= ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:476:14, :1231:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1231:{38,46}]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
      id_reg_fence <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:339:29]
      _r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1335:29]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_andMatrixOutputs_T_5) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :339:29, :405:29, :409:{37,52}, :410:38, :411:{23,38}, :532:19, :537:22, :542:{26,41}, :1075:{40,71,89,104}, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      if (ll_wen | _GEN_12)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:789:24, :817:44, :820:12, :1014:28, :1342:17]
        _r <= _GEN_11 | (_GEN_12 ? 32'h1 << wb_reg_inst[11:7] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:24, :462:29, :1014:28, :1330:60, :1331:62, :1335:29, :1339:{49,58}]
      else if (ll_wen)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:789:24, :817:44, :820:12]
        _r <= _GEN_11;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1331:62, :1335:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
        id_reg_pause = _RANDOM[5'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25]
        imem_might_request_reg = _RANDOM[5'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :167:35]
        ex_ctrl_fp = _RANDOM[5'h0][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_rocc = _RANDOM[5'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_branch = _RANDOM[5'h0][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_jal = _RANDOM[5'h0][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_jalr = _RANDOM[5'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_rxs2 = _RANDOM[5'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_rxs1 = _RANDOM[5'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_sel_alu2 = _RANDOM[5'h0][14:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_sel_alu1 = _RANDOM[5'h0][16:15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_sel_imm = _RANDOM[5'h0][19:17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_alu_fn = _RANDOM[5'h0][25:21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_mem = _RANDOM[5'h0][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_mem_cmd = _RANDOM[5'h0][31:27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :166:25, :248:20]
        ex_ctrl_rfs1 = _RANDOM[5'h1][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_rfs2 = _RANDOM[5'h1][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_wfd = _RANDOM[5'h1][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_mul = _RANDOM[5'h1][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_div = _RANDOM[5'h1][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_wxd = _RANDOM[5'h1][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_csr = _RANDOM[5'h1][9:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        ex_ctrl_fence_i = _RANDOM[5'h1][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
        mem_ctrl_fp = _RANDOM[5'h1][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_rocc = _RANDOM[5'h1][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_branch = _RANDOM[5'h1][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_jal = _RANDOM[5'h1][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_jalr = _RANDOM[5'h1][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_rxs2 = _RANDOM[5'h1][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_rxs1 = _RANDOM[5'h1][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :249:21]
        mem_ctrl_mem = _RANDOM[5'h2][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_rfs1 = _RANDOM[5'h2][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_rfs2 = _RANDOM[5'h2][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_wfd = _RANDOM[5'h2][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_mul = _RANDOM[5'h2][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_div = _RANDOM[5'h2][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_wxd = _RANDOM[5'h2][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_csr = _RANDOM[5'h2][20:18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_fence_i = _RANDOM[5'h2][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        mem_ctrl_vec = _RANDOM[5'h2][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21]
        wb_ctrl_rocc = _RANDOM[5'h2][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21, :250:20]
        wb_ctrl_rxs2 = _RANDOM[5'h3][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_rxs1 = _RANDOM[5'h3][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_mem = _RANDOM[5'h3][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_rfs1 = _RANDOM[5'h3][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_rfs2 = _RANDOM[5'h3][23];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_wfd = _RANDOM[5'h3][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_div = _RANDOM[5'h3][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_wxd = _RANDOM[5'h3][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_csr = _RANDOM[5'h3][31:29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_fence_i = _RANDOM[5'h4][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        wb_ctrl_vec = _RANDOM[5'h4][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20]
        ex_reg_xcpt_interrupt = _RANDOM[5'h4][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20, :252:35]
        ex_reg_valid = _RANDOM[5'h4][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20, :253:35]
        ex_reg_rvc = _RANDOM[5'h4][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20, :254:35]
        ex_reg_xcpt = _RANDOM[5'h5][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :256:35]
        ex_reg_flush_pipe = _RANDOM[5'h5][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :256:35, :257:35]
        ex_reg_load_use = _RANDOM[5'h5][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :256:35, :258:35]
        ex_reg_cause = {_RANDOM[5'h5][31:27], _RANDOM[5'h6][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :256:35, :259:35]
        ex_reg_replay = _RANDOM[5'h6][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :259:35, :260:26]
        ex_reg_pc = {_RANDOM[5'h6][31:28], _RANDOM[5'h7][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :259:35, :261:22]
        ex_reg_mem_size = _RANDOM[5'h7][29:28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :261:22, :262:28]
        ex_reg_inst = {_RANDOM[5'h7][31], _RANDOM[5'h8][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :261:22, :264:24]
        ex_reg_raw_inst = {_RANDOM[5'h8][31], _RANDOM[5'h9][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :264:24, :265:28]
        mem_reg_xcpt_interrupt = _RANDOM[5'hA][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :269:36]
        mem_reg_valid = _RANDOM[5'hA][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :269:36, :270:36]
        mem_reg_rvc = _RANDOM[5'hA][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :269:36, :271:36]
        mem_reg_xcpt = _RANDOM[5'hB][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :273:36]
        mem_reg_replay = _RANDOM[5'hB][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :273:36, :274:36]
        mem_reg_flush_pipe = _RANDOM[5'hB][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :273:36, :275:36]
        mem_reg_cause = {_RANDOM[5'hB][31:23], _RANDOM[5'hC][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :273:36, :276:36]
        mem_mem_cmd_bh = _RANDOM[5'hC][23];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :276:36, :277:36]
        mem_reg_load = _RANDOM[5'hC][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :276:36, :278:36]
        mem_reg_store = _RANDOM[5'hC][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :276:36, :279:36]
        mem_reg_pc = {_RANDOM[5'hC][31:28], _RANDOM[5'hD][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :276:36, :282:23]
        mem_reg_inst = {_RANDOM[5'hD][31:28], _RANDOM[5'hE][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :282:23, :283:25]
        mem_reg_hls_or_dv = _RANDOM[5'hE][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :283:25, :285:30]
        mem_reg_raw_inst = {_RANDOM[5'hE][31], _RANDOM[5'hF][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :283:25, :286:29]
        mem_reg_wdata = {_RANDOM[5'hF][31], _RANDOM[5'h10][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :286:29, :287:26]
        mem_reg_rs2 = {_RANDOM[5'h10][31], _RANDOM[5'h11][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :287:26, :288:24]
        mem_br_taken = _RANDOM[5'h11][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :288:24, :289:25]
        wb_reg_valid = _RANDOM[5'h12][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :293:35]
        wb_reg_xcpt = _RANDOM[5'h12][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :293:35, :294:35]
        wb_reg_replay = _RANDOM[5'h12][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :293:35, :295:35]
        wb_reg_flush_pipe = _RANDOM[5'h12][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :293:35, :296:35]
        wb_reg_cause = {_RANDOM[5'h12][31:5], _RANDOM[5'h13][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :293:35, :297:35]
        wb_reg_pc = {_RANDOM[5'h13][31:7], _RANDOM[5'h14][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :297:35, :300:22]
        wb_reg_hls_or_dv = _RANDOM[5'h14][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :300:22, :302:29]
        wb_reg_inst = {_RANDOM[5'h14][31:12], _RANDOM[5'h15][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :300:22, :305:24]
        wb_reg_raw_inst = {_RANDOM[5'h15][31:12], _RANDOM[5'h16][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :305:24, :306:28]
        wb_reg_wdata = {_RANDOM[5'h16][31:12], _RANDOM[5'h17][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :306:28, :307:25]
        id_reg_fence = _RANDOM[5'h18][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :339:29]
        ex_reg_rs_bypass_0 = _RANDOM[5'h18][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :339:29, :472:29]
        ex_reg_rs_bypass_1 = _RANDOM[5'h18][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :339:29, :472:29]
        ex_reg_rs_lsb_0 = _RANDOM[5'h18][18:17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :339:29, :473:26]
        ex_reg_rs_lsb_1 = _RANDOM[5'h18][20:19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :339:29, :473:26]
        ex_reg_rs_msb_0 = {_RANDOM[5'h18][31:21], _RANDOM[5'h19][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :339:29, :474:26]
        ex_reg_rs_msb_1 = {_RANDOM[5'h19][31:19], _RANDOM[5'h1A][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :474:26]
        div_io_kill_REG = _RANDOM[5'h1A][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :474:26, :708:41]
        _r = {_RANDOM[5'h1A][31:18], _RANDOM[5'h1B][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :474:26, :1335:29]
        dcache_blocked_blocked = _RANDOM[5'h1B][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1053:22, :1335:29]
        rocc_blocked = _RANDOM[5'h1B][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1057:25, :1335:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM[5'h1B][31:22], _RANDOM[5'h1C][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1229:46, :1335:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM[5'h1C][31:22], _RANDOM[5'h1D][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1229:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM[5'h1D][31:22], _RANDOM[5'h1E][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1229:38, :1231:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM[5'h1E][31:22], _RANDOM[5'h1F][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1231:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IBuf ibuf (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_ready                (io_imem_resp_ready),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (ibuf_io_kill),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:35]
    .io_pc                        (_ibuf_io_pc),
    .io_inst_0_ready              (~_ctrl_stalld_T_32),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1061:{18,35,51}, :1062:23, :1066:32, :1068:34, :1070:15, :1071:17, :1072:22, :1098:28, :1317:50]
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
  rf_31x32 rf_ext (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :1350:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20, :1350:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (~rf_waddr),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:826:21, :1350:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:825:23, :826:21, :832:17, :1349:15, :1361:{16,25}]
    .W0_clk  (clock),
    .W0_data (rf_wdata)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:827:21]
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1349:15]
  CSRFile csr (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:24, :938:32]
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:183:{9,15}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:20, :293:35]
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_rw_wdata                        (wb_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:25]
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_wfi                      (io_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_v                        (_csr_io_status_v),
    .io_evec                            (_csr_io_evec),
    .io_exception                       (wb_xcpt),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35]
    .io_retire                          (wb_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:823:{31,45}]
    .io_cause                           (wb_reg_xcpt ? wb_reg_cause : {27'h0, _GEN_2 ? 5'hF : _GEN_3 ? 5'hD : {2'h0, _GEN_4 ? 3'h7 : _GEN_5 ? 3'h5 : {1'h1, _GEN_6, 1'h0}}}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :294:35, :297:35, :738:34, :739:34, :742:34, :743:34, :744:34, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_pc                              (wb_reg_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:22]
    .io_tval                            (wb_xcpt & (tval_any_addr | wb_reg_cause == 32'h2) ? wb_reg_wdata : 32'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:35, :307:25, :875:38, :877:32, :878:{28,46}, :880:21, :1308:35, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    .io_gva                             (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:294:35, :302:29, :347:19, :874:24, :875:38, :879:{25,43,62,80}, :1308:35, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    .io_time                            (_csr_io_time),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l                     (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a                     (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x                     (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w                     (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r                     (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr                      (io_ptw_pmp_0_addr),
    .io_pmp_0_mask                      (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l                     (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a                     (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x                     (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w                     (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r                     (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr                      (io_ptw_pmp_1_addr),
    .io_pmp_1_mask                      (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l                     (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a                     (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x                     (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w                     (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r                     (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr                      (io_ptw_pmp_2_addr),
    .io_pmp_2_mask                      (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l                     (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a                     (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x                     (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w                     (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r                     (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr                      (io_ptw_pmp_3_addr),
    .io_pmp_3_mask                      (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l                     (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a                     (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x                     (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w                     (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r                     (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr                      (io_ptw_pmp_4_addr),
    .io_pmp_4_mask                      (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l                     (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a                     (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x                     (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w                     (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r                     (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr                      (io_ptw_pmp_5_addr),
    .io_pmp_5_mask                      (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l                     (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a                     (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x                     (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w                     (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r                     (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr                      (io_ptw_pmp_6_addr),
    .io_pmp_6_mask                      (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l                     (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a                     (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x                     (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w                     (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r                     (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr                      (io_ptw_pmp_7_addr),
    .io_pmp_7_mask                      (io_ptw_pmp_7_mask),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_inst_0                          ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:24, :306:28, :861:{46,50,66,73,91,119}]
    .io_trace_0_valid                   (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                   (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                    (_csr_io_trace_0_insn),
    .io_trace_0_exception               (_csr_io_trace_0_exception),
    .io_customCSRs_0_value              (_csr_io_customCSRs_0_value)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  BreakpointUnit bpu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
    .io_status_debug        (_csr_io_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
    .io_pc                  (_ibuf_io_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:317:20]
    .io_ea                  (mem_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:26]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:421:19]
  RocketALU alu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
    .io_fn        (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
    .io_in2       (ex_ctrl_sel_alu2 == 3'h1 ? {{28{_ex_op2_T_1[3]}}, _ex_op2_T_1} : ex_ctrl_sel_alu2 == 3'h3 ? {ex_imm_sign, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]} : ex_ctrl_sel_alu2 == 3'h2 ? ex_rs_1 : 32'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :264:24, :476:14, :485:48, :488:19, :1371:{19,24}, :1372:{21,26,41}, :1373:{21,26,36,43,65}, :1374:{18,33}, :1375:{18,23,39}, :1376:{18,23,39}, :1377:{20,35,62}, :1378:19, :1379:{19,24,34,57}, :1380:{19,39,52}, :1381:17, :1382:{17,22}, :1383:{17,37}, :1385:8]
    .io_in1       (_GEN_0[ex_ctrl_sel_alu1]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20, :479:48]
    .io_out       (_alu_io_out),
    .io_adder_out (io_dmem_req_bits_addr),
    .io_cmp_out   (_alu_io_cmp_out)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  MulDiv div (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (div_io_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:519:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:20]
    .io_req_bits_in1   (ex_rs_0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:476:14]
    .io_req_bits_in2   (ex_rs_1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:476:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:24, :460:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:707:{38,52,68}, :708:{31,41}]
    .io_resp_ready     (_ll_arb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
  Arbiter3_LLWB ll_arb (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
    .io_in_0_ready     (_ll_arb_io_in_0_ready),
    .io_in_0_valid     (_div_io_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
    .io_in_0_bits_data (_div_io_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
    .io_in_0_bits_tag  (_div_io_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:518:19]
    .io_out_ready      (ll_arb_io_out_ready),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:790:23, :817:44, :818:25]
    .io_out_valid      (_ll_arb_io_out_valid),
    .io_out_bits_data  (_ll_arb_io_out_bits_data),
    .io_out_bits_tag   (_ll_arb_io_out_bits_tag)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:784:22]
  PlusArgTimeout PlusArgTimeout (	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:19]
  );	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
  assign io_imem_might_request = imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :167:35]
  assign io_imem_req_valid = ibuf_io_kill;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :313:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : _replay_wb_T ? wb_reg_pc : mem_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :300:22, :347:19, :626:129, :769:36, :1080:{8,17}, :1081:8, :1308:35]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :713:34, :770:{27,38,53}]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & (ex_pc_valid ? mem_npc != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | mem_npc != _ibuf_io_pc) & (~(mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal) | mem_cfi_taken);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :249:21, :261:22, :270:36, :317:20, :602:{34,51}, :626:129, :628:{8,30}, :629:{8,31,62}, :632:{33,50}, :633:{57,74}, :713:34, :770:{27,38,53}, :1100:{45,60,77,81,90}]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :270:36, :713:34, :770:{27,38,53}, :1113:45]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :250:20, :293:35, :1083:{40,59,62}]
  assign io_dmem_req_valid = io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :1159:41]
  assign io_dmem_req_bits_tag = {1'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20, :264:24, :460:29, :1162:25]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :248:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :262:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_inst[14]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :264:24, :1165:{30,75}]
  assign io_dmem_req_bits_dv = _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :347:19]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :684:57, :707:{38,52,68}, :1180:35, :1308:35]
  assign io_dmem_s1_data_data = mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :288:24]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :347:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:158:7, :347:19]
endmodule

